// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/29/2017 02:24:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module finalProject (
	KEY,
	CLOCK_50,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	HEX0,
	SW);
input 	[2:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[6:0] HEX0;
input 	[8:0] SW;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \D0|Mult2~169 ;
wire \D0|Mult2~170 ;
wire \D0|Mult2~171 ;
wire \D0|Mult2~172 ;
wire \D0|Mult2~173 ;
wire \D0|Mult2~174 ;
wire \D0|Mult2~175 ;
wire \D0|Mult2~176 ;
wire \D0|Mult2~177 ;
wire \D0|Mult2~178 ;
wire \D0|Mult2~179 ;
wire \D0|Mult2~180 ;
wire \D0|Mult2~181 ;
wire \D0|Mult2~182 ;
wire \D0|Mult2~183 ;
wire \D0|Mult2~184 ;
wire \D0|Mult2~185 ;
wire \D0|Mult2~186 ;
wire \D0|Mult2~187 ;
wire \D0|Mult2~188 ;
wire \D0|Mult2~189 ;
wire \D0|Mult2~190 ;
wire \D0|Mult2~191 ;
wire \D0|Mult2~192 ;
wire \D0|Mult2~193 ;
wire \D0|Mult2~194 ;
wire \D0|Mult2~195 ;
wire \D0|Mult2~196 ;
wire \D0|Mult2~197 ;
wire \D0|Mult2~198 ;
wire \D0|Mult2~199 ;
wire \D0|Mult2~513 ;
wire \D0|Mult2~514 ;
wire \D0|Mult2~515 ;
wire \D0|Mult2~516 ;
wire \D0|Mult2~517 ;
wire \D0|Mult2~518 ;
wire \D0|Mult2~519 ;
wire \D0|Mult2~520 ;
wire \D0|Mult2~521 ;
wire \D0|Mult2~522 ;
wire \D0|Mult2~523 ;
wire \D0|Mult2~524 ;
wire \D0|Mult2~525 ;
wire \D0|Mult2~526 ;
wire \D0|Mult2~527 ;
wire \D0|Mult2~528 ;
wire \D0|Mult2~529 ;
wire \D0|Mult2~530 ;
wire \D0|Mult2~531 ;
wire \D0|Mult2~532 ;
wire \D0|Mult2~533 ;
wire \D0|Mult2~534 ;
wire \D0|Mult2~535 ;
wire \D0|Mult2~536 ;
wire \D0|Mult2~537 ;
wire \D0|Mult2~538 ;
wire \D0|Mult2~539 ;
wire \D0|Mult2~540 ;
wire \D0|Mult2~854 ;
wire \D0|Mult2~855 ;
wire \D0|Mult2~856 ;
wire \D0|Mult2~857 ;
wire \D0|Mult2~858 ;
wire \D0|Mult2~859 ;
wire \D0|Mult2~860 ;
wire \D0|Mult2~861 ;
wire \D0|Mult2~862 ;
wire \D0|Mult2~863 ;
wire \D0|Mult2~864 ;
wire \D0|Mult2~865 ;
wire \D0|Mult2~866 ;
wire \D0|Mult2~867 ;
wire \D0|Mult2~868 ;
wire \D0|Mult2~869 ;
wire \D0|Mult2~870 ;
wire \D0|Mult2~871 ;
wire \D0|Mult2~872 ;
wire \D0|Mult2~873 ;
wire \D0|Mult2~874 ;
wire \D0|Mult2~875 ;
wire \D0|Mult2~876 ;
wire \D0|Mult2~877 ;
wire \D0|Mult2~878 ;
wire \D0|Mult2~879 ;
wire \D0|Mult2~880 ;
wire \D0|Mult2~881 ;
wire \D0|Mult2~882 ;
wire \D0|Mult2~883 ;
wire \D0|Mult2~884 ;
wire \D0|Mult2~885 ;
wire \D0|Mult2~886 ;
wire \D0|Mult2~887 ;
wire \D0|Mult2~888 ;
wire \D0|Mult2~889 ;
wire \D0|Mult1~169 ;
wire \D0|Mult1~170 ;
wire \D0|Mult1~171 ;
wire \D0|Mult1~172 ;
wire \D0|Mult1~173 ;
wire \D0|Mult1~174 ;
wire \D0|Mult1~175 ;
wire \D0|Mult1~176 ;
wire \D0|Mult1~177 ;
wire \D0|Mult1~178 ;
wire \D0|Mult1~179 ;
wire \D0|Mult1~180 ;
wire \D0|Mult1~181 ;
wire \D0|Mult1~182 ;
wire \D0|Mult1~183 ;
wire \D0|Mult1~184 ;
wire \D0|Mult1~185 ;
wire \D0|Mult1~186 ;
wire \D0|Mult1~187 ;
wire \D0|Mult1~188 ;
wire \D0|Mult1~189 ;
wire \D0|Mult1~190 ;
wire \D0|Mult1~191 ;
wire \D0|Mult1~192 ;
wire \D0|Mult1~193 ;
wire \D0|Mult1~194 ;
wire \D0|Mult1~195 ;
wire \D0|Mult1~196 ;
wire \D0|Mult1~197 ;
wire \D0|Mult1~198 ;
wire \D0|Mult1~199 ;
wire \D0|Mult1~513 ;
wire \D0|Mult1~514 ;
wire \D0|Mult1~515 ;
wire \D0|Mult1~516 ;
wire \D0|Mult1~517 ;
wire \D0|Mult1~518 ;
wire \D0|Mult1~519 ;
wire \D0|Mult1~520 ;
wire \D0|Mult1~521 ;
wire \D0|Mult1~522 ;
wire \D0|Mult1~523 ;
wire \D0|Mult1~524 ;
wire \D0|Mult1~525 ;
wire \D0|Mult1~526 ;
wire \D0|Mult1~527 ;
wire \D0|Mult1~528 ;
wire \D0|Mult1~529 ;
wire \D0|Mult1~530 ;
wire \D0|Mult1~531 ;
wire \D0|Mult1~532 ;
wire \D0|Mult1~533 ;
wire \D0|Mult1~534 ;
wire \D0|Mult1~535 ;
wire \D0|Mult1~536 ;
wire \D0|Mult1~537 ;
wire \D0|Mult1~538 ;
wire \D0|Mult1~539 ;
wire \D0|Mult1~540 ;
wire \D0|Mult1~850 ;
wire \D0|Mult1~851 ;
wire \D0|Mult1~852 ;
wire \D0|Mult1~853 ;
wire \D0|Mult1~854 ;
wire \D0|Mult1~855 ;
wire \D0|Mult1~856 ;
wire \D0|Mult1~857 ;
wire \D0|Mult1~858 ;
wire \D0|Mult1~859 ;
wire \D0|Mult1~860 ;
wire \D0|Mult1~861 ;
wire \D0|Mult1~862 ;
wire \D0|Mult1~863 ;
wire \D0|Mult1~864 ;
wire \D0|Mult1~865 ;
wire \D0|Mult1~866 ;
wire \D0|Mult1~867 ;
wire \D0|Mult1~868 ;
wire \D0|Mult1~869 ;
wire \D0|Mult1~870 ;
wire \D0|Mult1~871 ;
wire \D0|Mult1~872 ;
wire \D0|Mult1~873 ;
wire \D0|Mult1~874 ;
wire \D0|Mult1~875 ;
wire \D0|Mult1~876 ;
wire \D0|Mult1~877 ;
wire \D0|Mult1~878 ;
wire \D0|Mult1~879 ;
wire \D0|Mult1~880 ;
wire \D0|Mult1~881 ;
wire \D0|Mult1~882 ;
wire \D0|Mult1~883 ;
wire \D0|Mult1~884 ;
wire \D0|Mult1~885 ;
wire \D0|Mult0~169 ;
wire \D0|Mult0~170 ;
wire \D0|Mult0~171 ;
wire \D0|Mult0~172 ;
wire \D0|Mult0~173 ;
wire \D0|Mult0~174 ;
wire \D0|Mult0~175 ;
wire \D0|Mult0~176 ;
wire \D0|Mult0~177 ;
wire \D0|Mult0~178 ;
wire \D0|Mult0~179 ;
wire \D0|Mult0~180 ;
wire \D0|Mult0~181 ;
wire \D0|Mult0~182 ;
wire \D0|Mult0~183 ;
wire \D0|Mult0~184 ;
wire \D0|Mult0~185 ;
wire \D0|Mult0~186 ;
wire \D0|Mult0~187 ;
wire \D0|Mult0~188 ;
wire \D0|Mult0~189 ;
wire \D0|Mult0~190 ;
wire \D0|Mult0~191 ;
wire \D0|Mult0~192 ;
wire \D0|Mult0~193 ;
wire \D0|Mult0~194 ;
wire \D0|Mult0~195 ;
wire \D0|Mult0~196 ;
wire \D0|Mult0~197 ;
wire \D0|Mult0~198 ;
wire \D0|Mult0~199 ;
wire \D0|Mult0~513 ;
wire \D0|Mult0~514 ;
wire \D0|Mult0~515 ;
wire \D0|Mult0~516 ;
wire \D0|Mult0~517 ;
wire \D0|Mult0~518 ;
wire \D0|Mult0~519 ;
wire \D0|Mult0~520 ;
wire \D0|Mult0~521 ;
wire \D0|Mult0~522 ;
wire \D0|Mult0~523 ;
wire \D0|Mult0~524 ;
wire \D0|Mult0~525 ;
wire \D0|Mult0~526 ;
wire \D0|Mult0~527 ;
wire \D0|Mult0~528 ;
wire \D0|Mult0~529 ;
wire \D0|Mult0~530 ;
wire \D0|Mult0~531 ;
wire \D0|Mult0~532 ;
wire \D0|Mult0~533 ;
wire \D0|Mult0~534 ;
wire \D0|Mult0~535 ;
wire \D0|Mult0~536 ;
wire \D0|Mult0~537 ;
wire \D0|Mult0~538 ;
wire \D0|Mult0~539 ;
wire \D0|Mult0~540 ;
wire \D0|Mult0~850 ;
wire \D0|Mult0~851 ;
wire \D0|Mult0~852 ;
wire \D0|Mult0~853 ;
wire \D0|Mult0~854 ;
wire \D0|Mult0~855 ;
wire \D0|Mult0~856 ;
wire \D0|Mult0~857 ;
wire \D0|Mult0~858 ;
wire \D0|Mult0~859 ;
wire \D0|Mult0~860 ;
wire \D0|Mult0~861 ;
wire \D0|Mult0~862 ;
wire \D0|Mult0~863 ;
wire \D0|Mult0~864 ;
wire \D0|Mult0~865 ;
wire \D0|Mult0~866 ;
wire \D0|Mult0~867 ;
wire \D0|Mult0~868 ;
wire \D0|Mult0~869 ;
wire \D0|Mult0~870 ;
wire \D0|Mult0~871 ;
wire \D0|Mult0~872 ;
wire \D0|Mult0~873 ;
wire \D0|Mult0~874 ;
wire \D0|Mult0~875 ;
wire \D0|Mult0~876 ;
wire \D0|Mult0~877 ;
wire \D0|Mult0~878 ;
wire \D0|Mult0~879 ;
wire \D0|Mult0~880 ;
wire \D0|Mult0~881 ;
wire \D0|Mult0~882 ;
wire \D0|Mult0~883 ;
wire \D0|Mult0~884 ;
wire \D0|Mult0~885 ;
wire \KEY[1]~input_o ;
wire \FPGA_I2C_SCLK~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_CLK27~inputCLKENA0_outclk ;
wire \i2cprog_0|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \i2cprog_0|Add0~34 ;
wire \i2cprog_0|Add0~37_sumout ;
wire \i2cprog_0|Add0~38 ;
wire \i2cprog_0|Add0~29_sumout ;
wire \i2cprog_0|Add0~30 ;
wire \i2cprog_0|Add0~25_sumout ;
wire \i2cprog_0|Add0~26 ;
wire \i2cprog_0|Add0~21_sumout ;
wire \i2cprog_0|Add0~22 ;
wire \i2cprog_0|Add0~17_sumout ;
wire \i2cprog_0|mi2c_clk_div[5]~DUPLICATE_q ;
wire \i2cprog_0|Add0~18 ;
wire \i2cprog_0|Add0~13_sumout ;
wire \i2cprog_0|mi2c_clk_div[6]~DUPLICATE_q ;
wire \i2cprog_0|Add0~14 ;
wire \i2cprog_0|Add0~9_sumout ;
wire \i2cprog_0|mi2c_clk_div[7]~DUPLICATE_q ;
wire \i2cprog_0|Add0~10 ;
wire \i2cprog_0|Add0~5_sumout ;
wire \i2cprog_0|Add0~6 ;
wire \i2cprog_0|Add0~1_sumout ;
wire \i2cprog_0|LessThan0~0_combout ;
wire \i2cprog_0|Add0~2 ;
wire \i2cprog_0|Add0~45_sumout ;
wire \i2cprog_0|mi2c_clk_div[10]~DUPLICATE_q ;
wire \i2cprog_0|Add0~46 ;
wire \i2cprog_0|Add0~49_sumout ;
wire \i2cprog_0|mi2c_clk_div[13]~DUPLICATE_q ;
wire \i2cprog_0|Add0~50 ;
wire \i2cprog_0|Add0~53_sumout ;
wire \i2cprog_0|Add0~54 ;
wire \i2cprog_0|Add0~57_sumout ;
wire \i2cprog_0|Add0~58 ;
wire \i2cprog_0|Add0~61_sumout ;
wire \i2cprog_0|Add0~62 ;
wire \i2cprog_0|Add0~41_sumout ;
wire \i2cprog_0|LessThan0~1_combout ;
wire \i2cprog_0|LessThan0~2_combout ;
wire \i2cprog_0|mi2c_ctrl_clk~0_combout ;
wire \i2cprog_0|mi2c_ctrl_clk~q ;
wire \i2cprog_0|TRN_END~q ;
wire \i2cprog_0|Add1~1_sumout ;
wire \i2cprog_0|SD_COUNTER~1_combout ;
wire \i2cprog_0|Add1~2 ;
wire \i2cprog_0|Add1~17_sumout ;
wire \i2cprog_0|SD_COUNTER~7_combout ;
wire \i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ;
wire \i2cprog_0|Add1~18 ;
wire \i2cprog_0|Add1~13_sumout ;
wire \i2cprog_0|SD_COUNTER~6_combout ;
wire \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ;
wire \i2cprog_0|Add1~14 ;
wire \i2cprog_0|Add1~25_sumout ;
wire \i2cprog_0|SD_COUNTER~9_combout ;
wire \i2cprog_0|Add1~26 ;
wire \i2cprog_0|Add1~21_sumout ;
wire \i2cprog_0|SD_COUNTER~8_combout ;
wire \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ;
wire \i2cprog_0|Add1~22 ;
wire \i2cprog_0|Add1~9_sumout ;
wire \i2cprog_0|SD_COUNTER~5_combout ;
wire \i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ;
wire \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ;
wire \i2cprog_0|SD_COUNTER[6]~0_combout ;
wire \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ;
wire \i2cprog_0|SD_COUNTER[6]~2_combout ;
wire \i2cprog_0|SD_COUNTER[6]~3_combout ;
wire \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ;
wire \i2cprog_0|SD[22]~0_combout ;
wire \i2cprog_0|TRN_END~0_combout ;
wire \i2cprog_0|TRN_END~1_combout ;
wire \i2cprog_0|TRN_END~DUPLICATE_q ;
wire \FPGA_I2C_SDAT~input_o ;
wire \i2cprog_0|Selector4~2_combout ;
wire \i2cprog_0|Selector4~1_combout ;
wire \i2cprog_0|Selector4~0_combout ;
wire \i2cprog_0|ACK1~q ;
wire \i2cprog_0|u0|LUT_index[0]~6_combout ;
wire \i2cprog_0|u0|LUT_index[5]~5_combout ;
wire \i2cprog_0|u0|Add0~0_combout ;
wire \i2cprog_0|u0|LUT_index[2]~4_combout ;
wire \i2cprog_0|u0|LUT_index[3]~0_combout ;
wire \i2cprog_0|u0|LUT_index[3]~3_combout ;
wire \i2cprog_0|u0|LUT_index[4]~2_combout ;
wire \i2cprog_0|u0|LUT_index[5]~1_combout ;
wire \i2cprog_0|u0|mstep[0]~0_combout ;
wire \i2cprog_0|u0|Mux4~0_combout ;
wire \i2cprog_0|u0|mgo~0_combout ;
wire \i2cprog_0|u0|mgo~feeder_combout ;
wire \i2cprog_0|u0|mgo~q ;
wire \i2cprog_0|Add1~10 ;
wire \i2cprog_0|Add1~5_sumout ;
wire \i2cprog_0|SD_COUNTER~4_combout ;
wire \i2cprog_0|Selector2~2_combout ;
wire \i2cprog_0|Selector2~1_combout ;
wire \i2cprog_0|SCLK~q ;
wire \i2cprog_0|Selector2~3_combout ;
wire \i2cprog_0|Selector2~0_combout ;
wire \i2cprog_0|Selector2~4_combout ;
wire \i2cprog_0|SCLK~DUPLICATE_q ;
wire \i2cprog_0|I2C_SCLK~0_combout ;
wire \i2cprog_0|u0|LessThan1~0_combout ;
wire \i2cprog_0|u0|i2c_data[22]~1_combout ;
wire \i2cprog_0|u0|i2c_data[22]~0_combout ;
wire \i2cprog_0|SD[22]~1_combout ;
wire \i2cprog_0|Selector0~16_combout ;
wire \i2cprog_0|Selector0~15_combout ;
wire \i2cprog_0|Selector0~17_combout ;
wire \i2cprog_0|u0|Mux15~0_combout ;
wire \i2cprog_0|u0|Mux16~0_combout ;
wire \i2cprog_0|Selector0~8_combout ;
wire \i2cprog_0|Selector0~5_combout ;
wire \i2cprog_0|u0|Mux18~0_combout ;
wire \i2cprog_0|u0|Mux17~0_combout ;
wire \i2cprog_0|Selector0~7_combout ;
wire \i2cprog_0|u0|Mux20~0_combout ;
wire \i2cprog_0|u0|Mux19~0_combout ;
wire \i2cprog_0|Selector0~6_combout ;
wire \i2cprog_0|Selector0~9_combout ;
wire \i2cprog_0|u0|Mux9~0_combout ;
wire \i2cprog_0|u0|Mux8~0_combout ;
wire \i2cprog_0|u0|Mux7~0_combout ;
wire \i2cprog_0|Selector0~10_combout ;
wire \i2cprog_0|u0|Mux10~0_combout ;
wire \i2cprog_0|Selector0~11_combout ;
wire \i2cprog_0|Selector0~12_combout ;
wire \i2cprog_0|Selector0~13_combout ;
wire \i2cprog_0|u0|Mux12~0_combout ;
wire \i2cprog_0|Selector0~1_combout ;
wire \i2cprog_0|u0|Mux1~0_combout ;
wire \i2cprog_0|u0|Mux0~0_combout ;
wire \i2cprog_0|Selector0~3_combout ;
wire \i2cprog_0|u0|Mux13~0_combout ;
wire \i2cprog_0|u0|Mux14~0_combout ;
wire \i2cprog_0|Selector0~0_combout ;
wire \i2cprog_0|u0|Mux11~0_combout ;
wire \i2cprog_0|Selector0~2_combout ;
wire \i2cprog_0|Selector0~4_combout ;
wire \i2cprog_0|Selector0~14_combout ;
wire \i2cprog_0|SDO~q ;
wire \i2cprog_0|ACK_enable~DUPLICATE_q ;
wire \i2cprog_0|Selector3~0_combout ;
wire \i2cprog_0|Selector3~1_combout ;
wire \i2cprog_0|Selector3~2_combout ;
wire \i2cprog_0|Selector3~3_combout ;
wire \i2cprog_0|ACK_enable~q ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \D0|Add0~25_sumout ;
wire \C0|current_state~22_combout ;
wire \D0|Add5~25_sumout ;
wire \C0|current_state~21_combout ;
wire \D0|Add5~26 ;
wire \D0|Add5~1_sumout ;
wire \D0|Add5~2 ;
wire \D0|Add5~9_sumout ;
wire \D0|Add5~10 ;
wire \D0|Add5~5_sumout ;
wire \D0|Add5~6 ;
wire \D0|Add5~17_sumout ;
wire \D0|Add5~18 ;
wire \D0|Add5~13_sumout ;
wire \D0|Add5~14 ;
wire \D0|Add5~33_sumout ;
wire \D0|Add5~34 ;
wire \D0|Add5~21_sumout ;
wire \D0|Equal4~0_combout ;
wire \D0|resultingNumber[0]~2_combout ;
wire \D0|increment~0_combout ;
wire \D0|increment~1_combout ;
wire \img|Add3~1_sumout ;
wire \img|cam_0|Add3~5_sumout ;
wire \TD_HS~input_o ;
wire \TD_HS~inputCLKENA0_outclk ;
wire \img|cam_0|Add0~13_sumout ;
wire \TD_VS~input_o ;
wire \img|cam_0|Add0~14 ;
wire \img|cam_0|Add0~17_sumout ;
wire \img|cam_0|Add0~18 ;
wire \img|cam_0|Add0~9_sumout ;
wire \img|cam_0|Add0~10 ;
wire \img|cam_0|Add0~5_sumout ;
wire \img|cam_0|Add0~6 ;
wire \img|cam_0|Add0~1_sumout ;
wire \img|cam_0|comb~0_combout ;
wire \img|cam_0|Add0~2 ;
wire \img|cam_0|Add0~29_sumout ;
wire \img|cam_0|Add0~30 ;
wire \img|cam_0|Add0~25_sumout ;
wire \img|cam_0|Add0~26 ;
wire \img|cam_0|Add0~21_sumout ;
wire \img|cam_0|Add0~22 ;
wire \img|cam_0|Add0~53_sumout ;
wire \img|cam_0|Add0~54 ;
wire \img|cam_0|Add0~49_sumout ;
wire \img|cam_0|Add0~50 ;
wire \img|cam_0|Add0~45_sumout ;
wire \img|cam_0|Add0~46 ;
wire \img|cam_0|Add0~41_sumout ;
wire \img|cam_0|Add0~42 ;
wire \img|cam_0|Add0~37_sumout ;
wire \img|cam_0|Add0~38 ;
wire \img|cam_0|Add0~33_sumout ;
wire \img|cam_0|Add0~34 ;
wire \img|cam_0|Add0~57_sumout ;
wire \img|cam_0|Add0~58 ;
wire \img|cam_0|Add0~69_sumout ;
wire \img|cam_0|Add0~70 ;
wire \img|cam_0|Add0~65_sumout ;
wire \img|cam_0|Add0~66 ;
wire \img|cam_0|Add0~61_sumout ;
wire \img|cam_0|comb~5_combout ;
wire \img|cam_0|comb~1_combout ;
wire \img|cam_0|comb~3_combout ;
wire \img|cam_0|comb~2_combout ;
wire \img|cam_0|comb~4_combout ;
wire \img|cam_0|comb~6_combout ;
wire \img|cam_0|Add2~33_sumout ;
wire \img|cam_0|Add2~34 ;
wire \img|cam_0|Add2~29_sumout ;
wire \img|cam_0|Add2~30 ;
wire \img|cam_0|Add2~21_sumout ;
wire \img|cam_0|Add2~22 ;
wire \img|cam_0|Add2~25_sumout ;
wire \img|cam_0|Add2~26 ;
wire \img|cam_0|Add2~17_sumout ;
wire \img|cam_0|Add2~18 ;
wire \img|cam_0|Add2~13_sumout ;
wire \img|cam_0|Add2~14 ;
wire \img|cam_0|Add2~41_sumout ;
wire \img|cam_0|Add2~42 ;
wire \img|cam_0|Add2~37_sumout ;
wire \img|cam_0|Add2~38 ;
wire \img|cam_0|Add2~9_sumout ;
wire \img|cam_0|Add2~10 ;
wire \img|cam_0|Add2~1_sumout ;
wire \img|cam_0|Add2~2 ;
wire \img|cam_0|Add2~5_sumout ;
wire \img|cam_0|comb~7_combout ;
wire \img|cam_0|LessThan2~0_combout ;
wire \img|cam_0|comb~8_combout ;
wire \img|cam_0|vid_address[6]~0_combout ;
wire \img|cam_0|Add3~6 ;
wire \img|cam_0|Add3~1_sumout ;
wire \img|cam_0|Add3~2 ;
wire \img|cam_0|Add3~25_sumout ;
wire \img|cam_0|Add3~26 ;
wire \img|cam_0|Add3~29_sumout ;
wire \img|cam_0|Add3~30 ;
wire \img|cam_0|Add3~33_sumout ;
wire \img|cam_0|Add3~34 ;
wire \img|cam_0|Add3~37_sumout ;
wire \img|cam_0|Add3~38 ;
wire \img|cam_0|Add3~41_sumout ;
wire \img|cam_0|Add3~42 ;
wire \img|cam_0|Add3~45_sumout ;
wire \img|cam_0|Add3~46 ;
wire \img|cam_0|Add3~49_sumout ;
wire \img|cam_0|Add3~50 ;
wire \img|cam_0|Add3~53_sumout ;
wire \img|cam_0|Add3~54 ;
wire \img|cam_0|Add3~57_sumout ;
wire \img|cam_0|Add3~58 ;
wire \img|cam_0|Add3~61_sumout ;
wire \img|cam_0|Add3~62 ;
wire \img|cam_0|Add3~65_sumout ;
wire \img|cam_0|Add3~66 ;
wire \img|cam_0|Add3~69_sumout ;
wire \img|cam_0|timer2[0]~0_combout ;
wire \img|cam_0|timer2[0]~DUPLICATE_q ;
wire \img|cam_0|address_cam~0_combout ;
wire \img|Equal2~2_combout ;
wire \img|Equal2~1_combout ;
wire \img|cam_0|Add3~70 ;
wire \img|cam_0|Add3~9_sumout ;
wire \img|cam_0|Add3~10 ;
wire \img|cam_0|Add3~13_sumout ;
wire \img|cam_0|Add3~14 ;
wire \img|cam_0|Add3~17_sumout ;
wire \img|cam_0|Add3~18 ;
wire \img|cam_0|Add3~21_sumout ;
wire \img|Equal2~0_combout ;
wire \img|always1~0_combout ;
wire \img|cam_0|data_camh[0]~0_combout ;
wire \img|Add1~33_sumout ;
wire \img|Add2~37_sumout ;
wire \img|Add2~2 ;
wire \img|Add2~5_sumout ;
wire \img|Equal2~3_combout ;
wire \img|r_countx[9]~1_combout ;
wire \img|Equal3~2_combout ;
wire \img|r_countx[9]~0_combout ;
wire \img|Add2~38 ;
wire \img|Add2~33_sumout ;
wire \img|Add2~34 ;
wire \img|Add2~25_sumout ;
wire \img|Add2~26 ;
wire \img|Add2~17_sumout ;
wire \img|Add2~18 ;
wire \img|Add2~21_sumout ;
wire \img|Add2~22 ;
wire \img|Add2~29_sumout ;
wire \img|Add2~30 ;
wire \img|Add2~9_sumout ;
wire \img|Add2~10 ;
wire \img|Add2~13_sumout ;
wire \img|Add2~14 ;
wire \img|Add2~1_sumout ;
wire \img|Equal3~1_combout ;
wire \img|Equal3~3_combout ;
wire \img|r_county[1]~0_combout ;
wire \img|Add1~34 ;
wire \img|Add1~29_sumout ;
wire \img|Add1~30 ;
wire \img|Add1~21_sumout ;
wire \img|Add1~22 ;
wire \img|Add1~17_sumout ;
wire \img|Add1~18 ;
wire \img|Add1~13_sumout ;
wire \img|Add1~14 ;
wire \img|Add1~9_sumout ;
wire \img|Add1~10 ;
wire \img|Add1~5_sumout ;
wire \img|Add1~6 ;
wire \img|Add1~1_sumout ;
wire \img|Add1~2 ;
wire \img|Add1~25_sumout ;
wire \img|always1~2_combout ;
wire \img|Equal3~0_combout ;
wire \img|always1~1_combout ;
wire \img|imageRAM_addressB[8]~0_combout ;
wire \img|imageRAM_addressB[8]~1_combout ;
wire \img|Add3~2 ;
wire \img|Add3~5_sumout ;
wire \img|Add3~6 ;
wire \img|Add3~9_sumout ;
wire \img|Add3~10 ;
wire \img|Add3~13_sumout ;
wire \img|Add3~14 ;
wire \img|Add3~17_sumout ;
wire \img|Add3~18 ;
wire \img|Add3~21_sumout ;
wire \img|Add3~22 ;
wire \img|Add3~25_sumout ;
wire \img|Add3~26 ;
wire \img|Add3~29_sumout ;
wire \img|Add3~30 ;
wire \img|Add3~33_sumout ;
wire \img|Add3~34 ;
wire \img|Add3~37_sumout ;
wire \img|doneLoadingImage~1_combout ;
wire \img|startFrame~2_combout ;
wire \img|waitTimer[0]~0_combout ;
wire \img|waitTimer[1]~1_combout ;
wire \img|Add0~0_combout ;
wire \img|waitTimer[2]~2_combout ;
wire \img|Add0~1_combout ;
wire \img|waitTimer[3]~3_combout ;
wire \img|Add0~2_combout ;
wire \img|waitTimer[4]~4_combout ;
wire \img|startFrame~0_combout ;
wire \img|startFrame~1_combout ;
wire \img|startFrame~q ;
wire \img|doneLoadingImage~0_combout ;
wire \img|newFrame~0_combout ;
wire \img|newFrame~q ;
wire \img|doneLoadingImage~2_combout ;
wire \img|doneLoadingImage~q ;
wire \waitTimer[0]~3_combout ;
wire \waitTimer[1]~4_combout ;
wire \waitTimer[2]~5_combout ;
wire \Add0~0_combout ;
wire \waitTimer[3]~1_combout ;
wire \waitTimer[4]~2_combout ;
wire \waitTimer[1]~0_combout ;
wire \go~0_combout ;
wire \go~q ;
wire \KEY[2]~input_o ;
wire \C0|current_state~19_combout ;
wire \C0|current_state.load_imageRAM~q ;
wire \D0|maxCalculation_wait~0_combout ;
wire \D0|increment~q ;
wire \D0|maxCalculation_wait~1_combout ;
wire \D0|maxCalculation_wait~2_combout ;
wire \D0|maxCalculation_wait~q ;
wire \D0|increment_address~0_combout ;
wire \D0|increment_address~1_combout ;
wire \D0|increment_address~q ;
wire \D0|maxCalculation~1_combout ;
wire \D0|maxCalculation~2_combout ;
wire \D0|maxCalculation~q ;
wire \D0|maxCalculation~0_combout ;
wire \D0|Add12~1_sumout ;
wire \D0|donePositionSet~0_combout ;
wire \D0|donePositionSet~q ;
wire \D0|doneResettingForDrawing~0_combout ;
wire \D0|doneResettingForDrawing~q ;
wire \D0|donePositionSetSelecting~0_combout ;
wire \D0|donePositionSetSelecting~q ;
wire \D0|Add10~21_sumout ;
wire \D0|position_y[2]~0_combout ;
wire \D0|imageRAM_address~0_combout ;
wire \D0|position_y[2]~1_combout ;
wire \D0|position_x[4]~feeder_combout ;
wire \D0|position_x[3]~feeder_combout ;
wire \D0|position_x[2]~feeder_combout ;
wire \~GND~combout ;
wire \D0|position_x[1]~feeder_combout ;
wire \D0|position_x[0]~feeder_combout ;
wire \D0|Add11~13_sumout ;
wire \D0|position_x[5]~feeder_combout ;
wire \D0|Add11~30 ;
wire \D0|Add11~9_sumout ;
wire \D0|Equal6~1_combout ;
wire \D0|position_x[3]~1_combout ;
wire \D0|position_x[3]~2_combout ;
wire \D0|position_x[3]~3_combout ;
wire \D0|Equal19~0_combout ;
wire \D0|position_x[3]~0_combout ;
wire \D0|Add11~14 ;
wire \D0|Add11~17_sumout ;
wire \D0|Add11~18 ;
wire \D0|Add11~21_sumout ;
wire \D0|Add11~22 ;
wire \D0|Add11~25_sumout ;
wire \D0|Add11~26 ;
wire \D0|Add11~29_sumout ;
wire \D0|position_x[6]~feeder_combout ;
wire \D0|Add11~10 ;
wire \D0|Add11~5_sumout ;
wire \D0|position_x[7]~feeder_combout ;
wire \D0|Add11~6 ;
wire \D0|Add11~1_sumout ;
wire \D0|Equal6~0_combout ;
wire \D0|Equal19~1_combout ;
wire \D0|position_y[2]~2_combout ;
wire \D0|position_y[2]~3_combout ;
wire \D0|Add10~22 ;
wire \D0|Add10~25_sumout ;
wire \D0|Add10~26 ;
wire \D0|Add10~17_sumout ;
wire \D0|Add10~18 ;
wire \D0|Add10~9_sumout ;
wire \D0|Add10~10 ;
wire \D0|Add10~5_sumout ;
wire \D0|Add10~6 ;
wire \D0|Add10~13_sumout ;
wire \D0|Add10~14 ;
wire \D0|Add10~1_sumout ;
wire \D0|done_Selecting~0_combout ;
wire \D0|done_Selecting~1_combout ;
wire \D0|done_Selecting~2_combout ;
wire \D0|layerOutput_result_address[0]~3_combout ;
wire \D0|layerOutput_result_address~6_combout ;
wire \D0|layerOutput_result_address[0]~1_combout ;
wire \D0|resultingNumber[0]~1_combout ;
wire \D0|clockCycleReset~0_combout ;
wire \D0|clockCycleReset~1_combout ;
wire \D0|clockCycleReset~q ;
wire \D0|maxAddress~0_combout ;
wire \D0|resultingNumber~3_combout ;
wire \D0|layerOutput_result_address[0]~2_combout ;
wire \D0|layerOutput_result_address~4_combout ;
wire \D0|Equal8~0_combout ;
wire \D0|draw_Selected~0_combout ;
wire \D0|draw_Selected~q ;
wire \D0|doneResettingForDrawingSelect~0_combout ;
wire \D0|doneResettingForDrawingSelect~q ;
wire \D0|firstPixel~0_combout ;
wire \D0|firstPixel~1_combout ;
wire \D0|firstPixel~q ;
wire \D0|imageRAM_address~1_combout ;
wire \D0|Add12~14 ;
wire \D0|Add12~17_sumout ;
wire \D0|imageRAM_address~2_combout ;
wire \D0|Add0~38 ;
wire \D0|Add0~41_sumout ;
wire \D0|Equal0~2_combout ;
wire \D0|Add0~42 ;
wire \D0|Add0~9_sumout ;
wire \D0|Add0~10 ;
wire \D0|Add0~5_sumout ;
wire \D0|Add0~6 ;
wire \D0|Add0~13_sumout ;
wire \D0|Equal0~0_combout ;
wire \D0|tempResultRAM_1~0_combout ;
wire \D0|imageRAM_address[9]~16_combout ;
wire \D0|Add12~18 ;
wire \D0|Add12~21_sumout ;
wire \D0|Add12~22 ;
wire \D0|Add12~25_sumout ;
wire \D0|Add12~26 ;
wire \D0|Add12~29_sumout ;
wire \D0|Add12~30 ;
wire \D0|Add12~33_sumout ;
wire \D0|Add12~34 ;
wire \D0|Add12~37_sumout ;
wire \D0|Equal1~0_combout ;
wire \D0|Equal1~2_combout ;
wire \D0|layer1_weight_address~2_combout ;
wire \D0|imageRAM_address~4_combout ;
wire \D0|imageRAM_address~15_combout ;
wire \D0|Add12~2 ;
wire \D0|Add12~5_sumout ;
wire \D0|Add12~6 ;
wire \D0|Add12~9_sumout ;
wire \D0|Add12~10 ;
wire \D0|Add12~13_sumout ;
wire \D0|Equal1~1_combout ;
wire \D0|completeCalculation~4_combout ;
wire \D0|completeCalculation~3_combout ;
wire \D0|layer1_result_address~6_combout ;
wire \D0|layer1_result_address[4]~1_combout ;
wire \D0|Add2~29_sumout ;
wire \C0|current_state~23_combout ;
wire \D0|completeCalculation~1_combout ;
wire \D0|layerOutput_weight_address~0_combout ;
wire \D0|layer2_weight_address[5]~0_combout ;
wire \D0|Add2~30 ;
wire \D0|Add2~25_sumout ;
wire \D0|Add2~26 ;
wire \D0|Add2~21_sumout ;
wire \D0|Add2~22 ;
wire \D0|Add2~17_sumout ;
wire \D0|Add2~18 ;
wire \D0|Add2~5_sumout ;
wire \D0|Add2~6 ;
wire \D0|Add2~1_sumout ;
wire \D0|Add2~2 ;
wire \D0|Add2~37_sumout ;
wire \D0|Add2~38 ;
wire \D0|Add2~33_sumout ;
wire \D0|Add2~34 ;
wire \D0|Add2~13_sumout ;
wire \D0|Add2~14 ;
wire \D0|Add2~9_sumout ;
wire \D0|Equal2~0_combout ;
wire \D0|layer2_weight_address[5]~1_combout ;
wire \D0|Add2~10 ;
wire \D0|Add2~41_sumout ;
wire \D0|Equal2~1_combout ;
wire \D0|done_Second~0_combout ;
wire \D0|layer1_result_address[4]~2_combout ;
wire \D0|layer1_result_address~7_combout ;
wire \D0|Add3~2_combout ;
wire \D0|layer1_result_address~5_combout ;
wire \D0|Add3~1_combout ;
wire \D0|layer1_result_address~4_combout ;
wire \D0|Add3~0_combout ;
wire \D0|layer1_result_address~3_combout ;
wire \D0|Equal3~1_combout ;
wire \D0|layer1_result_address~0_combout ;
wire \D0|Equal3~0_combout ;
wire \D0|layer2_result_address~5_combout ;
wire \D0|layer2_result_address[0]~1_combout ;
wire \D0|layer2_result_address[0]~2_combout ;
wire \D0|layer2_result_address[0]~7_combout ;
wire \D0|layer2_result_address~6_combout ;
wire \D0|Add6~2_combout ;
wire \D0|layer2_result_address~4_combout ;
wire \D0|Add6~1_combout ;
wire \D0|layer2_result_address~3_combout ;
wire \D0|Add6~0_combout ;
wire \D0|layer2_result_address~0_combout ;
wire \D0|Equal5~0_combout ;
wire \D0|completeCalculation~2_combout ;
wire \D0|completeCalculation~5_combout ;
wire \D0|completeCalculation~q ;
wire \D0|layerOutput_weight_address[1]~1_combout ;
wire \D0|layerOutput_weight_address[1]~2_combout ;
wire \D0|Add5~22 ;
wire \D0|Add5~29_sumout ;
wire \D0|Equal4~1_combout ;
wire \D0|done_Output~1_combout ;
wire \D0|done_Output~q ;
wire \C0|current_state~18_combout ;
wire \C0|current_state.load_resetOutput~q ;
wire \C0|Selector4~0_combout ;
wire \C0|current_state.display_mostLikely~q ;
wire \D0|done_Selecting~3_combout ;
wire \D0|done_Selecting~q ;
wire \D0|done_Drawing~0_combout ;
wire \D0|done_Drawing~q ;
wire \C0|Selector5~0_combout ;
wire \C0|current_state.draw_image~q ;
wire \C0|current_state~20_combout ;
wire \C0|current_state.startOver~q ;
wire \D0|layer1_weight_address~0_combout ;
wire \D0|layer1_weight_address[2]~1_combout ;
wire \D0|Add0~26 ;
wire \D0|Add0~21_sumout ;
wire \D0|Add0~22 ;
wire \D0|Add0~17_sumout ;
wire \D0|Add0~18 ;
wire \D0|Add0~61_sumout ;
wire \D0|Add0~62 ;
wire \D0|Add0~57_sumout ;
wire \D0|Add0~58 ;
wire \D0|Add0~53_sumout ;
wire \D0|Add0~54 ;
wire \D0|Add0~49_sumout ;
wire \D0|Add0~50 ;
wire \D0|Add0~1_sumout ;
wire \D0|Add0~2 ;
wire \D0|Add0~45_sumout ;
wire \D0|Add0~46 ;
wire \D0|Add0~29_sumout ;
wire \D0|Add0~30 ;
wire \D0|Add0~33_sumout ;
wire \D0|Add0~34 ;
wire \D0|Add0~37_sumout ;
wire \D0|Equal0~1_combout ;
wire \D0|Equal0~3_combout ;
wire \D0|done_First~0_combout ;
wire \D0|done_First~q ;
wire \C0|Selector1~0_combout ;
wire \C0|current_state.load_firstResultRAM~q ;
wire \C0|current_state~16_combout ;
wire \C0|current_state.load_resetFirst~q ;
wire \D0|done_Second~1_combout ;
wire \D0|done_Second~q ;
wire \C0|Selector2~0_combout ;
wire \C0|current_state.load_secondResultRAM~q ;
wire \C0|current_state~17_combout ;
wire \C0|current_state.load_resetSecond~q ;
wire \C0|Selector3~0_combout ;
wire \C0|current_state.load_outputRAM~q ;
wire \D0|layerOutput_result_address~5_combout ;
wire \D0|layerOutput_result_address~0_combout ;
wire \D0|currentMaxVal[5]~0_combout ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a5 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a8 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a9 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a10 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a15 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a8 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a9 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a193 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a194 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a195 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a196 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a197 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a198 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a199 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a200 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a201 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a203 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a204 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a205 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a206 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a207 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a208 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a209 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \img|always1~3_combout ;
wire \img|cam_0|data_camh[0]~1_combout ;
wire \img|writeImageB~0_combout ;
wire \img|writeImageB~q ;
wire \D0|imageRAM_address~3_combout ;
wire \D0|imageRAM_address~5_combout ;
wire \D0|imageRAM_address~6_combout ;
wire \D0|imageRAM_address~7_combout ;
wire \D0|imageRAM_address~8_combout ;
wire \D0|imageRAM_address~9_combout ;
wire \D0|imageRAM_address~10_combout ;
wire \D0|imageRAM_address~11_combout ;
wire \D0|imageRAM_address~12_combout ;
wire \D0|imageRAM_address~13_combout ;
wire \D0|imageRAM_address~14_combout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a5 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \TD_DATA[7]~input_o ;
wire \img|cam_0|data_camh[0]~2_combout ;
wire \SW[6]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \img|cam_0|vid_ldll~combout ;
wire \SW[2]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \img|imgRAM_dataInB~1_combout ;
wire \SW[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[0]~input_o ;
wire \img|cam_0|data_caml[0]~feeder_combout ;
wire \img|imgRAM_dataInB~0_combout ;
wire \img|imgRAM_dataInB~2_combout ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \img|LessThan2~0_combout ;
wire \img|imgRAM_dataInB~3_combout ;
wire \SW[8]~input_o ;
wire \img|imgRAM_dataInB~4_combout ;
wire \img|imgRAM_dataInB~13_combout ;
wire \img|imgRAM_dataInB[-8]~5_combout ;
wire \img|LessThan2~1_combout ;
wire \img|LessThan2~2_combout ;
wire \img|imgRAM_dataInB~6_combout ;
wire \img|imgRAM_dataInB~7_combout ;
wire \img|imgRAM_dataInB~8_combout ;
wire \img|imgRAM_dataInB~9_combout ;
wire \img|imgRAM_dataInB~10_combout ;
wire \img|imgRAM_dataInB~11_combout ;
wire \img|imgRAM_dataInB~12_combout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a10 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a15 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \D0|Mult0~494 ;
wire \D0|Mult0~493 ;
wire \D0|Mult0~492 ;
wire \D0|Mult0~491 ;
wire \D0|Mult0~490 ;
wire \D0|Mult0~489 ;
wire \D0|Mult0~488 ;
wire \D0|Mult0~487 ;
wire \D0|Mult0~486 ;
wire \D0|Mult0~485 ;
wire \D0|Mult0~484 ;
wire \D0|Mult0~483 ;
wire \D0|Mult0~482 ;
wire \D0|Mult0~481 ;
wire \D0|Mult0~480 ;
wire \D0|Mult0~479 ;
wire \D0|Mult0~478 ;
wire \D0|Mult0~477_resulta ;
wire \D0|Mult0~1276_sumout ;
wire \D0|tempResultRAM_1[12]~1_combout ;
wire \D0|layer1_weight_address~3_combout ;
wire \D0|tempResultRAM_1~4_combout ;
wire \D0|tempResultRAM_Output~6_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a210 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a211 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a213 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a214 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a215 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a216 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a217 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a218 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a219 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a220 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a221 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a223 ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191~portadataout ;
wire \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a25 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a30 ;
wire \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \D0|Mult0~849 ;
wire \D0|Mult0~168 ;
wire \D0|Mult0~848 ;
wire \D0|Mult0~847 ;
wire \D0|Mult0~846 ;
wire \D0|Mult0~845 ;
wire \D0|Mult0~844 ;
wire \D0|Mult0~843 ;
wire \D0|Mult0~842 ;
wire \D0|Mult0~841 ;
wire \D0|Mult0~840 ;
wire \D0|Mult0~839 ;
wire \D0|Mult0~838 ;
wire \D0|Mult0~837 ;
wire \D0|Mult0~836 ;
wire \D0|Mult0~835 ;
wire \D0|Mult0~167 ;
wire \D0|Mult0~834 ;
wire \D0|Mult0~166 ;
wire \D0|Mult0~833 ;
wire \D0|Mult0~165 ;
wire \D0|Mult0~164 ;
wire \D0|Mult0~832 ;
wire \D0|Mult0~831 ;
wire \D0|Mult0~163 ;
wire \D0|Mult0~830 ;
wire \D0|Mult0~162 ;
wire \D0|Mult0~829 ;
wire \D0|Mult0~161 ;
wire \D0|Mult0~828 ;
wire \D0|Mult0~160 ;
wire \D0|Mult0~159 ;
wire \D0|Mult0~827 ;
wire \D0|Mult0~826 ;
wire \D0|Mult0~158 ;
wire \D0|Mult0~157 ;
wire \D0|Mult0~825 ;
wire \D0|Mult0~156 ;
wire \D0|Mult0~824 ;
wire \D0|Mult0~155 ;
wire \D0|Mult0~823 ;
wire \D0|Mult0~822_resulta ;
wire \D0|Mult0~154 ;
wire \D0|Mult0~153 ;
wire \D0|Mult0~512 ;
wire \D0|Mult0~511 ;
wire \D0|Mult0~152 ;
wire \D0|Mult0~151 ;
wire \D0|Mult0~510 ;
wire \D0|Mult0~509 ;
wire \D0|Mult0~150 ;
wire \D0|Mult0~508 ;
wire \D0|Mult0~149 ;
wire \D0|Mult0~148 ;
wire \D0|Mult0~507 ;
wire \D0|Mult0~147 ;
wire \D0|Mult0~506 ;
wire \D0|Mult0~505 ;
wire \D0|Mult0~146 ;
wire \D0|Mult0~145 ;
wire \D0|Mult0~504 ;
wire \D0|Mult0~503 ;
wire \D0|Mult0~144 ;
wire \D0|Mult0~502 ;
wire \D0|Mult0~143 ;
wire \D0|Mult0~142 ;
wire \D0|Mult0~501 ;
wire \D0|Mult0~141 ;
wire \D0|Mult0~500 ;
wire \D0|Mult0~140 ;
wire \D0|Mult0~499 ;
wire \D0|Mult0~139 ;
wire \D0|Mult0~498 ;
wire \D0|Mult0~138 ;
wire \D0|Mult0~497 ;
wire \D0|Mult0~496 ;
wire \D0|Mult0~137 ;
wire \D0|Mult0~495 ;
wire \D0|Mult0~136_resulta ;
wire \D0|Mult0~1278 ;
wire \D0|Mult0~1274 ;
wire \D0|Mult0~1270 ;
wire \D0|Mult0~1262 ;
wire \D0|Mult0~1254 ;
wire \D0|Mult0~1246 ;
wire \D0|Mult0~1238 ;
wire \D0|Mult0~1230 ;
wire \D0|Mult0~1222 ;
wire \D0|Mult0~1214 ;
wire \D0|Mult0~1206 ;
wire \D0|Mult0~1198 ;
wire \D0|Mult0~1190 ;
wire \D0|Mult0~1182 ;
wire \D0|Mult0~1174 ;
wire \D0|Mult0~1166 ;
wire \D0|Mult0~1158 ;
wire \D0|Mult0~58 ;
wire \D0|Mult0~59 ;
wire \D0|Mult0~61_sumout ;
wire \D0|Mult0~62 ;
wire \D0|Mult0~63 ;
wire \D0|Mult0~65_sumout ;
wire \D0|Mult0~66 ;
wire \D0|Mult0~67 ;
wire \D0|Mult0~69_sumout ;
wire \D0|Mult0~70 ;
wire \D0|Mult0~71 ;
wire \D0|Mult0~73_sumout ;
wire \D0|Mult0~74 ;
wire \D0|Mult0~75 ;
wire \D0|Mult0~77_sumout ;
wire \D0|Mult0~78 ;
wire \D0|Mult0~79 ;
wire \D0|Mult0~81_sumout ;
wire \D0|Mult0~82 ;
wire \D0|Mult0~83 ;
wire \D0|Mult0~85_sumout ;
wire \D0|Mult0~86 ;
wire \D0|Mult0~87 ;
wire \D0|Mult0~89_sumout ;
wire \D0|Mult0~90 ;
wire \D0|Mult0~91 ;
wire \D0|Mult0~93_sumout ;
wire \D0|Mult0~94 ;
wire \D0|Mult0~95 ;
wire \D0|Mult0~97_sumout ;
wire \D0|Mult0~98 ;
wire \D0|Mult0~99 ;
wire \D0|Mult0~101_sumout ;
wire \D0|Mult0~102 ;
wire \D0|Mult0~103 ;
wire \D0|Mult0~105_sumout ;
wire \D0|Mult0~106 ;
wire \D0|Mult0~107 ;
wire \D0|Mult0~109_sumout ;
wire \D0|Mult0~110 ;
wire \D0|Mult0~111 ;
wire \D0|Mult0~113_sumout ;
wire \D0|Mult0~114 ;
wire \D0|Mult0~115 ;
wire \D0|Mult0~117_sumout ;
wire \D0|Mult0~118 ;
wire \D0|Mult0~119 ;
wire \D0|Mult0~121_sumout ;
wire \D0|Mult0~122 ;
wire \D0|Mult0~123 ;
wire \D0|Mult0~125_sumout ;
wire \D0|Mult0~126 ;
wire \D0|Mult0~127 ;
wire \D0|Mult0~1_sumout ;
wire \D0|Mult0~2 ;
wire \D0|Mult0~3 ;
wire \D0|Mult0~5_sumout ;
wire \D0|Mult0~6 ;
wire \D0|Mult0~7 ;
wire \D0|Mult0~9_sumout ;
wire \D0|Mult0~10 ;
wire \D0|Mult0~11 ;
wire \D0|Mult0~13_sumout ;
wire \D0|Mult0~14 ;
wire \D0|Mult0~15 ;
wire \D0|Mult0~17_sumout ;
wire \D0|Mult0~18 ;
wire \D0|Mult0~19 ;
wire \D0|Mult0~21_sumout ;
wire \D0|Mult0~22 ;
wire \D0|Mult0~23 ;
wire \D0|Mult0~25_sumout ;
wire \D0|Mult0~26 ;
wire \D0|Mult0~27 ;
wire \D0|Mult0~29_sumout ;
wire \D0|Mult0~30 ;
wire \D0|Mult0~31 ;
wire \D0|Mult0~33_sumout ;
wire \D0|Mult0~34 ;
wire \D0|Mult0~35 ;
wire \D0|Mult0~37_sumout ;
wire \D0|Mult0~38 ;
wire \D0|Mult0~39 ;
wire \D0|Mult0~41_sumout ;
wire \D0|Mult0~42 ;
wire \D0|Mult0~43 ;
wire \D0|Mult0~45_sumout ;
wire \D0|Mult0~46 ;
wire \D0|Mult0~47 ;
wire \D0|Mult0~49_sumout ;
wire \D0|Mult0~50 ;
wire \D0|Mult0~51 ;
wire \D0|Mult0~53_sumout ;
wire \D0|Mult0~54 ;
wire \D0|Mult0~55 ;
wire \D0|Mult0~1264_sumout ;
wire \D0|Mult0~1265 ;
wire \D0|Mult0~1266 ;
wire \D0|Mult0~1256_sumout ;
wire \D0|Mult0~1257 ;
wire \D0|Mult0~1258 ;
wire \D0|Mult0~1248_sumout ;
wire \D0|Mult0~1249 ;
wire \D0|Mult0~1250 ;
wire \D0|Mult0~1240_sumout ;
wire \D0|Mult0~1241 ;
wire \D0|Mult0~1242 ;
wire \D0|Mult0~1232_sumout ;
wire \D0|Mult0~1233 ;
wire \D0|Mult0~1234 ;
wire \D0|Mult0~1224_sumout ;
wire \D0|Mult0~1225 ;
wire \D0|Mult0~1226 ;
wire \D0|Mult0~1216_sumout ;
wire \D0|Mult0~1217 ;
wire \D0|Mult0~1218 ;
wire \D0|Mult0~1208_sumout ;
wire \D0|Mult0~1209 ;
wire \D0|Mult0~1210 ;
wire \D0|Mult0~1200_sumout ;
wire \D0|Mult0~1201 ;
wire \D0|Mult0~1202 ;
wire \D0|Mult0~1192_sumout ;
wire \D0|Mult0~1193 ;
wire \D0|Mult0~1194 ;
wire \D0|Mult0~1184_sumout ;
wire \D0|Mult0~1185 ;
wire \D0|Mult0~1186 ;
wire \D0|Mult0~1176_sumout ;
wire \D0|Mult0~1177 ;
wire \D0|Mult0~1178 ;
wire \D0|Mult0~1168_sumout ;
wire \D0|Mult0~1169 ;
wire \D0|Mult0~1170 ;
wire \D0|Mult0~1160_sumout ;
wire \D0|Mult0~1161 ;
wire \D0|Mult0~1162 ;
wire \D0|Mult0~811_sumout ;
wire \D0|tempResultRAM_1~5_combout ;
wire \D0|tempResultRAM_1[12]~2_combout ;
wire \D0|tempResultRAM_1[12]~3_combout ;
wire \D0|Mult0~1277 ;
wire \D0|Mult0~1272_sumout ;
wire \D0|Mult0~1273 ;
wire \D0|Mult0~1268_sumout ;
wire \D0|Mult0~1269 ;
wire \D0|Mult0~1260_sumout ;
wire \D0|Mult0~1261 ;
wire \D0|Mult0~1252_sumout ;
wire \D0|Mult0~1253 ;
wire \D0|Mult0~1244_sumout ;
wire \D0|Mult0~1245 ;
wire \D0|Mult0~1236_sumout ;
wire \D0|Mult0~1237 ;
wire \D0|Mult0~1228_sumout ;
wire \D0|Mult0~1229 ;
wire \D0|Mult0~1220_sumout ;
wire \D0|Mult0~1221 ;
wire \D0|Mult0~1212_sumout ;
wire \D0|Mult0~1213 ;
wire \D0|Mult0~1204_sumout ;
wire \D0|Mult0~1205 ;
wire \D0|Mult0~1196_sumout ;
wire \D0|Mult0~1197 ;
wire \D0|Mult0~1188_sumout ;
wire \D0|Mult0~1189 ;
wire \D0|Mult0~1180_sumout ;
wire \D0|Mult0~1181 ;
wire \D0|Mult0~1172_sumout ;
wire \D0|Mult0~1173 ;
wire \D0|Mult0~1164_sumout ;
wire \D0|Mult0~1165 ;
wire \D0|Mult0~1156_sumout ;
wire \D0|Mult0~1157 ;
wire \D0|Mult0~57_sumout ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a5 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a8 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a9 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a10 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a15 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \D0|Mult1~494 ;
wire \D0|Mult1~493 ;
wire \D0|Mult1~492 ;
wire \D0|Mult1~491 ;
wire \D0|Mult1~490 ;
wire \D0|Mult1~489 ;
wire \D0|Mult1~488 ;
wire \D0|Mult1~487 ;
wire \D0|Mult1~486 ;
wire \D0|Mult1~485 ;
wire \D0|Mult1~484 ;
wire \D0|Mult1~483 ;
wire \D0|Mult1~482 ;
wire \D0|Mult1~481 ;
wire \D0|Mult1~480 ;
wire \D0|Mult1~479 ;
wire \D0|Mult1~478 ;
wire \D0|Mult1~477_resulta ;
wire \D0|Mult1~1276_sumout ;
wire \D0|tempResultRAM_2[-18]~0_combout ;
wire \D0|tempResultRAM_2~1_combout ;
wire \D0|done_Second~2_combout ;
wire \D0|tempResultRAM_2~4_combout ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a20 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a25 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a30 ;
wire \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \D0|Mult1~168 ;
wire \D0|Mult1~849 ;
wire \D0|Mult1~848 ;
wire \D0|Mult1~847 ;
wire \D0|Mult1~846 ;
wire \D0|Mult1~845 ;
wire \D0|Mult1~844 ;
wire \D0|Mult1~843 ;
wire \D0|Mult1~842 ;
wire \D0|Mult1~841 ;
wire \D0|Mult1~840 ;
wire \D0|Mult1~839 ;
wire \D0|Mult1~838 ;
wire \D0|Mult1~837 ;
wire \D0|Mult1~836 ;
wire \D0|Mult1~835 ;
wire \D0|Mult1~167 ;
wire \D0|Mult1~834 ;
wire \D0|Mult1~166 ;
wire \D0|Mult1~165 ;
wire \D0|Mult1~833 ;
wire \D0|Mult1~832 ;
wire \D0|Mult1~164 ;
wire \D0|Mult1~163 ;
wire \D0|Mult1~831 ;
wire \D0|Mult1~830 ;
wire \D0|Mult1~162 ;
wire \D0|Mult1~829 ;
wire \D0|Mult1~161 ;
wire \D0|Mult1~828 ;
wire \D0|Mult1~160 ;
wire \D0|Mult1~827 ;
wire \D0|Mult1~159 ;
wire \D0|Mult1~158 ;
wire \D0|Mult1~826 ;
wire \D0|Mult1~825 ;
wire \D0|Mult1~157 ;
wire \D0|Mult1~824 ;
wire \D0|Mult1~156 ;
wire \D0|Mult1~823 ;
wire \D0|Mult1~155 ;
wire \D0|Mult1~822_resulta ;
wire \D0|Mult1~154 ;
wire \D0|Mult1~153 ;
wire \D0|Mult1~512 ;
wire \D0|Mult1~152 ;
wire \D0|Mult1~511 ;
wire \D0|Mult1~151 ;
wire \D0|Mult1~510 ;
wire \D0|Mult1~509 ;
wire \D0|Mult1~150 ;
wire \D0|Mult1~149 ;
wire \D0|Mult1~508 ;
wire \D0|Mult1~507 ;
wire \D0|Mult1~148 ;
wire \D0|Mult1~506 ;
wire \D0|Mult1~147 ;
wire \D0|Mult1~505 ;
wire \D0|Mult1~146 ;
wire \D0|Mult1~145 ;
wire \D0|Mult1~504 ;
wire \D0|Mult1~144 ;
wire \D0|Mult1~503 ;
wire \D0|Mult1~143 ;
wire \D0|Mult1~502 ;
wire \D0|Mult1~142 ;
wire \D0|Mult1~501 ;
wire \D0|Mult1~141 ;
wire \D0|Mult1~500 ;
wire \D0|Mult1~140 ;
wire \D0|Mult1~499 ;
wire \D0|Mult1~139 ;
wire \D0|Mult1~498 ;
wire \D0|Mult1~138 ;
wire \D0|Mult1~497 ;
wire \D0|Mult1~137 ;
wire \D0|Mult1~496 ;
wire \D0|Mult1~495 ;
wire \D0|Mult1~136_resulta ;
wire \D0|Mult1~1278 ;
wire \D0|Mult1~1274 ;
wire \D0|Mult1~1270 ;
wire \D0|Mult1~1262 ;
wire \D0|Mult1~1254 ;
wire \D0|Mult1~1246 ;
wire \D0|Mult1~1238 ;
wire \D0|Mult1~1230 ;
wire \D0|Mult1~1222 ;
wire \D0|Mult1~1214 ;
wire \D0|Mult1~1206 ;
wire \D0|Mult1~1198 ;
wire \D0|Mult1~1190 ;
wire \D0|Mult1~1182 ;
wire \D0|Mult1~1174 ;
wire \D0|Mult1~1166 ;
wire \D0|Mult1~1158 ;
wire \D0|Mult1~58 ;
wire \D0|Mult1~59 ;
wire \D0|Mult1~61_sumout ;
wire \D0|Mult1~62 ;
wire \D0|Mult1~63 ;
wire \D0|Mult1~65_sumout ;
wire \D0|Mult1~66 ;
wire \D0|Mult1~67 ;
wire \D0|Mult1~69_sumout ;
wire \D0|Mult1~70 ;
wire \D0|Mult1~71 ;
wire \D0|Mult1~73_sumout ;
wire \D0|Mult1~74 ;
wire \D0|Mult1~75 ;
wire \D0|Mult1~77_sumout ;
wire \D0|Mult1~78 ;
wire \D0|Mult1~79 ;
wire \D0|Mult1~81_sumout ;
wire \D0|Mult1~82 ;
wire \D0|Mult1~83 ;
wire \D0|Mult1~85_sumout ;
wire \D0|Mult1~86 ;
wire \D0|Mult1~87 ;
wire \D0|Mult1~89_sumout ;
wire \D0|Mult1~90 ;
wire \D0|Mult1~91 ;
wire \D0|Mult1~93_sumout ;
wire \D0|Mult1~94 ;
wire \D0|Mult1~95 ;
wire \D0|Mult1~97_sumout ;
wire \D0|Mult1~98 ;
wire \D0|Mult1~99 ;
wire \D0|Mult1~101_sumout ;
wire \D0|Mult1~102 ;
wire \D0|Mult1~103 ;
wire \D0|Mult1~105_sumout ;
wire \D0|Mult1~106 ;
wire \D0|Mult1~107 ;
wire \D0|Mult1~109_sumout ;
wire \D0|Mult1~110 ;
wire \D0|Mult1~111 ;
wire \D0|Mult1~113_sumout ;
wire \D0|Mult1~114 ;
wire \D0|Mult1~115 ;
wire \D0|Mult1~117_sumout ;
wire \D0|Mult1~118 ;
wire \D0|Mult1~119 ;
wire \D0|Mult1~121_sumout ;
wire \D0|Mult1~122 ;
wire \D0|Mult1~123 ;
wire \D0|Mult1~125_sumout ;
wire \D0|Mult1~126 ;
wire \D0|Mult1~127 ;
wire \D0|Mult1~1_sumout ;
wire \D0|Mult1~2 ;
wire \D0|Mult1~3 ;
wire \D0|Mult1~5_sumout ;
wire \D0|Mult1~6 ;
wire \D0|Mult1~7 ;
wire \D0|Mult1~9_sumout ;
wire \D0|Mult1~10 ;
wire \D0|Mult1~11 ;
wire \D0|Mult1~13_sumout ;
wire \D0|Mult1~14 ;
wire \D0|Mult1~15 ;
wire \D0|Mult1~17_sumout ;
wire \D0|Mult1~18 ;
wire \D0|Mult1~19 ;
wire \D0|Mult1~21_sumout ;
wire \D0|Mult1~22 ;
wire \D0|Mult1~23 ;
wire \D0|Mult1~25_sumout ;
wire \D0|Mult1~26 ;
wire \D0|Mult1~27 ;
wire \D0|Mult1~29_sumout ;
wire \D0|Mult1~30 ;
wire \D0|Mult1~31 ;
wire \D0|Mult1~33_sumout ;
wire \D0|Mult1~34 ;
wire \D0|Mult1~35 ;
wire \D0|Mult1~37_sumout ;
wire \D0|Mult1~38 ;
wire \D0|Mult1~39 ;
wire \D0|Mult1~41_sumout ;
wire \D0|Mult1~42 ;
wire \D0|Mult1~43 ;
wire \D0|Mult1~45_sumout ;
wire \D0|Mult1~46 ;
wire \D0|Mult1~47 ;
wire \D0|Mult1~49_sumout ;
wire \D0|Mult1~50 ;
wire \D0|Mult1~51 ;
wire \D0|Mult1~53_sumout ;
wire \D0|Mult1~54 ;
wire \D0|Mult1~55 ;
wire \D0|Mult1~1264_sumout ;
wire \D0|Mult1~1265 ;
wire \D0|Mult1~1266 ;
wire \D0|Mult1~1256_sumout ;
wire \D0|Mult1~1257 ;
wire \D0|Mult1~1258 ;
wire \D0|Mult1~1248_sumout ;
wire \D0|Mult1~1249 ;
wire \D0|Mult1~1250 ;
wire \D0|Mult1~1240_sumout ;
wire \D0|Mult1~1241 ;
wire \D0|Mult1~1242 ;
wire \D0|Mult1~1232_sumout ;
wire \D0|Mult1~1233 ;
wire \D0|Mult1~1234 ;
wire \D0|Mult1~1224_sumout ;
wire \D0|Mult1~1225 ;
wire \D0|Mult1~1226 ;
wire \D0|Mult1~1216_sumout ;
wire \D0|Mult1~1217 ;
wire \D0|Mult1~1218 ;
wire \D0|Mult1~1208_sumout ;
wire \D0|Mult1~1209 ;
wire \D0|Mult1~1210 ;
wire \D0|Mult1~1200_sumout ;
wire \D0|Mult1~1201 ;
wire \D0|Mult1~1202 ;
wire \D0|Mult1~1192_sumout ;
wire \D0|Mult1~1193 ;
wire \D0|Mult1~1194 ;
wire \D0|Mult1~1184_sumout ;
wire \D0|Mult1~1185 ;
wire \D0|Mult1~1186 ;
wire \D0|Mult1~1176_sumout ;
wire \D0|Mult1~1177 ;
wire \D0|Mult1~1178 ;
wire \D0|Mult1~1168_sumout ;
wire \D0|Mult1~1169 ;
wire \D0|Mult1~1170 ;
wire \D0|Mult1~1160_sumout ;
wire \D0|Mult1~1161 ;
wire \D0|Mult1~1162 ;
wire \D0|Mult1~811_sumout ;
wire \D0|tempResultRAM_2~5_combout ;
wire \D0|tempResultRAM_2[-18]~2_combout ;
wire \D0|tempResultRAM_2[-18]~3_combout ;
wire \D0|Mult1~1277 ;
wire \D0|Mult1~1272_sumout ;
wire \D0|Mult1~1273 ;
wire \D0|Mult1~1268_sumout ;
wire \D0|Mult1~1269 ;
wire \D0|Mult1~1260_sumout ;
wire \D0|Mult1~1261 ;
wire \D0|Mult1~1252_sumout ;
wire \D0|Mult1~1253 ;
wire \D0|Mult1~1244_sumout ;
wire \D0|Mult1~1245 ;
wire \D0|Mult1~1236_sumout ;
wire \D0|Mult1~1237 ;
wire \D0|Mult1~1228_sumout ;
wire \D0|Mult1~1229 ;
wire \D0|Mult1~1220_sumout ;
wire \D0|Mult1~1221 ;
wire \D0|Mult1~1212_sumout ;
wire \D0|Mult1~1213 ;
wire \D0|Mult1~1204_sumout ;
wire \D0|Mult1~1205 ;
wire \D0|Mult1~1196_sumout ;
wire \D0|Mult1~1197 ;
wire \D0|Mult1~1188_sumout ;
wire \D0|Mult1~1189 ;
wire \D0|Mult1~1180_sumout ;
wire \D0|Mult1~1181 ;
wire \D0|Mult1~1172_sumout ;
wire \D0|Mult1~1173 ;
wire \D0|Mult1~1164_sumout ;
wire \D0|Mult1~1165 ;
wire \D0|Mult1~1156_sumout ;
wire \D0|Mult1~1157 ;
wire \D0|Mult1~57_sumout ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a5 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a8 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a9 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a10 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a15 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \D0|Mult2~494 ;
wire \D0|Mult2~493 ;
wire \D0|Mult2~492 ;
wire \D0|Mult2~491 ;
wire \D0|Mult2~490 ;
wire \D0|Mult2~489 ;
wire \D0|Mult2~488 ;
wire \D0|Mult2~487 ;
wire \D0|Mult2~486 ;
wire \D0|Mult2~485 ;
wire \D0|Mult2~484 ;
wire \D0|Mult2~483 ;
wire \D0|Mult2~482 ;
wire \D0|Mult2~481 ;
wire \D0|Mult2~480 ;
wire \D0|Mult2~479 ;
wire \D0|Mult2~478 ;
wire \D0|Mult2~477_resulta ;
wire \D0|Mult2~1276_sumout ;
wire \D0|tempResultRAM_Output[-14]~0_combout ;
wire \D0|done_Output~0_combout ;
wire \D0|tempResultRAM_Output~4_combout ;
wire \D0|tempResultRAM_Output~1_combout ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a20 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a25 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a30 ;
wire \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a25 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a30 ;
wire \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \D0|Mult2~168 ;
wire \D0|Mult2~853 ;
wire \D0|Mult2~852 ;
wire \D0|Mult2~851 ;
wire \D0|Mult2~850 ;
wire \D0|Mult2~849 ;
wire \D0|Mult2~848 ;
wire \D0|Mult2~847 ;
wire \D0|Mult2~846 ;
wire \D0|Mult2~845 ;
wire \D0|Mult2~844 ;
wire \D0|Mult2~843 ;
wire \D0|Mult2~842 ;
wire \D0|Mult2~841 ;
wire \D0|Mult2~840 ;
wire \D0|Mult2~839 ;
wire \D0|Mult2~167 ;
wire \D0|Mult2~838 ;
wire \D0|Mult2~166 ;
wire \D0|Mult2~165 ;
wire \D0|Mult2~837 ;
wire \D0|Mult2~836 ;
wire \D0|Mult2~164 ;
wire \D0|Mult2~163 ;
wire \D0|Mult2~835 ;
wire \D0|Mult2~834 ;
wire \D0|Mult2~162 ;
wire \D0|Mult2~833 ;
wire \D0|Mult2~161 ;
wire \D0|Mult2~832 ;
wire \D0|Mult2~160 ;
wire \D0|Mult2~831 ;
wire \D0|Mult2~159 ;
wire \D0|Mult2~830 ;
wire \D0|Mult2~158 ;
wire \D0|Mult2~829 ;
wire \D0|Mult2~157 ;
wire \D0|Mult2~828 ;
wire \D0|Mult2~156 ;
wire \D0|Mult2~827 ;
wire \D0|Mult2~155 ;
wire \D0|Mult2~826_resulta ;
wire \D0|Mult2~154 ;
wire \D0|Mult2~512 ;
wire \D0|Mult2~153 ;
wire \D0|Mult2~511 ;
wire \D0|Mult2~152 ;
wire \D0|Mult2~510 ;
wire \D0|Mult2~151 ;
wire \D0|Mult2~150 ;
wire \D0|Mult2~509 ;
wire \D0|Mult2~149 ;
wire \D0|Mult2~508 ;
wire \D0|Mult2~507 ;
wire \D0|Mult2~148 ;
wire \D0|Mult2~147 ;
wire \D0|Mult2~506 ;
wire \D0|Mult2~505 ;
wire \D0|Mult2~146 ;
wire \D0|Mult2~504 ;
wire \D0|Mult2~145 ;
wire \D0|Mult2~144 ;
wire \D0|Mult2~503 ;
wire \D0|Mult2~143 ;
wire \D0|Mult2~502 ;
wire \D0|Mult2~501 ;
wire \D0|Mult2~142 ;
wire \D0|Mult2~500 ;
wire \D0|Mult2~141 ;
wire \D0|Mult2~140 ;
wire \D0|Mult2~499 ;
wire \D0|Mult2~498 ;
wire \D0|Mult2~139 ;
wire \D0|Mult2~497 ;
wire \D0|Mult2~138 ;
wire \D0|Mult2~137 ;
wire \D0|Mult2~496 ;
wire \D0|Mult2~136_resulta ;
wire \D0|Mult2~495 ;
wire \D0|Mult2~1278 ;
wire \D0|Mult2~1274 ;
wire \D0|Mult2~1270 ;
wire \D0|Mult2~1262 ;
wire \D0|Mult2~1254 ;
wire \D0|Mult2~1246 ;
wire \D0|Mult2~1238 ;
wire \D0|Mult2~1230 ;
wire \D0|Mult2~1222 ;
wire \D0|Mult2~1214 ;
wire \D0|Mult2~1206 ;
wire \D0|Mult2~1198 ;
wire \D0|Mult2~1190 ;
wire \D0|Mult2~1182 ;
wire \D0|Mult2~1174 ;
wire \D0|Mult2~1166 ;
wire \D0|Mult2~817 ;
wire \D0|Mult2~30 ;
wire \D0|Mult2~31 ;
wire \D0|Mult2~25_sumout ;
wire \D0|Mult2~26 ;
wire \D0|Mult2~27 ;
wire \D0|Mult2~21_sumout ;
wire \D0|Mult2~22 ;
wire \D0|Mult2~23 ;
wire \D0|Mult2~17_sumout ;
wire \D0|Mult2~18 ;
wire \D0|Mult2~19 ;
wire \D0|Mult2~1_sumout ;
wire \D0|Mult2~2 ;
wire \D0|Mult2~3 ;
wire \D0|Mult2~13_sumout ;
wire \D0|Mult2~14 ;
wire \D0|Mult2~15 ;
wire \D0|Mult2~9_sumout ;
wire \D0|Mult2~10 ;
wire \D0|Mult2~11 ;
wire \D0|Mult2~5_sumout ;
wire \D0|Mult2~6 ;
wire \D0|Mult2~7 ;
wire \D0|Mult2~45_sumout ;
wire \D0|Mult2~46 ;
wire \D0|Mult2~47 ;
wire \D0|Mult2~33_sumout ;
wire \D0|Mult2~34 ;
wire \D0|Mult2~35 ;
wire \D0|Mult2~41_sumout ;
wire \D0|Mult2~42 ;
wire \D0|Mult2~43 ;
wire \D0|Mult2~37_sumout ;
wire \D0|Mult2~38 ;
wire \D0|Mult2~39 ;
wire \D0|Mult2~57_sumout ;
wire \D0|Mult2~58 ;
wire \D0|Mult2~59 ;
wire \D0|Mult2~53_sumout ;
wire \D0|Mult2~54 ;
wire \D0|Mult2~55 ;
wire \D0|Mult2~49_sumout ;
wire \D0|Mult2~50 ;
wire \D0|Mult2~51 ;
wire \D0|Mult2~73_sumout ;
wire \D0|Mult2~74 ;
wire \D0|Mult2~75 ;
wire \D0|Mult2~61_sumout ;
wire \D0|Mult2~62 ;
wire \D0|Mult2~63 ;
wire \D0|Mult2~69_sumout ;
wire \D0|Mult2~70 ;
wire \D0|Mult2~71 ;
wire \D0|Mult2~65_sumout ;
wire \D0|Mult2~66 ;
wire \D0|Mult2~67 ;
wire \D0|Mult2~85_sumout ;
wire \D0|Mult2~86 ;
wire \D0|Mult2~87 ;
wire \D0|Mult2~81_sumout ;
wire \D0|Mult2~82 ;
wire \D0|Mult2~83 ;
wire \D0|Mult2~77_sumout ;
wire \D0|Mult2~78 ;
wire \D0|Mult2~79 ;
wire \D0|Mult2~113_sumout ;
wire \D0|Mult2~114 ;
wire \D0|Mult2~115 ;
wire \D0|Mult2~109_sumout ;
wire \D0|Mult2~110 ;
wire \D0|Mult2~111 ;
wire \D0|Mult2~105_sumout ;
wire \D0|Mult2~106 ;
wire \D0|Mult2~107 ;
wire \D0|Mult2~89_sumout ;
wire \D0|Mult2~90 ;
wire \D0|Mult2~91 ;
wire \D0|Mult2~101_sumout ;
wire \D0|Mult2~102 ;
wire \D0|Mult2~103 ;
wire \D0|Mult2~97_sumout ;
wire \D0|Mult2~98 ;
wire \D0|Mult2~99 ;
wire \D0|Mult2~93_sumout ;
wire \D0|Mult2~94 ;
wire \D0|Mult2~95 ;
wire \D0|Mult2~125_sumout ;
wire \D0|Mult2~126 ;
wire \D0|Mult2~127 ;
wire \D0|Mult2~121_sumout ;
wire \D0|Mult2~122 ;
wire \D0|Mult2~123 ;
wire \D0|Mult2~117_sumout ;
wire \D0|Mult2~118 ;
wire \D0|Mult2~119 ;
wire \D0|Mult2~1264_sumout ;
wire \D0|Mult2~1265 ;
wire \D0|Mult2~1266 ;
wire \D0|Mult2~1256_sumout ;
wire \D0|Mult2~1257 ;
wire \D0|Mult2~1258 ;
wire \D0|Mult2~1248_sumout ;
wire \D0|Mult2~1249 ;
wire \D0|Mult2~1250 ;
wire \D0|Mult2~1240_sumout ;
wire \D0|Mult2~1241 ;
wire \D0|Mult2~1242 ;
wire \D0|Mult2~1232_sumout ;
wire \D0|Mult2~1233 ;
wire \D0|Mult2~1234 ;
wire \D0|Mult2~1224_sumout ;
wire \D0|Mult2~1225 ;
wire \D0|Mult2~1226 ;
wire \D0|Mult2~1216_sumout ;
wire \D0|Mult2~1217 ;
wire \D0|Mult2~1218 ;
wire \D0|Mult2~1208_sumout ;
wire \D0|Mult2~1209 ;
wire \D0|Mult2~1210 ;
wire \D0|Mult2~1200_sumout ;
wire \D0|Mult2~1201 ;
wire \D0|Mult2~1202 ;
wire \D0|Mult2~1192_sumout ;
wire \D0|Mult2~1193 ;
wire \D0|Mult2~1194 ;
wire \D0|Mult2~1184_sumout ;
wire \D0|Mult2~1185 ;
wire \D0|Mult2~1186 ;
wire \D0|Mult2~1176_sumout ;
wire \D0|Mult2~1177 ;
wire \D0|Mult2~1178 ;
wire \D0|Mult2~1168_sumout ;
wire \D0|Mult2~1169 ;
wire \D0|Mult2~1170 ;
wire \D0|Mult2~1160_sumout ;
wire \D0|Mult2~1161 ;
wire \D0|Mult2~1162 ;
wire \D0|Mult2~811_sumout ;
wire \D0|tempResultRAM_Output~5_combout ;
wire \D0|tempResultRAM_Output[-14]~2_combout ;
wire \D0|tempResultRAM_Output[-14]~3_combout ;
wire \D0|Mult2~1277 ;
wire \D0|Mult2~1272_sumout ;
wire \D0|Mult2~1273 ;
wire \D0|Mult2~1268_sumout ;
wire \D0|Mult2~1269 ;
wire \D0|Mult2~1260_sumout ;
wire \D0|Mult2~1261 ;
wire \D0|Mult2~1252_sumout ;
wire \D0|Mult2~1253 ;
wire \D0|Mult2~1244_sumout ;
wire \D0|Mult2~1245 ;
wire \D0|Mult2~1236_sumout ;
wire \D0|Mult2~1237 ;
wire \D0|Mult2~1228_sumout ;
wire \D0|Mult2~1229 ;
wire \D0|Mult2~1220_sumout ;
wire \D0|Mult2~1221 ;
wire \D0|Mult2~1212_sumout ;
wire \D0|Mult2~1213 ;
wire \D0|Mult2~1204_sumout ;
wire \D0|Mult2~1205 ;
wire \D0|Mult2~1196_sumout ;
wire \D0|Mult2~1197 ;
wire \D0|Mult2~1188_sumout ;
wire \D0|Mult2~1189 ;
wire \D0|Mult2~1180_sumout ;
wire \D0|Mult2~1181 ;
wire \D0|Mult2~1172_sumout ;
wire \D0|Mult2~1173 ;
wire \D0|Mult2~1164_sumout ;
wire \D0|Mult2~1165 ;
wire \D0|Mult2~815_sumout ;
wire \D0|Mult2~816 ;
wire \D0|Mult2~29_sumout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21 ;
wire \D0|LessThan0~17_combout ;
wire \D0|LessThan0~16_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18 ;
wire \D0|LessThan0~12_combout ;
wire \D0|LessThan0~14_combout ;
wire \D0|LessThan0~15_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11 ;
wire \D0|LessThan0~5_combout ;
wire \D0|LessThan0~6_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 ;
wire \D0|LessThan0~10_combout ;
wire \D0|LessThan0~9_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \D0|LessThan0~1_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6 ;
wire \D0|LessThan0~0_combout ;
wire \D0|LessThan0~2_combout ;
wire \D0|LessThan0~3_combout ;
wire \D0|LessThan0~4_combout ;
wire \D0|LessThan0~7_combout ;
wire \D0|LessThan0~8_combout ;
wire \D0|LessThan0~11_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28 ;
wire \D0|LessThan0~18_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24 ;
wire \D0|LessThan0~19_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ;
wire \D0|currentMaxVal[8]~feeder_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23 ;
wire \D0|LessThan0~20_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 ;
wire \D0|LessThan0~21_combout ;
wire \D0|LessThan0~22_combout ;
wire \D0|LessThan0~13_combout ;
wire \D0|LessThan0~23_combout ;
wire \D0|LessThan0~25_combout ;
wire \D0|LessThan0~26_combout ;
wire \D0|LessThan0~24_combout ;
wire \D0|LessThan0~27_combout ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30 ;
wire \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29 ;
wire \D0|maxAddress~1_combout ;
wire \D0|maxAddress~2_combout ;
wire \D0|currentMaxVal~2_combout ;
wire \D0|LessThan0~29_combout ;
wire \D0|LessThan0~28_combout ;
wire \D0|currentMaxVal[5]~1_combout ;
wire \D0|resultingNumber~0_combout ;
wire \D0|resultingNumber[1]~4_combout ;
wire \D0|resultingNumber[0]~5_combout ;
wire \D0|resultingNumber[0]~6_combout ;
wire \D0|resultingNumber~7_combout ;
wire \D0|resultingNumber~8_combout ;
wire \D0|resultingNumber[1]~9_combout ;
wire \D0|resultingNumber~10_combout ;
wire \D0|resultingNumber~11_combout ;
wire \D0|resultingNumber~12_combout ;
wire \D0|resultingNumber~13_combout ;
wire \D0|resultingNumber~14_combout ;
wire \D0|resultingNumber~15_combout ;
wire \D0|resultingNumber~16_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|writeEn~0_combout ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \D0|drawPulse~1_combout ;
wire \D0|drawPulse~0_combout ;
wire \D0|drawPulse~2_combout ;
wire \D0|drawPulse~q ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|controller|yCounter[8]~DUPLICATE_q ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \D0|drawingColor[20]~0_combout ;
wire \D0|Add8~1_sumout ;
wire \D0|SelectImageRAM_address[0]~0_combout ;
wire \D0|Add8~2 ;
wire \D0|Add8~5_sumout ;
wire \D0|Add8~6 ;
wire \D0|Add8~9_sumout ;
wire \D0|Add8~10 ;
wire \D0|Add8~13_sumout ;
wire \D0|Add8~14 ;
wire \D0|Add8~17_sumout ;
wire \D0|Add8~18 ;
wire \D0|Add8~21_sumout ;
wire \D0|Add8~22 ;
wire \D0|Add8~25_sumout ;
wire \D0|Add8~26 ;
wire \D0|Add8~29_sumout ;
wire \D0|Add8~30 ;
wire \D0|Add8~33_sumout ;
wire \D0|Add8~34 ;
wire \D0|Add8~37_sumout ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a0 ;
wire \imgRAM|outputData[-8]~_Duplicate_2_q ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a0 ;
wire \D0|drawingColor[20]~2_combout ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0 ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0 ;
wire \D0|drawingColor[16]~1_combout ;
wire \D0|drawingColor[16]~3_combout ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0 ;
wire \D0|drawingColor[16]~4_combout ;
wire \D0|drawingColor[16]~5_combout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 ;
wire \imgRAM|outputData[-7]~_Duplicate_2_q ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \D0|drawingColor[17]~6_combout ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1 ;
wire \D0|drawingColor[17]~7_combout ;
wire \D0|drawingColor[17]~8_combout ;
wire \D0|drawingColor[17]~9_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a65 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1_combout ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2 ;
wire \D0|drawingColor[18]~10_combout ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a2 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a2 ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2 ;
wire \D0|drawingColor[18]~11_combout ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a2 ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2 ;
wire \D0|drawingColor[18]~12_combout ;
wire \imgRAM|outputData[-6]~_Duplicate_2_q ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a2 ;
wire \D0|drawingColor[18]~13_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3 ;
wire \D0|drawingColor[19]~14_combout ;
wire \D0|drawingColor[19]~15_combout ;
wire \D0|drawingColor[19]~16_combout ;
wire \imgRAM|outputData[-5]~_Duplicate_2_q ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a3 ;
wire \D0|drawingColor[19]~17_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a67 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3_combout ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4 ;
wire \D0|drawingColor[20]~18_combout ;
wire \D0|drawingColor[20]~19_combout ;
wire \D0|drawingColor[20]~20_combout ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a4 ;
wire \imgRAM|outputData[-4]~_Duplicate_2_q ;
wire \D0|drawingColor[20]~21_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a5 ;
wire \imgRAM|outputData[-3]~_Duplicate_2_q ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5 ;
wire \D0|drawingColor[21]~22_combout ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a5 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5 ;
wire \D0|drawingColor[21]~23_combout ;
wire \D0|drawingColor[21]~24_combout ;
wire \D0|drawingColor[21]~25_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a69 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5_combout ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6 ;
wire \imgRAM|outputData[-2]~_Duplicate_2_q ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6 ;
wire \D0|drawingColor[22]~26_combout ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6 ;
wire \D0|drawingColor[22]~27_combout ;
wire \D0|drawingColor[22]~28_combout ;
wire \D0|drawingColor[22]~29_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ;
wire \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7 ;
wire \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \D0|drawingColor[23]~30_combout ;
wire \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7 ;
wire \D0|drawingColor[23]~31_combout ;
wire \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7 ;
wire \D0|drawingColor[23]~32_combout ;
wire \imgRAM|outputData[-1]~_Duplicate_2_q ;
wire \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7 ;
wire \D0|drawingColor[23]~33_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a71 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a57 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a59 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a61 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a63 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a49 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a51 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a53 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a55 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23_combout ;
wire \C0|WideOr3~combout ;
wire \D0|completeCalculation~0_combout ;
wire \C0|WideOr0~combout ;
wire \C0|WideOr2~combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire [9:0] \D0|resultingNumber ;
wire [23:0] \i2cprog_0|u0|i2c_data ;
wire [23:0] \i2cprog_0|SD ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w ;
wire [17:0] \img|cam_0|vid_address ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \D0|maxAddress ;
wire [3:0] \i2cprog_0|u0|mstep ;
wire [6:0] \i2cprog_0|SD_COUNTER ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w ;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] \D0|position_x ;
wire [6:0] \D0|position_y ;
wire [8:0] \D0|layerOutput_weight_address ;
wire [14:-17] \D0|currentMaxVal ;
wire [9:0] \D0|SelectImageRAM_address ;
wire [15:0] \D0|layer1_weight_address ;
wire [3:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w ;
wire [10:0] \D0|layer2_weight_address ;
wire [2:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a ;
wire [29:-34] \D0|tempResultRAM_Output ;
wire [9:0] \img|imageRAM_addressB ;
wire [9:0] \D0|imageRAM_address ;
wire [15:0] \i2cprog_0|u0|LUT_data ;
wire [17:0] \img|cam_0|timer1 ;
wire [10:0] \img|cam_0|horizontal ;
wire [8:0] \img|r_county ;
wire [9:0] \img|r_countx ;
wire [15:0] \i2cprog_0|mi2c_clk_div ;
wire [29:-34] \D0|tempResultRAM_2 ;
wire [29:-34] \D0|tempResultRAM_1 ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \D0|layerOutput_result_address ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode651w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode643w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode630w ;
wire [5:0] \i2cprog_0|u0|LUT_index ;
wire [2:0] \img|cam_0|timer2 ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w ;
wire [4:0] waitTimer;
wire [4:0] \D0|layer2_result_address ;
wire [14:-17] \img|imgRAM_dataInB ;
wire [3:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w ;
wire [5:0] \D0|layer1_result_address ;
wire [15:0] \img|cam_0|address_cam ;
wire [23:0] \img|cam_0|data_caml ;
wire [23:0] \img|cam_0|data_camh ;
wire [4:0] \img|waitTimer ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [9:0] \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [39:0] \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [63:0] \D0|Mult2~136_RESULTA_bus ;
wire [63:0] \D0|Mult2~477_RESULTA_bus ;
wire [63:0] \D0|Mult2~826_RESULTA_bus ;
wire [19:0] \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [39:0] \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \D0|Mult1~136_RESULTA_bus ;
wire [63:0] \D0|Mult1~477_RESULTA_bus ;
wire [63:0] \D0|Mult1~822_RESULTA_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [4:0] \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [39:0] \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \D0|Mult0~136_RESULTA_bus ;
wire [63:0] \D0|Mult0~477_RESULTA_bus ;
wire [63:0] \D0|Mult0~822_RESULTA_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [9:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [9:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [9:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [9:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [9:0] \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [9:0] \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a65  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a67  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a69  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a71  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a57  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a59  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a61  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a63  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a49  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a51  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a53  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a55  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a0  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];

assign \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a7  = \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];

assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31  = \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a10  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a11  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a12  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a13  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a14  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a15  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a16  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a18  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a19  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [9];

assign \D0|Mult2~136_resulta  = \D0|Mult2~136_RESULTA_bus [0];
assign \D0|Mult2~137  = \D0|Mult2~136_RESULTA_bus [1];
assign \D0|Mult2~138  = \D0|Mult2~136_RESULTA_bus [2];
assign \D0|Mult2~139  = \D0|Mult2~136_RESULTA_bus [3];
assign \D0|Mult2~140  = \D0|Mult2~136_RESULTA_bus [4];
assign \D0|Mult2~141  = \D0|Mult2~136_RESULTA_bus [5];
assign \D0|Mult2~142  = \D0|Mult2~136_RESULTA_bus [6];
assign \D0|Mult2~143  = \D0|Mult2~136_RESULTA_bus [7];
assign \D0|Mult2~144  = \D0|Mult2~136_RESULTA_bus [8];
assign \D0|Mult2~145  = \D0|Mult2~136_RESULTA_bus [9];
assign \D0|Mult2~146  = \D0|Mult2~136_RESULTA_bus [10];
assign \D0|Mult2~147  = \D0|Mult2~136_RESULTA_bus [11];
assign \D0|Mult2~148  = \D0|Mult2~136_RESULTA_bus [12];
assign \D0|Mult2~149  = \D0|Mult2~136_RESULTA_bus [13];
assign \D0|Mult2~150  = \D0|Mult2~136_RESULTA_bus [14];
assign \D0|Mult2~151  = \D0|Mult2~136_RESULTA_bus [15];
assign \D0|Mult2~152  = \D0|Mult2~136_RESULTA_bus [16];
assign \D0|Mult2~153  = \D0|Mult2~136_RESULTA_bus [17];
assign \D0|Mult2~154  = \D0|Mult2~136_RESULTA_bus [18];
assign \D0|Mult2~155  = \D0|Mult2~136_RESULTA_bus [19];
assign \D0|Mult2~156  = \D0|Mult2~136_RESULTA_bus [20];
assign \D0|Mult2~157  = \D0|Mult2~136_RESULTA_bus [21];
assign \D0|Mult2~158  = \D0|Mult2~136_RESULTA_bus [22];
assign \D0|Mult2~159  = \D0|Mult2~136_RESULTA_bus [23];
assign \D0|Mult2~160  = \D0|Mult2~136_RESULTA_bus [24];
assign \D0|Mult2~161  = \D0|Mult2~136_RESULTA_bus [25];
assign \D0|Mult2~162  = \D0|Mult2~136_RESULTA_bus [26];
assign \D0|Mult2~163  = \D0|Mult2~136_RESULTA_bus [27];
assign \D0|Mult2~164  = \D0|Mult2~136_RESULTA_bus [28];
assign \D0|Mult2~165  = \D0|Mult2~136_RESULTA_bus [29];
assign \D0|Mult2~166  = \D0|Mult2~136_RESULTA_bus [30];
assign \D0|Mult2~167  = \D0|Mult2~136_RESULTA_bus [31];
assign \D0|Mult2~168  = \D0|Mult2~136_RESULTA_bus [32];
assign \D0|Mult2~169  = \D0|Mult2~136_RESULTA_bus [33];
assign \D0|Mult2~170  = \D0|Mult2~136_RESULTA_bus [34];
assign \D0|Mult2~171  = \D0|Mult2~136_RESULTA_bus [35];
assign \D0|Mult2~172  = \D0|Mult2~136_RESULTA_bus [36];
assign \D0|Mult2~173  = \D0|Mult2~136_RESULTA_bus [37];
assign \D0|Mult2~174  = \D0|Mult2~136_RESULTA_bus [38];
assign \D0|Mult2~175  = \D0|Mult2~136_RESULTA_bus [39];
assign \D0|Mult2~176  = \D0|Mult2~136_RESULTA_bus [40];
assign \D0|Mult2~177  = \D0|Mult2~136_RESULTA_bus [41];
assign \D0|Mult2~178  = \D0|Mult2~136_RESULTA_bus [42];
assign \D0|Mult2~179  = \D0|Mult2~136_RESULTA_bus [43];
assign \D0|Mult2~180  = \D0|Mult2~136_RESULTA_bus [44];
assign \D0|Mult2~181  = \D0|Mult2~136_RESULTA_bus [45];
assign \D0|Mult2~182  = \D0|Mult2~136_RESULTA_bus [46];
assign \D0|Mult2~183  = \D0|Mult2~136_RESULTA_bus [47];
assign \D0|Mult2~184  = \D0|Mult2~136_RESULTA_bus [48];
assign \D0|Mult2~185  = \D0|Mult2~136_RESULTA_bus [49];
assign \D0|Mult2~186  = \D0|Mult2~136_RESULTA_bus [50];
assign \D0|Mult2~187  = \D0|Mult2~136_RESULTA_bus [51];
assign \D0|Mult2~188  = \D0|Mult2~136_RESULTA_bus [52];
assign \D0|Mult2~189  = \D0|Mult2~136_RESULTA_bus [53];
assign \D0|Mult2~190  = \D0|Mult2~136_RESULTA_bus [54];
assign \D0|Mult2~191  = \D0|Mult2~136_RESULTA_bus [55];
assign \D0|Mult2~192  = \D0|Mult2~136_RESULTA_bus [56];
assign \D0|Mult2~193  = \D0|Mult2~136_RESULTA_bus [57];
assign \D0|Mult2~194  = \D0|Mult2~136_RESULTA_bus [58];
assign \D0|Mult2~195  = \D0|Mult2~136_RESULTA_bus [59];
assign \D0|Mult2~196  = \D0|Mult2~136_RESULTA_bus [60];
assign \D0|Mult2~197  = \D0|Mult2~136_RESULTA_bus [61];
assign \D0|Mult2~198  = \D0|Mult2~136_RESULTA_bus [62];
assign \D0|Mult2~199  = \D0|Mult2~136_RESULTA_bus [63];

assign \D0|Mult2~477_resulta  = \D0|Mult2~477_RESULTA_bus [0];
assign \D0|Mult2~478  = \D0|Mult2~477_RESULTA_bus [1];
assign \D0|Mult2~479  = \D0|Mult2~477_RESULTA_bus [2];
assign \D0|Mult2~480  = \D0|Mult2~477_RESULTA_bus [3];
assign \D0|Mult2~481  = \D0|Mult2~477_RESULTA_bus [4];
assign \D0|Mult2~482  = \D0|Mult2~477_RESULTA_bus [5];
assign \D0|Mult2~483  = \D0|Mult2~477_RESULTA_bus [6];
assign \D0|Mult2~484  = \D0|Mult2~477_RESULTA_bus [7];
assign \D0|Mult2~485  = \D0|Mult2~477_RESULTA_bus [8];
assign \D0|Mult2~486  = \D0|Mult2~477_RESULTA_bus [9];
assign \D0|Mult2~487  = \D0|Mult2~477_RESULTA_bus [10];
assign \D0|Mult2~488  = \D0|Mult2~477_RESULTA_bus [11];
assign \D0|Mult2~489  = \D0|Mult2~477_RESULTA_bus [12];
assign \D0|Mult2~490  = \D0|Mult2~477_RESULTA_bus [13];
assign \D0|Mult2~491  = \D0|Mult2~477_RESULTA_bus [14];
assign \D0|Mult2~492  = \D0|Mult2~477_RESULTA_bus [15];
assign \D0|Mult2~493  = \D0|Mult2~477_RESULTA_bus [16];
assign \D0|Mult2~494  = \D0|Mult2~477_RESULTA_bus [17];
assign \D0|Mult2~495  = \D0|Mult2~477_RESULTA_bus [18];
assign \D0|Mult2~496  = \D0|Mult2~477_RESULTA_bus [19];
assign \D0|Mult2~497  = \D0|Mult2~477_RESULTA_bus [20];
assign \D0|Mult2~498  = \D0|Mult2~477_RESULTA_bus [21];
assign \D0|Mult2~499  = \D0|Mult2~477_RESULTA_bus [22];
assign \D0|Mult2~500  = \D0|Mult2~477_RESULTA_bus [23];
assign \D0|Mult2~501  = \D0|Mult2~477_RESULTA_bus [24];
assign \D0|Mult2~502  = \D0|Mult2~477_RESULTA_bus [25];
assign \D0|Mult2~503  = \D0|Mult2~477_RESULTA_bus [26];
assign \D0|Mult2~504  = \D0|Mult2~477_RESULTA_bus [27];
assign \D0|Mult2~505  = \D0|Mult2~477_RESULTA_bus [28];
assign \D0|Mult2~506  = \D0|Mult2~477_RESULTA_bus [29];
assign \D0|Mult2~507  = \D0|Mult2~477_RESULTA_bus [30];
assign \D0|Mult2~508  = \D0|Mult2~477_RESULTA_bus [31];
assign \D0|Mult2~509  = \D0|Mult2~477_RESULTA_bus [32];
assign \D0|Mult2~510  = \D0|Mult2~477_RESULTA_bus [33];
assign \D0|Mult2~511  = \D0|Mult2~477_RESULTA_bus [34];
assign \D0|Mult2~512  = \D0|Mult2~477_RESULTA_bus [35];
assign \D0|Mult2~513  = \D0|Mult2~477_RESULTA_bus [36];
assign \D0|Mult2~514  = \D0|Mult2~477_RESULTA_bus [37];
assign \D0|Mult2~515  = \D0|Mult2~477_RESULTA_bus [38];
assign \D0|Mult2~516  = \D0|Mult2~477_RESULTA_bus [39];
assign \D0|Mult2~517  = \D0|Mult2~477_RESULTA_bus [40];
assign \D0|Mult2~518  = \D0|Mult2~477_RESULTA_bus [41];
assign \D0|Mult2~519  = \D0|Mult2~477_RESULTA_bus [42];
assign \D0|Mult2~520  = \D0|Mult2~477_RESULTA_bus [43];
assign \D0|Mult2~521  = \D0|Mult2~477_RESULTA_bus [44];
assign \D0|Mult2~522  = \D0|Mult2~477_RESULTA_bus [45];
assign \D0|Mult2~523  = \D0|Mult2~477_RESULTA_bus [46];
assign \D0|Mult2~524  = \D0|Mult2~477_RESULTA_bus [47];
assign \D0|Mult2~525  = \D0|Mult2~477_RESULTA_bus [48];
assign \D0|Mult2~526  = \D0|Mult2~477_RESULTA_bus [49];
assign \D0|Mult2~527  = \D0|Mult2~477_RESULTA_bus [50];
assign \D0|Mult2~528  = \D0|Mult2~477_RESULTA_bus [51];
assign \D0|Mult2~529  = \D0|Mult2~477_RESULTA_bus [52];
assign \D0|Mult2~530  = \D0|Mult2~477_RESULTA_bus [53];
assign \D0|Mult2~531  = \D0|Mult2~477_RESULTA_bus [54];
assign \D0|Mult2~532  = \D0|Mult2~477_RESULTA_bus [55];
assign \D0|Mult2~533  = \D0|Mult2~477_RESULTA_bus [56];
assign \D0|Mult2~534  = \D0|Mult2~477_RESULTA_bus [57];
assign \D0|Mult2~535  = \D0|Mult2~477_RESULTA_bus [58];
assign \D0|Mult2~536  = \D0|Mult2~477_RESULTA_bus [59];
assign \D0|Mult2~537  = \D0|Mult2~477_RESULTA_bus [60];
assign \D0|Mult2~538  = \D0|Mult2~477_RESULTA_bus [61];
assign \D0|Mult2~539  = \D0|Mult2~477_RESULTA_bus [62];
assign \D0|Mult2~540  = \D0|Mult2~477_RESULTA_bus [63];

assign \D0|Mult2~826_resulta  = \D0|Mult2~826_RESULTA_bus [0];
assign \D0|Mult2~827  = \D0|Mult2~826_RESULTA_bus [1];
assign \D0|Mult2~828  = \D0|Mult2~826_RESULTA_bus [2];
assign \D0|Mult2~829  = \D0|Mult2~826_RESULTA_bus [3];
assign \D0|Mult2~830  = \D0|Mult2~826_RESULTA_bus [4];
assign \D0|Mult2~831  = \D0|Mult2~826_RESULTA_bus [5];
assign \D0|Mult2~832  = \D0|Mult2~826_RESULTA_bus [6];
assign \D0|Mult2~833  = \D0|Mult2~826_RESULTA_bus [7];
assign \D0|Mult2~834  = \D0|Mult2~826_RESULTA_bus [8];
assign \D0|Mult2~835  = \D0|Mult2~826_RESULTA_bus [9];
assign \D0|Mult2~836  = \D0|Mult2~826_RESULTA_bus [10];
assign \D0|Mult2~837  = \D0|Mult2~826_RESULTA_bus [11];
assign \D0|Mult2~838  = \D0|Mult2~826_RESULTA_bus [12];
assign \D0|Mult2~839  = \D0|Mult2~826_RESULTA_bus [13];
assign \D0|Mult2~840  = \D0|Mult2~826_RESULTA_bus [14];
assign \D0|Mult2~841  = \D0|Mult2~826_RESULTA_bus [15];
assign \D0|Mult2~842  = \D0|Mult2~826_RESULTA_bus [16];
assign \D0|Mult2~843  = \D0|Mult2~826_RESULTA_bus [17];
assign \D0|Mult2~844  = \D0|Mult2~826_RESULTA_bus [18];
assign \D0|Mult2~845  = \D0|Mult2~826_RESULTA_bus [19];
assign \D0|Mult2~846  = \D0|Mult2~826_RESULTA_bus [20];
assign \D0|Mult2~847  = \D0|Mult2~826_RESULTA_bus [21];
assign \D0|Mult2~848  = \D0|Mult2~826_RESULTA_bus [22];
assign \D0|Mult2~849  = \D0|Mult2~826_RESULTA_bus [23];
assign \D0|Mult2~850  = \D0|Mult2~826_RESULTA_bus [24];
assign \D0|Mult2~851  = \D0|Mult2~826_RESULTA_bus [25];
assign \D0|Mult2~852  = \D0|Mult2~826_RESULTA_bus [26];
assign \D0|Mult2~853  = \D0|Mult2~826_RESULTA_bus [27];
assign \D0|Mult2~854  = \D0|Mult2~826_RESULTA_bus [28];
assign \D0|Mult2~855  = \D0|Mult2~826_RESULTA_bus [29];
assign \D0|Mult2~856  = \D0|Mult2~826_RESULTA_bus [30];
assign \D0|Mult2~857  = \D0|Mult2~826_RESULTA_bus [31];
assign \D0|Mult2~858  = \D0|Mult2~826_RESULTA_bus [32];
assign \D0|Mult2~859  = \D0|Mult2~826_RESULTA_bus [33];
assign \D0|Mult2~860  = \D0|Mult2~826_RESULTA_bus [34];
assign \D0|Mult2~861  = \D0|Mult2~826_RESULTA_bus [35];
assign \D0|Mult2~862  = \D0|Mult2~826_RESULTA_bus [36];
assign \D0|Mult2~863  = \D0|Mult2~826_RESULTA_bus [37];
assign \D0|Mult2~864  = \D0|Mult2~826_RESULTA_bus [38];
assign \D0|Mult2~865  = \D0|Mult2~826_RESULTA_bus [39];
assign \D0|Mult2~866  = \D0|Mult2~826_RESULTA_bus [40];
assign \D0|Mult2~867  = \D0|Mult2~826_RESULTA_bus [41];
assign \D0|Mult2~868  = \D0|Mult2~826_RESULTA_bus [42];
assign \D0|Mult2~869  = \D0|Mult2~826_RESULTA_bus [43];
assign \D0|Mult2~870  = \D0|Mult2~826_RESULTA_bus [44];
assign \D0|Mult2~871  = \D0|Mult2~826_RESULTA_bus [45];
assign \D0|Mult2~872  = \D0|Mult2~826_RESULTA_bus [46];
assign \D0|Mult2~873  = \D0|Mult2~826_RESULTA_bus [47];
assign \D0|Mult2~874  = \D0|Mult2~826_RESULTA_bus [48];
assign \D0|Mult2~875  = \D0|Mult2~826_RESULTA_bus [49];
assign \D0|Mult2~876  = \D0|Mult2~826_RESULTA_bus [50];
assign \D0|Mult2~877  = \D0|Mult2~826_RESULTA_bus [51];
assign \D0|Mult2~878  = \D0|Mult2~826_RESULTA_bus [52];
assign \D0|Mult2~879  = \D0|Mult2~826_RESULTA_bus [53];
assign \D0|Mult2~880  = \D0|Mult2~826_RESULTA_bus [54];
assign \D0|Mult2~881  = \D0|Mult2~826_RESULTA_bus [55];
assign \D0|Mult2~882  = \D0|Mult2~826_RESULTA_bus [56];
assign \D0|Mult2~883  = \D0|Mult2~826_RESULTA_bus [57];
assign \D0|Mult2~884  = \D0|Mult2~826_RESULTA_bus [58];
assign \D0|Mult2~885  = \D0|Mult2~826_RESULTA_bus [59];
assign \D0|Mult2~886  = \D0|Mult2~826_RESULTA_bus [60];
assign \D0|Mult2~887  = \D0|Mult2~826_RESULTA_bus [61];
assign \D0|Mult2~888  = \D0|Mult2~826_RESULTA_bus [62];
assign \D0|Mult2~889  = \D0|Mult2~826_RESULTA_bus [63];

assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a1  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a2  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a3  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a4  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a5  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a6  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a7  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a8  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a9  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a10  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a11  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a12  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a13  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a14  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a15  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a16  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a17  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a18  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a19  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a21  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a22  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a23  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a24  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [4];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a25  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [5];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a26  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [6];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a27  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [7];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a28  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [8];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a29  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [9];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a30  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [10];
assign \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31  = \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [11];

assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a1  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a2  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a3  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a4  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a5  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a6  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a7  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a8  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a9  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a10  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a11  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a12  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a13  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a14  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a15  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a16  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a17  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a18  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a19  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a20  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a21  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a22  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a23  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a24  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a25  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a26  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a27  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a28  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a29  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a30  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31  = \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \D0|Mult1~136_resulta  = \D0|Mult1~136_RESULTA_bus [0];
assign \D0|Mult1~137  = \D0|Mult1~136_RESULTA_bus [1];
assign \D0|Mult1~138  = \D0|Mult1~136_RESULTA_bus [2];
assign \D0|Mult1~139  = \D0|Mult1~136_RESULTA_bus [3];
assign \D0|Mult1~140  = \D0|Mult1~136_RESULTA_bus [4];
assign \D0|Mult1~141  = \D0|Mult1~136_RESULTA_bus [5];
assign \D0|Mult1~142  = \D0|Mult1~136_RESULTA_bus [6];
assign \D0|Mult1~143  = \D0|Mult1~136_RESULTA_bus [7];
assign \D0|Mult1~144  = \D0|Mult1~136_RESULTA_bus [8];
assign \D0|Mult1~145  = \D0|Mult1~136_RESULTA_bus [9];
assign \D0|Mult1~146  = \D0|Mult1~136_RESULTA_bus [10];
assign \D0|Mult1~147  = \D0|Mult1~136_RESULTA_bus [11];
assign \D0|Mult1~148  = \D0|Mult1~136_RESULTA_bus [12];
assign \D0|Mult1~149  = \D0|Mult1~136_RESULTA_bus [13];
assign \D0|Mult1~150  = \D0|Mult1~136_RESULTA_bus [14];
assign \D0|Mult1~151  = \D0|Mult1~136_RESULTA_bus [15];
assign \D0|Mult1~152  = \D0|Mult1~136_RESULTA_bus [16];
assign \D0|Mult1~153  = \D0|Mult1~136_RESULTA_bus [17];
assign \D0|Mult1~154  = \D0|Mult1~136_RESULTA_bus [18];
assign \D0|Mult1~155  = \D0|Mult1~136_RESULTA_bus [19];
assign \D0|Mult1~156  = \D0|Mult1~136_RESULTA_bus [20];
assign \D0|Mult1~157  = \D0|Mult1~136_RESULTA_bus [21];
assign \D0|Mult1~158  = \D0|Mult1~136_RESULTA_bus [22];
assign \D0|Mult1~159  = \D0|Mult1~136_RESULTA_bus [23];
assign \D0|Mult1~160  = \D0|Mult1~136_RESULTA_bus [24];
assign \D0|Mult1~161  = \D0|Mult1~136_RESULTA_bus [25];
assign \D0|Mult1~162  = \D0|Mult1~136_RESULTA_bus [26];
assign \D0|Mult1~163  = \D0|Mult1~136_RESULTA_bus [27];
assign \D0|Mult1~164  = \D0|Mult1~136_RESULTA_bus [28];
assign \D0|Mult1~165  = \D0|Mult1~136_RESULTA_bus [29];
assign \D0|Mult1~166  = \D0|Mult1~136_RESULTA_bus [30];
assign \D0|Mult1~167  = \D0|Mult1~136_RESULTA_bus [31];
assign \D0|Mult1~168  = \D0|Mult1~136_RESULTA_bus [32];
assign \D0|Mult1~169  = \D0|Mult1~136_RESULTA_bus [33];
assign \D0|Mult1~170  = \D0|Mult1~136_RESULTA_bus [34];
assign \D0|Mult1~171  = \D0|Mult1~136_RESULTA_bus [35];
assign \D0|Mult1~172  = \D0|Mult1~136_RESULTA_bus [36];
assign \D0|Mult1~173  = \D0|Mult1~136_RESULTA_bus [37];
assign \D0|Mult1~174  = \D0|Mult1~136_RESULTA_bus [38];
assign \D0|Mult1~175  = \D0|Mult1~136_RESULTA_bus [39];
assign \D0|Mult1~176  = \D0|Mult1~136_RESULTA_bus [40];
assign \D0|Mult1~177  = \D0|Mult1~136_RESULTA_bus [41];
assign \D0|Mult1~178  = \D0|Mult1~136_RESULTA_bus [42];
assign \D0|Mult1~179  = \D0|Mult1~136_RESULTA_bus [43];
assign \D0|Mult1~180  = \D0|Mult1~136_RESULTA_bus [44];
assign \D0|Mult1~181  = \D0|Mult1~136_RESULTA_bus [45];
assign \D0|Mult1~182  = \D0|Mult1~136_RESULTA_bus [46];
assign \D0|Mult1~183  = \D0|Mult1~136_RESULTA_bus [47];
assign \D0|Mult1~184  = \D0|Mult1~136_RESULTA_bus [48];
assign \D0|Mult1~185  = \D0|Mult1~136_RESULTA_bus [49];
assign \D0|Mult1~186  = \D0|Mult1~136_RESULTA_bus [50];
assign \D0|Mult1~187  = \D0|Mult1~136_RESULTA_bus [51];
assign \D0|Mult1~188  = \D0|Mult1~136_RESULTA_bus [52];
assign \D0|Mult1~189  = \D0|Mult1~136_RESULTA_bus [53];
assign \D0|Mult1~190  = \D0|Mult1~136_RESULTA_bus [54];
assign \D0|Mult1~191  = \D0|Mult1~136_RESULTA_bus [55];
assign \D0|Mult1~192  = \D0|Mult1~136_RESULTA_bus [56];
assign \D0|Mult1~193  = \D0|Mult1~136_RESULTA_bus [57];
assign \D0|Mult1~194  = \D0|Mult1~136_RESULTA_bus [58];
assign \D0|Mult1~195  = \D0|Mult1~136_RESULTA_bus [59];
assign \D0|Mult1~196  = \D0|Mult1~136_RESULTA_bus [60];
assign \D0|Mult1~197  = \D0|Mult1~136_RESULTA_bus [61];
assign \D0|Mult1~198  = \D0|Mult1~136_RESULTA_bus [62];
assign \D0|Mult1~199  = \D0|Mult1~136_RESULTA_bus [63];

assign \D0|Mult1~477_resulta  = \D0|Mult1~477_RESULTA_bus [0];
assign \D0|Mult1~478  = \D0|Mult1~477_RESULTA_bus [1];
assign \D0|Mult1~479  = \D0|Mult1~477_RESULTA_bus [2];
assign \D0|Mult1~480  = \D0|Mult1~477_RESULTA_bus [3];
assign \D0|Mult1~481  = \D0|Mult1~477_RESULTA_bus [4];
assign \D0|Mult1~482  = \D0|Mult1~477_RESULTA_bus [5];
assign \D0|Mult1~483  = \D0|Mult1~477_RESULTA_bus [6];
assign \D0|Mult1~484  = \D0|Mult1~477_RESULTA_bus [7];
assign \D0|Mult1~485  = \D0|Mult1~477_RESULTA_bus [8];
assign \D0|Mult1~486  = \D0|Mult1~477_RESULTA_bus [9];
assign \D0|Mult1~487  = \D0|Mult1~477_RESULTA_bus [10];
assign \D0|Mult1~488  = \D0|Mult1~477_RESULTA_bus [11];
assign \D0|Mult1~489  = \D0|Mult1~477_RESULTA_bus [12];
assign \D0|Mult1~490  = \D0|Mult1~477_RESULTA_bus [13];
assign \D0|Mult1~491  = \D0|Mult1~477_RESULTA_bus [14];
assign \D0|Mult1~492  = \D0|Mult1~477_RESULTA_bus [15];
assign \D0|Mult1~493  = \D0|Mult1~477_RESULTA_bus [16];
assign \D0|Mult1~494  = \D0|Mult1~477_RESULTA_bus [17];
assign \D0|Mult1~495  = \D0|Mult1~477_RESULTA_bus [18];
assign \D0|Mult1~496  = \D0|Mult1~477_RESULTA_bus [19];
assign \D0|Mult1~497  = \D0|Mult1~477_RESULTA_bus [20];
assign \D0|Mult1~498  = \D0|Mult1~477_RESULTA_bus [21];
assign \D0|Mult1~499  = \D0|Mult1~477_RESULTA_bus [22];
assign \D0|Mult1~500  = \D0|Mult1~477_RESULTA_bus [23];
assign \D0|Mult1~501  = \D0|Mult1~477_RESULTA_bus [24];
assign \D0|Mult1~502  = \D0|Mult1~477_RESULTA_bus [25];
assign \D0|Mult1~503  = \D0|Mult1~477_RESULTA_bus [26];
assign \D0|Mult1~504  = \D0|Mult1~477_RESULTA_bus [27];
assign \D0|Mult1~505  = \D0|Mult1~477_RESULTA_bus [28];
assign \D0|Mult1~506  = \D0|Mult1~477_RESULTA_bus [29];
assign \D0|Mult1~507  = \D0|Mult1~477_RESULTA_bus [30];
assign \D0|Mult1~508  = \D0|Mult1~477_RESULTA_bus [31];
assign \D0|Mult1~509  = \D0|Mult1~477_RESULTA_bus [32];
assign \D0|Mult1~510  = \D0|Mult1~477_RESULTA_bus [33];
assign \D0|Mult1~511  = \D0|Mult1~477_RESULTA_bus [34];
assign \D0|Mult1~512  = \D0|Mult1~477_RESULTA_bus [35];
assign \D0|Mult1~513  = \D0|Mult1~477_RESULTA_bus [36];
assign \D0|Mult1~514  = \D0|Mult1~477_RESULTA_bus [37];
assign \D0|Mult1~515  = \D0|Mult1~477_RESULTA_bus [38];
assign \D0|Mult1~516  = \D0|Mult1~477_RESULTA_bus [39];
assign \D0|Mult1~517  = \D0|Mult1~477_RESULTA_bus [40];
assign \D0|Mult1~518  = \D0|Mult1~477_RESULTA_bus [41];
assign \D0|Mult1~519  = \D0|Mult1~477_RESULTA_bus [42];
assign \D0|Mult1~520  = \D0|Mult1~477_RESULTA_bus [43];
assign \D0|Mult1~521  = \D0|Mult1~477_RESULTA_bus [44];
assign \D0|Mult1~522  = \D0|Mult1~477_RESULTA_bus [45];
assign \D0|Mult1~523  = \D0|Mult1~477_RESULTA_bus [46];
assign \D0|Mult1~524  = \D0|Mult1~477_RESULTA_bus [47];
assign \D0|Mult1~525  = \D0|Mult1~477_RESULTA_bus [48];
assign \D0|Mult1~526  = \D0|Mult1~477_RESULTA_bus [49];
assign \D0|Mult1~527  = \D0|Mult1~477_RESULTA_bus [50];
assign \D0|Mult1~528  = \D0|Mult1~477_RESULTA_bus [51];
assign \D0|Mult1~529  = \D0|Mult1~477_RESULTA_bus [52];
assign \D0|Mult1~530  = \D0|Mult1~477_RESULTA_bus [53];
assign \D0|Mult1~531  = \D0|Mult1~477_RESULTA_bus [54];
assign \D0|Mult1~532  = \D0|Mult1~477_RESULTA_bus [55];
assign \D0|Mult1~533  = \D0|Mult1~477_RESULTA_bus [56];
assign \D0|Mult1~534  = \D0|Mult1~477_RESULTA_bus [57];
assign \D0|Mult1~535  = \D0|Mult1~477_RESULTA_bus [58];
assign \D0|Mult1~536  = \D0|Mult1~477_RESULTA_bus [59];
assign \D0|Mult1~537  = \D0|Mult1~477_RESULTA_bus [60];
assign \D0|Mult1~538  = \D0|Mult1~477_RESULTA_bus [61];
assign \D0|Mult1~539  = \D0|Mult1~477_RESULTA_bus [62];
assign \D0|Mult1~540  = \D0|Mult1~477_RESULTA_bus [63];

assign \D0|Mult1~822_resulta  = \D0|Mult1~822_RESULTA_bus [0];
assign \D0|Mult1~823  = \D0|Mult1~822_RESULTA_bus [1];
assign \D0|Mult1~824  = \D0|Mult1~822_RESULTA_bus [2];
assign \D0|Mult1~825  = \D0|Mult1~822_RESULTA_bus [3];
assign \D0|Mult1~826  = \D0|Mult1~822_RESULTA_bus [4];
assign \D0|Mult1~827  = \D0|Mult1~822_RESULTA_bus [5];
assign \D0|Mult1~828  = \D0|Mult1~822_RESULTA_bus [6];
assign \D0|Mult1~829  = \D0|Mult1~822_RESULTA_bus [7];
assign \D0|Mult1~830  = \D0|Mult1~822_RESULTA_bus [8];
assign \D0|Mult1~831  = \D0|Mult1~822_RESULTA_bus [9];
assign \D0|Mult1~832  = \D0|Mult1~822_RESULTA_bus [10];
assign \D0|Mult1~833  = \D0|Mult1~822_RESULTA_bus [11];
assign \D0|Mult1~834  = \D0|Mult1~822_RESULTA_bus [12];
assign \D0|Mult1~835  = \D0|Mult1~822_RESULTA_bus [13];
assign \D0|Mult1~836  = \D0|Mult1~822_RESULTA_bus [14];
assign \D0|Mult1~837  = \D0|Mult1~822_RESULTA_bus [15];
assign \D0|Mult1~838  = \D0|Mult1~822_RESULTA_bus [16];
assign \D0|Mult1~839  = \D0|Mult1~822_RESULTA_bus [17];
assign \D0|Mult1~840  = \D0|Mult1~822_RESULTA_bus [18];
assign \D0|Mult1~841  = \D0|Mult1~822_RESULTA_bus [19];
assign \D0|Mult1~842  = \D0|Mult1~822_RESULTA_bus [20];
assign \D0|Mult1~843  = \D0|Mult1~822_RESULTA_bus [21];
assign \D0|Mult1~844  = \D0|Mult1~822_RESULTA_bus [22];
assign \D0|Mult1~845  = \D0|Mult1~822_RESULTA_bus [23];
assign \D0|Mult1~846  = \D0|Mult1~822_RESULTA_bus [24];
assign \D0|Mult1~847  = \D0|Mult1~822_RESULTA_bus [25];
assign \D0|Mult1~848  = \D0|Mult1~822_RESULTA_bus [26];
assign \D0|Mult1~849  = \D0|Mult1~822_RESULTA_bus [27];
assign \D0|Mult1~850  = \D0|Mult1~822_RESULTA_bus [28];
assign \D0|Mult1~851  = \D0|Mult1~822_RESULTA_bus [29];
assign \D0|Mult1~852  = \D0|Mult1~822_RESULTA_bus [30];
assign \D0|Mult1~853  = \D0|Mult1~822_RESULTA_bus [31];
assign \D0|Mult1~854  = \D0|Mult1~822_RESULTA_bus [32];
assign \D0|Mult1~855  = \D0|Mult1~822_RESULTA_bus [33];
assign \D0|Mult1~856  = \D0|Mult1~822_RESULTA_bus [34];
assign \D0|Mult1~857  = \D0|Mult1~822_RESULTA_bus [35];
assign \D0|Mult1~858  = \D0|Mult1~822_RESULTA_bus [36];
assign \D0|Mult1~859  = \D0|Mult1~822_RESULTA_bus [37];
assign \D0|Mult1~860  = \D0|Mult1~822_RESULTA_bus [38];
assign \D0|Mult1~861  = \D0|Mult1~822_RESULTA_bus [39];
assign \D0|Mult1~862  = \D0|Mult1~822_RESULTA_bus [40];
assign \D0|Mult1~863  = \D0|Mult1~822_RESULTA_bus [41];
assign \D0|Mult1~864  = \D0|Mult1~822_RESULTA_bus [42];
assign \D0|Mult1~865  = \D0|Mult1~822_RESULTA_bus [43];
assign \D0|Mult1~866  = \D0|Mult1~822_RESULTA_bus [44];
assign \D0|Mult1~867  = \D0|Mult1~822_RESULTA_bus [45];
assign \D0|Mult1~868  = \D0|Mult1~822_RESULTA_bus [46];
assign \D0|Mult1~869  = \D0|Mult1~822_RESULTA_bus [47];
assign \D0|Mult1~870  = \D0|Mult1~822_RESULTA_bus [48];
assign \D0|Mult1~871  = \D0|Mult1~822_RESULTA_bus [49];
assign \D0|Mult1~872  = \D0|Mult1~822_RESULTA_bus [50];
assign \D0|Mult1~873  = \D0|Mult1~822_RESULTA_bus [51];
assign \D0|Mult1~874  = \D0|Mult1~822_RESULTA_bus [52];
assign \D0|Mult1~875  = \D0|Mult1~822_RESULTA_bus [53];
assign \D0|Mult1~876  = \D0|Mult1~822_RESULTA_bus [54];
assign \D0|Mult1~877  = \D0|Mult1~822_RESULTA_bus [55];
assign \D0|Mult1~878  = \D0|Mult1~822_RESULTA_bus [56];
assign \D0|Mult1~879  = \D0|Mult1~822_RESULTA_bus [57];
assign \D0|Mult1~880  = \D0|Mult1~822_RESULTA_bus [58];
assign \D0|Mult1~881  = \D0|Mult1~822_RESULTA_bus [59];
assign \D0|Mult1~882  = \D0|Mult1~822_RESULTA_bus [60];
assign \D0|Mult1~883  = \D0|Mult1~822_RESULTA_bus [61];
assign \D0|Mult1~884  = \D0|Mult1~822_RESULTA_bus [62];
assign \D0|Mult1~885  = \D0|Mult1~822_RESULTA_bus [63];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a1  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a2  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a3  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a4  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a6  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a7  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a8  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a9  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a11  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a12  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a13  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a14  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a16  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a17  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a18  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a19  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a21  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a22  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a23  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a24  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a26  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a27  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [2];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a28  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [3];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a29  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [4];

assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31  = \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a1  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a2  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a3  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a4  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a5  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a6  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a7  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a8  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a9  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a10  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a11  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a12  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a13  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a14  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a15  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a16  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a17  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a18  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a19  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a20  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a21  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a22  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a23  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a24  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a25  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a26  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a27  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a28  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a29  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a30  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31  = \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \D0|Mult0~136_resulta  = \D0|Mult0~136_RESULTA_bus [0];
assign \D0|Mult0~137  = \D0|Mult0~136_RESULTA_bus [1];
assign \D0|Mult0~138  = \D0|Mult0~136_RESULTA_bus [2];
assign \D0|Mult0~139  = \D0|Mult0~136_RESULTA_bus [3];
assign \D0|Mult0~140  = \D0|Mult0~136_RESULTA_bus [4];
assign \D0|Mult0~141  = \D0|Mult0~136_RESULTA_bus [5];
assign \D0|Mult0~142  = \D0|Mult0~136_RESULTA_bus [6];
assign \D0|Mult0~143  = \D0|Mult0~136_RESULTA_bus [7];
assign \D0|Mult0~144  = \D0|Mult0~136_RESULTA_bus [8];
assign \D0|Mult0~145  = \D0|Mult0~136_RESULTA_bus [9];
assign \D0|Mult0~146  = \D0|Mult0~136_RESULTA_bus [10];
assign \D0|Mult0~147  = \D0|Mult0~136_RESULTA_bus [11];
assign \D0|Mult0~148  = \D0|Mult0~136_RESULTA_bus [12];
assign \D0|Mult0~149  = \D0|Mult0~136_RESULTA_bus [13];
assign \D0|Mult0~150  = \D0|Mult0~136_RESULTA_bus [14];
assign \D0|Mult0~151  = \D0|Mult0~136_RESULTA_bus [15];
assign \D0|Mult0~152  = \D0|Mult0~136_RESULTA_bus [16];
assign \D0|Mult0~153  = \D0|Mult0~136_RESULTA_bus [17];
assign \D0|Mult0~154  = \D0|Mult0~136_RESULTA_bus [18];
assign \D0|Mult0~155  = \D0|Mult0~136_RESULTA_bus [19];
assign \D0|Mult0~156  = \D0|Mult0~136_RESULTA_bus [20];
assign \D0|Mult0~157  = \D0|Mult0~136_RESULTA_bus [21];
assign \D0|Mult0~158  = \D0|Mult0~136_RESULTA_bus [22];
assign \D0|Mult0~159  = \D0|Mult0~136_RESULTA_bus [23];
assign \D0|Mult0~160  = \D0|Mult0~136_RESULTA_bus [24];
assign \D0|Mult0~161  = \D0|Mult0~136_RESULTA_bus [25];
assign \D0|Mult0~162  = \D0|Mult0~136_RESULTA_bus [26];
assign \D0|Mult0~163  = \D0|Mult0~136_RESULTA_bus [27];
assign \D0|Mult0~164  = \D0|Mult0~136_RESULTA_bus [28];
assign \D0|Mult0~165  = \D0|Mult0~136_RESULTA_bus [29];
assign \D0|Mult0~166  = \D0|Mult0~136_RESULTA_bus [30];
assign \D0|Mult0~167  = \D0|Mult0~136_RESULTA_bus [31];
assign \D0|Mult0~168  = \D0|Mult0~136_RESULTA_bus [32];
assign \D0|Mult0~169  = \D0|Mult0~136_RESULTA_bus [33];
assign \D0|Mult0~170  = \D0|Mult0~136_RESULTA_bus [34];
assign \D0|Mult0~171  = \D0|Mult0~136_RESULTA_bus [35];
assign \D0|Mult0~172  = \D0|Mult0~136_RESULTA_bus [36];
assign \D0|Mult0~173  = \D0|Mult0~136_RESULTA_bus [37];
assign \D0|Mult0~174  = \D0|Mult0~136_RESULTA_bus [38];
assign \D0|Mult0~175  = \D0|Mult0~136_RESULTA_bus [39];
assign \D0|Mult0~176  = \D0|Mult0~136_RESULTA_bus [40];
assign \D0|Mult0~177  = \D0|Mult0~136_RESULTA_bus [41];
assign \D0|Mult0~178  = \D0|Mult0~136_RESULTA_bus [42];
assign \D0|Mult0~179  = \D0|Mult0~136_RESULTA_bus [43];
assign \D0|Mult0~180  = \D0|Mult0~136_RESULTA_bus [44];
assign \D0|Mult0~181  = \D0|Mult0~136_RESULTA_bus [45];
assign \D0|Mult0~182  = \D0|Mult0~136_RESULTA_bus [46];
assign \D0|Mult0~183  = \D0|Mult0~136_RESULTA_bus [47];
assign \D0|Mult0~184  = \D0|Mult0~136_RESULTA_bus [48];
assign \D0|Mult0~185  = \D0|Mult0~136_RESULTA_bus [49];
assign \D0|Mult0~186  = \D0|Mult0~136_RESULTA_bus [50];
assign \D0|Mult0~187  = \D0|Mult0~136_RESULTA_bus [51];
assign \D0|Mult0~188  = \D0|Mult0~136_RESULTA_bus [52];
assign \D0|Mult0~189  = \D0|Mult0~136_RESULTA_bus [53];
assign \D0|Mult0~190  = \D0|Mult0~136_RESULTA_bus [54];
assign \D0|Mult0~191  = \D0|Mult0~136_RESULTA_bus [55];
assign \D0|Mult0~192  = \D0|Mult0~136_RESULTA_bus [56];
assign \D0|Mult0~193  = \D0|Mult0~136_RESULTA_bus [57];
assign \D0|Mult0~194  = \D0|Mult0~136_RESULTA_bus [58];
assign \D0|Mult0~195  = \D0|Mult0~136_RESULTA_bus [59];
assign \D0|Mult0~196  = \D0|Mult0~136_RESULTA_bus [60];
assign \D0|Mult0~197  = \D0|Mult0~136_RESULTA_bus [61];
assign \D0|Mult0~198  = \D0|Mult0~136_RESULTA_bus [62];
assign \D0|Mult0~199  = \D0|Mult0~136_RESULTA_bus [63];

assign \D0|Mult0~477_resulta  = \D0|Mult0~477_RESULTA_bus [0];
assign \D0|Mult0~478  = \D0|Mult0~477_RESULTA_bus [1];
assign \D0|Mult0~479  = \D0|Mult0~477_RESULTA_bus [2];
assign \D0|Mult0~480  = \D0|Mult0~477_RESULTA_bus [3];
assign \D0|Mult0~481  = \D0|Mult0~477_RESULTA_bus [4];
assign \D0|Mult0~482  = \D0|Mult0~477_RESULTA_bus [5];
assign \D0|Mult0~483  = \D0|Mult0~477_RESULTA_bus [6];
assign \D0|Mult0~484  = \D0|Mult0~477_RESULTA_bus [7];
assign \D0|Mult0~485  = \D0|Mult0~477_RESULTA_bus [8];
assign \D0|Mult0~486  = \D0|Mult0~477_RESULTA_bus [9];
assign \D0|Mult0~487  = \D0|Mult0~477_RESULTA_bus [10];
assign \D0|Mult0~488  = \D0|Mult0~477_RESULTA_bus [11];
assign \D0|Mult0~489  = \D0|Mult0~477_RESULTA_bus [12];
assign \D0|Mult0~490  = \D0|Mult0~477_RESULTA_bus [13];
assign \D0|Mult0~491  = \D0|Mult0~477_RESULTA_bus [14];
assign \D0|Mult0~492  = \D0|Mult0~477_RESULTA_bus [15];
assign \D0|Mult0~493  = \D0|Mult0~477_RESULTA_bus [16];
assign \D0|Mult0~494  = \D0|Mult0~477_RESULTA_bus [17];
assign \D0|Mult0~495  = \D0|Mult0~477_RESULTA_bus [18];
assign \D0|Mult0~496  = \D0|Mult0~477_RESULTA_bus [19];
assign \D0|Mult0~497  = \D0|Mult0~477_RESULTA_bus [20];
assign \D0|Mult0~498  = \D0|Mult0~477_RESULTA_bus [21];
assign \D0|Mult0~499  = \D0|Mult0~477_RESULTA_bus [22];
assign \D0|Mult0~500  = \D0|Mult0~477_RESULTA_bus [23];
assign \D0|Mult0~501  = \D0|Mult0~477_RESULTA_bus [24];
assign \D0|Mult0~502  = \D0|Mult0~477_RESULTA_bus [25];
assign \D0|Mult0~503  = \D0|Mult0~477_RESULTA_bus [26];
assign \D0|Mult0~504  = \D0|Mult0~477_RESULTA_bus [27];
assign \D0|Mult0~505  = \D0|Mult0~477_RESULTA_bus [28];
assign \D0|Mult0~506  = \D0|Mult0~477_RESULTA_bus [29];
assign \D0|Mult0~507  = \D0|Mult0~477_RESULTA_bus [30];
assign \D0|Mult0~508  = \D0|Mult0~477_RESULTA_bus [31];
assign \D0|Mult0~509  = \D0|Mult0~477_RESULTA_bus [32];
assign \D0|Mult0~510  = \D0|Mult0~477_RESULTA_bus [33];
assign \D0|Mult0~511  = \D0|Mult0~477_RESULTA_bus [34];
assign \D0|Mult0~512  = \D0|Mult0~477_RESULTA_bus [35];
assign \D0|Mult0~513  = \D0|Mult0~477_RESULTA_bus [36];
assign \D0|Mult0~514  = \D0|Mult0~477_RESULTA_bus [37];
assign \D0|Mult0~515  = \D0|Mult0~477_RESULTA_bus [38];
assign \D0|Mult0~516  = \D0|Mult0~477_RESULTA_bus [39];
assign \D0|Mult0~517  = \D0|Mult0~477_RESULTA_bus [40];
assign \D0|Mult0~518  = \D0|Mult0~477_RESULTA_bus [41];
assign \D0|Mult0~519  = \D0|Mult0~477_RESULTA_bus [42];
assign \D0|Mult0~520  = \D0|Mult0~477_RESULTA_bus [43];
assign \D0|Mult0~521  = \D0|Mult0~477_RESULTA_bus [44];
assign \D0|Mult0~522  = \D0|Mult0~477_RESULTA_bus [45];
assign \D0|Mult0~523  = \D0|Mult0~477_RESULTA_bus [46];
assign \D0|Mult0~524  = \D0|Mult0~477_RESULTA_bus [47];
assign \D0|Mult0~525  = \D0|Mult0~477_RESULTA_bus [48];
assign \D0|Mult0~526  = \D0|Mult0~477_RESULTA_bus [49];
assign \D0|Mult0~527  = \D0|Mult0~477_RESULTA_bus [50];
assign \D0|Mult0~528  = \D0|Mult0~477_RESULTA_bus [51];
assign \D0|Mult0~529  = \D0|Mult0~477_RESULTA_bus [52];
assign \D0|Mult0~530  = \D0|Mult0~477_RESULTA_bus [53];
assign \D0|Mult0~531  = \D0|Mult0~477_RESULTA_bus [54];
assign \D0|Mult0~532  = \D0|Mult0~477_RESULTA_bus [55];
assign \D0|Mult0~533  = \D0|Mult0~477_RESULTA_bus [56];
assign \D0|Mult0~534  = \D0|Mult0~477_RESULTA_bus [57];
assign \D0|Mult0~535  = \D0|Mult0~477_RESULTA_bus [58];
assign \D0|Mult0~536  = \D0|Mult0~477_RESULTA_bus [59];
assign \D0|Mult0~537  = \D0|Mult0~477_RESULTA_bus [60];
assign \D0|Mult0~538  = \D0|Mult0~477_RESULTA_bus [61];
assign \D0|Mult0~539  = \D0|Mult0~477_RESULTA_bus [62];
assign \D0|Mult0~540  = \D0|Mult0~477_RESULTA_bus [63];

assign \D0|Mult0~822_resulta  = \D0|Mult0~822_RESULTA_bus [0];
assign \D0|Mult0~823  = \D0|Mult0~822_RESULTA_bus [1];
assign \D0|Mult0~824  = \D0|Mult0~822_RESULTA_bus [2];
assign \D0|Mult0~825  = \D0|Mult0~822_RESULTA_bus [3];
assign \D0|Mult0~826  = \D0|Mult0~822_RESULTA_bus [4];
assign \D0|Mult0~827  = \D0|Mult0~822_RESULTA_bus [5];
assign \D0|Mult0~828  = \D0|Mult0~822_RESULTA_bus [6];
assign \D0|Mult0~829  = \D0|Mult0~822_RESULTA_bus [7];
assign \D0|Mult0~830  = \D0|Mult0~822_RESULTA_bus [8];
assign \D0|Mult0~831  = \D0|Mult0~822_RESULTA_bus [9];
assign \D0|Mult0~832  = \D0|Mult0~822_RESULTA_bus [10];
assign \D0|Mult0~833  = \D0|Mult0~822_RESULTA_bus [11];
assign \D0|Mult0~834  = \D0|Mult0~822_RESULTA_bus [12];
assign \D0|Mult0~835  = \D0|Mult0~822_RESULTA_bus [13];
assign \D0|Mult0~836  = \D0|Mult0~822_RESULTA_bus [14];
assign \D0|Mult0~837  = \D0|Mult0~822_RESULTA_bus [15];
assign \D0|Mult0~838  = \D0|Mult0~822_RESULTA_bus [16];
assign \D0|Mult0~839  = \D0|Mult0~822_RESULTA_bus [17];
assign \D0|Mult0~840  = \D0|Mult0~822_RESULTA_bus [18];
assign \D0|Mult0~841  = \D0|Mult0~822_RESULTA_bus [19];
assign \D0|Mult0~842  = \D0|Mult0~822_RESULTA_bus [20];
assign \D0|Mult0~843  = \D0|Mult0~822_RESULTA_bus [21];
assign \D0|Mult0~844  = \D0|Mult0~822_RESULTA_bus [22];
assign \D0|Mult0~845  = \D0|Mult0~822_RESULTA_bus [23];
assign \D0|Mult0~846  = \D0|Mult0~822_RESULTA_bus [24];
assign \D0|Mult0~847  = \D0|Mult0~822_RESULTA_bus [25];
assign \D0|Mult0~848  = \D0|Mult0~822_RESULTA_bus [26];
assign \D0|Mult0~849  = \D0|Mult0~822_RESULTA_bus [27];
assign \D0|Mult0~850  = \D0|Mult0~822_RESULTA_bus [28];
assign \D0|Mult0~851  = \D0|Mult0~822_RESULTA_bus [29];
assign \D0|Mult0~852  = \D0|Mult0~822_RESULTA_bus [30];
assign \D0|Mult0~853  = \D0|Mult0~822_RESULTA_bus [31];
assign \D0|Mult0~854  = \D0|Mult0~822_RESULTA_bus [32];
assign \D0|Mult0~855  = \D0|Mult0~822_RESULTA_bus [33];
assign \D0|Mult0~856  = \D0|Mult0~822_RESULTA_bus [34];
assign \D0|Mult0~857  = \D0|Mult0~822_RESULTA_bus [35];
assign \D0|Mult0~858  = \D0|Mult0~822_RESULTA_bus [36];
assign \D0|Mult0~859  = \D0|Mult0~822_RESULTA_bus [37];
assign \D0|Mult0~860  = \D0|Mult0~822_RESULTA_bus [38];
assign \D0|Mult0~861  = \D0|Mult0~822_RESULTA_bus [39];
assign \D0|Mult0~862  = \D0|Mult0~822_RESULTA_bus [40];
assign \D0|Mult0~863  = \D0|Mult0~822_RESULTA_bus [41];
assign \D0|Mult0~864  = \D0|Mult0~822_RESULTA_bus [42];
assign \D0|Mult0~865  = \D0|Mult0~822_RESULTA_bus [43];
assign \D0|Mult0~866  = \D0|Mult0~822_RESULTA_bus [44];
assign \D0|Mult0~867  = \D0|Mult0~822_RESULTA_bus [45];
assign \D0|Mult0~868  = \D0|Mult0~822_RESULTA_bus [46];
assign \D0|Mult0~869  = \D0|Mult0~822_RESULTA_bus [47];
assign \D0|Mult0~870  = \D0|Mult0~822_RESULTA_bus [48];
assign \D0|Mult0~871  = \D0|Mult0~822_RESULTA_bus [49];
assign \D0|Mult0~872  = \D0|Mult0~822_RESULTA_bus [50];
assign \D0|Mult0~873  = \D0|Mult0~822_RESULTA_bus [51];
assign \D0|Mult0~874  = \D0|Mult0~822_RESULTA_bus [52];
assign \D0|Mult0~875  = \D0|Mult0~822_RESULTA_bus [53];
assign \D0|Mult0~876  = \D0|Mult0~822_RESULTA_bus [54];
assign \D0|Mult0~877  = \D0|Mult0~822_RESULTA_bus [55];
assign \D0|Mult0~878  = \D0|Mult0~822_RESULTA_bus [56];
assign \D0|Mult0~879  = \D0|Mult0~822_RESULTA_bus [57];
assign \D0|Mult0~880  = \D0|Mult0~822_RESULTA_bus [58];
assign \D0|Mult0~881  = \D0|Mult0~822_RESULTA_bus [59];
assign \D0|Mult0~882  = \D0|Mult0~822_RESULTA_bus [60];
assign \D0|Mult0~883  = \D0|Mult0~822_RESULTA_bus [61];
assign \D0|Mult0~884  = \D0|Mult0~822_RESULTA_bus [62];
assign \D0|Mult0~885  = \D0|Mult0~822_RESULTA_bus [63];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a193  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [1];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a194  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [2];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a195  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [3];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a196  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [4];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a197  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [5];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a198  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [6];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a199  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [7];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a200  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [8];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a201  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus [9];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a203  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [1];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a204  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [2];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a205  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [3];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a206  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [4];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a207  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [5];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a208  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [6];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a209  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [7];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a210  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [8];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a211  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus [9];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a213  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [1];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a214  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [2];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a215  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [3];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a216  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [4];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a217  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [5];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a218  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [6];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a219  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [7];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a220  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [8];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a221  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus [9];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];
assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a223  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus [1];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159~portadataout  = \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a21  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a22  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a23  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a24  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [4];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a25  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [5];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a26  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [6];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a27  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [7];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a28  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [8];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a29  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [9];

assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a1  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a2  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a3  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a4  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a5  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a6  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a7  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a30  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a17  = \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\D0|resultingNumber [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\D0|resultingNumber [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\D0|resultingNumber [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\D0|resultingNumber [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\D0|resultingNumber [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\D0|resultingNumber [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\D0|resultingNumber [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\D0|resultingNumber [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\D0|resultingNumber [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\D0|resultingNumber [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\i2cprog_0|I2C_SCLK~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(!\i2cprog_0|SDO~q ),
	.oe(!\i2cprog_0|ACK_enable~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "false";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cyclonev_clkena \TD_CLK27~inputCLKENA0 (
	.inclk(\TD_CLK27~input_o ),
	.ena(vcc),
	.outclk(\TD_CLK27~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TD_CLK27~inputCLKENA0 .clock_type = "global clock";
defparam \TD_CLK27~inputCLKENA0 .disable_mode = "low";
defparam \TD_CLK27~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \TD_CLK27~inputCLKENA0 .ena_register_power_up = "high";
defparam \TD_CLK27~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N0
cyclonev_lcell_comb \i2cprog_0|Add0~33 (
// Equation(s):
// \i2cprog_0|Add0~33_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [0] ) + ( VCC ) + ( !VCC ))
// \i2cprog_0|Add0~34  = CARRY(( \i2cprog_0|mi2c_clk_div [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~33_sumout ),
	.cout(\i2cprog_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~33 .extended_lut = "off";
defparam \i2cprog_0|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \i2cprog_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y78_N2
dffeas \i2cprog_0|mi2c_clk_div[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[0] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N3
cyclonev_lcell_comb \i2cprog_0|Add0~37 (
// Equation(s):
// \i2cprog_0|Add0~37_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [1] ) + ( GND ) + ( \i2cprog_0|Add0~34  ))
// \i2cprog_0|Add0~38  = CARRY(( \i2cprog_0|mi2c_clk_div [1] ) + ( GND ) + ( \i2cprog_0|Add0~34  ))

	.dataa(!\i2cprog_0|mi2c_clk_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~37_sumout ),
	.cout(\i2cprog_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~37 .extended_lut = "off";
defparam \i2cprog_0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \i2cprog_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N5
dffeas \i2cprog_0|mi2c_clk_div[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[1] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N6
cyclonev_lcell_comb \i2cprog_0|Add0~29 (
// Equation(s):
// \i2cprog_0|Add0~29_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [2] ) + ( GND ) + ( \i2cprog_0|Add0~38  ))
// \i2cprog_0|Add0~30  = CARRY(( \i2cprog_0|mi2c_clk_div [2] ) + ( GND ) + ( \i2cprog_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|mi2c_clk_div [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~29_sumout ),
	.cout(\i2cprog_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~29 .extended_lut = "off";
defparam \i2cprog_0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2cprog_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N7
dffeas \i2cprog_0|mi2c_clk_div[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[2] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N9
cyclonev_lcell_comb \i2cprog_0|Add0~25 (
// Equation(s):
// \i2cprog_0|Add0~25_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [3] ) + ( GND ) + ( \i2cprog_0|Add0~30  ))
// \i2cprog_0|Add0~26  = CARRY(( \i2cprog_0|mi2c_clk_div [3] ) + ( GND ) + ( \i2cprog_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~25_sumout ),
	.cout(\i2cprog_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~25 .extended_lut = "off";
defparam \i2cprog_0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N11
dffeas \i2cprog_0|mi2c_clk_div[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[3] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N12
cyclonev_lcell_comb \i2cprog_0|Add0~21 (
// Equation(s):
// \i2cprog_0|Add0~21_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [4] ) + ( GND ) + ( \i2cprog_0|Add0~26  ))
// \i2cprog_0|Add0~22  = CARRY(( \i2cprog_0|mi2c_clk_div [4] ) + ( GND ) + ( \i2cprog_0|Add0~26  ))

	.dataa(gnd),
	.datab(!\i2cprog_0|mi2c_clk_div [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~21_sumout ),
	.cout(\i2cprog_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~21 .extended_lut = "off";
defparam \i2cprog_0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \i2cprog_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N14
dffeas \i2cprog_0|mi2c_clk_div[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[4] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N15
cyclonev_lcell_comb \i2cprog_0|Add0~17 (
// Equation(s):
// \i2cprog_0|Add0~17_sumout  = SUM(( \i2cprog_0|mi2c_clk_div[5]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~22  ))
// \i2cprog_0|Add0~18  = CARRY(( \i2cprog_0|mi2c_clk_div[5]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~17_sumout ),
	.cout(\i2cprog_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~17 .extended_lut = "off";
defparam \i2cprog_0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N16
dffeas \i2cprog_0|mi2c_clk_div[5]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N18
cyclonev_lcell_comb \i2cprog_0|Add0~13 (
// Equation(s):
// \i2cprog_0|Add0~13_sumout  = SUM(( \i2cprog_0|mi2c_clk_div[6]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~18  ))
// \i2cprog_0|Add0~14  = CARRY(( \i2cprog_0|mi2c_clk_div[6]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~13_sumout ),
	.cout(\i2cprog_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~13 .extended_lut = "off";
defparam \i2cprog_0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N20
dffeas \i2cprog_0|mi2c_clk_div[6]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N21
cyclonev_lcell_comb \i2cprog_0|Add0~9 (
// Equation(s):
// \i2cprog_0|Add0~9_sumout  = SUM(( \i2cprog_0|mi2c_clk_div[7]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~14  ))
// \i2cprog_0|Add0~10  = CARRY(( \i2cprog_0|mi2c_clk_div[7]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~14  ))

	.dataa(!\i2cprog_0|mi2c_clk_div[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~9_sumout ),
	.cout(\i2cprog_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~9 .extended_lut = "off";
defparam \i2cprog_0|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \i2cprog_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N23
dffeas \i2cprog_0|mi2c_clk_div[7]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N24
cyclonev_lcell_comb \i2cprog_0|Add0~5 (
// Equation(s):
// \i2cprog_0|Add0~5_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [8] ) + ( GND ) + ( \i2cprog_0|Add0~10  ))
// \i2cprog_0|Add0~6  = CARRY(( \i2cprog_0|mi2c_clk_div [8] ) + ( GND ) + ( \i2cprog_0|Add0~10  ))

	.dataa(gnd),
	.datab(!\i2cprog_0|mi2c_clk_div [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~5_sumout ),
	.cout(\i2cprog_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~5 .extended_lut = "off";
defparam \i2cprog_0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \i2cprog_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N25
dffeas \i2cprog_0|mi2c_clk_div[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[8] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N27
cyclonev_lcell_comb \i2cprog_0|Add0~1 (
// Equation(s):
// \i2cprog_0|Add0~1_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [9] ) + ( GND ) + ( \i2cprog_0|Add0~6  ))
// \i2cprog_0|Add0~2  = CARRY(( \i2cprog_0|mi2c_clk_div [9] ) + ( GND ) + ( \i2cprog_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~1_sumout ),
	.cout(\i2cprog_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~1 .extended_lut = "off";
defparam \i2cprog_0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N28
dffeas \i2cprog_0|mi2c_clk_div[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[9] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y78_N19
dffeas \i2cprog_0|mi2c_clk_div[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[6] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y78_N22
dffeas \i2cprog_0|mi2c_clk_div[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[7] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y78_N17
dffeas \i2cprog_0|mi2c_clk_div[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[5] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N48
cyclonev_lcell_comb \i2cprog_0|LessThan0~0 (
// Equation(s):
// \i2cprog_0|LessThan0~0_combout  = ( \i2cprog_0|mi2c_clk_div [1] & ( \i2cprog_0|mi2c_clk_div [4] & ( \i2cprog_0|mi2c_clk_div [5] ) ) ) # ( !\i2cprog_0|mi2c_clk_div [1] & ( \i2cprog_0|mi2c_clk_div [4] & ( \i2cprog_0|mi2c_clk_div [5] ) ) ) # ( 
// \i2cprog_0|mi2c_clk_div [1] & ( !\i2cprog_0|mi2c_clk_div [4] & ( (\i2cprog_0|mi2c_clk_div [5] & (((\i2cprog_0|mi2c_clk_div [3]) # (\i2cprog_0|mi2c_clk_div [0])) # (\i2cprog_0|mi2c_clk_div [2]))) ) ) ) # ( !\i2cprog_0|mi2c_clk_div [1] & ( 
// !\i2cprog_0|mi2c_clk_div [4] & ( (\i2cprog_0|mi2c_clk_div [5] & ((\i2cprog_0|mi2c_clk_div [3]) # (\i2cprog_0|mi2c_clk_div [2]))) ) ) )

	.dataa(!\i2cprog_0|mi2c_clk_div [2]),
	.datab(!\i2cprog_0|mi2c_clk_div [5]),
	.datac(!\i2cprog_0|mi2c_clk_div [0]),
	.datad(!\i2cprog_0|mi2c_clk_div [3]),
	.datae(!\i2cprog_0|mi2c_clk_div [1]),
	.dataf(!\i2cprog_0|mi2c_clk_div [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|LessThan0~0 .extended_lut = "off";
defparam \i2cprog_0|LessThan0~0 .lut_mask = 64'h1133133333333333;
defparam \i2cprog_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N30
cyclonev_lcell_comb \i2cprog_0|Add0~45 (
// Equation(s):
// \i2cprog_0|Add0~45_sumout  = SUM(( \i2cprog_0|mi2c_clk_div[10]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~2  ))
// \i2cprog_0|Add0~46  = CARRY(( \i2cprog_0|mi2c_clk_div[10]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~2  ))

	.dataa(gnd),
	.datab(!\i2cprog_0|mi2c_clk_div[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~45_sumout ),
	.cout(\i2cprog_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~45 .extended_lut = "off";
defparam \i2cprog_0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \i2cprog_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N32
dffeas \i2cprog_0|mi2c_clk_div[10]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[10]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N33
cyclonev_lcell_comb \i2cprog_0|Add0~49 (
// Equation(s):
// \i2cprog_0|Add0~49_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [11] ) + ( GND ) + ( \i2cprog_0|Add0~46  ))
// \i2cprog_0|Add0~50  = CARRY(( \i2cprog_0|mi2c_clk_div [11] ) + ( GND ) + ( \i2cprog_0|Add0~46  ))

	.dataa(!\i2cprog_0|mi2c_clk_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~49_sumout ),
	.cout(\i2cprog_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~49 .extended_lut = "off";
defparam \i2cprog_0|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \i2cprog_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N35
dffeas \i2cprog_0|mi2c_clk_div[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[11] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y78_N40
dffeas \i2cprog_0|mi2c_clk_div[13]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[13]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N36
cyclonev_lcell_comb \i2cprog_0|Add0~53 (
// Equation(s):
// \i2cprog_0|Add0~53_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [12] ) + ( GND ) + ( \i2cprog_0|Add0~50  ))
// \i2cprog_0|Add0~54  = CARRY(( \i2cprog_0|mi2c_clk_div [12] ) + ( GND ) + ( \i2cprog_0|Add0~50  ))

	.dataa(!\i2cprog_0|mi2c_clk_div [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~53_sumout ),
	.cout(\i2cprog_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~53 .extended_lut = "off";
defparam \i2cprog_0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \i2cprog_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N38
dffeas \i2cprog_0|mi2c_clk_div[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[12] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N39
cyclonev_lcell_comb \i2cprog_0|Add0~57 (
// Equation(s):
// \i2cprog_0|Add0~57_sumout  = SUM(( \i2cprog_0|mi2c_clk_div[13]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~54  ))
// \i2cprog_0|Add0~58  = CARRY(( \i2cprog_0|mi2c_clk_div[13]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~57_sumout ),
	.cout(\i2cprog_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~57 .extended_lut = "off";
defparam \i2cprog_0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N41
dffeas \i2cprog_0|mi2c_clk_div[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[13] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y78_N31
dffeas \i2cprog_0|mi2c_clk_div[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[10] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N42
cyclonev_lcell_comb \i2cprog_0|Add0~61 (
// Equation(s):
// \i2cprog_0|Add0~61_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [14] ) + ( GND ) + ( \i2cprog_0|Add0~58  ))
// \i2cprog_0|Add0~62  = CARRY(( \i2cprog_0|mi2c_clk_div [14] ) + ( GND ) + ( \i2cprog_0|Add0~58  ))

	.dataa(gnd),
	.datab(!\i2cprog_0|mi2c_clk_div [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~61_sumout ),
	.cout(\i2cprog_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~61 .extended_lut = "off";
defparam \i2cprog_0|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \i2cprog_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N44
dffeas \i2cprog_0|mi2c_clk_div[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[14] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N45
cyclonev_lcell_comb \i2cprog_0|Add0~41 (
// Equation(s):
// \i2cprog_0|Add0~41_sumout  = SUM(( \i2cprog_0|mi2c_clk_div [15] ) + ( GND ) + ( \i2cprog_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|mi2c_clk_div [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add0~41 .extended_lut = "off";
defparam \i2cprog_0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2cprog_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y78_N46
dffeas \i2cprog_0|mi2c_clk_div[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\i2cprog_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\i2cprog_0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_clk_div[15] .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y78_N54
cyclonev_lcell_comb \i2cprog_0|LessThan0~1 (
// Equation(s):
// \i2cprog_0|LessThan0~1_combout  = ( !\i2cprog_0|mi2c_clk_div [12] & ( !\i2cprog_0|mi2c_clk_div [15] & ( (!\i2cprog_0|mi2c_clk_div [11] & (!\i2cprog_0|mi2c_clk_div [13] & (!\i2cprog_0|mi2c_clk_div [10] & !\i2cprog_0|mi2c_clk_div [14]))) ) ) )

	.dataa(!\i2cprog_0|mi2c_clk_div [11]),
	.datab(!\i2cprog_0|mi2c_clk_div [13]),
	.datac(!\i2cprog_0|mi2c_clk_div [10]),
	.datad(!\i2cprog_0|mi2c_clk_div [14]),
	.datae(!\i2cprog_0|mi2c_clk_div [12]),
	.dataf(!\i2cprog_0|mi2c_clk_div [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|LessThan0~1 .extended_lut = "off";
defparam \i2cprog_0|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \i2cprog_0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N18
cyclonev_lcell_comb \i2cprog_0|LessThan0~2 (
// Equation(s):
// \i2cprog_0|LessThan0~2_combout  = ( \i2cprog_0|LessThan0~0_combout  & ( \i2cprog_0|LessThan0~1_combout  & ( (\i2cprog_0|mi2c_clk_div [9] & ((\i2cprog_0|mi2c_clk_div [8]) # (\i2cprog_0|mi2c_clk_div [7]))) ) ) ) # ( !\i2cprog_0|LessThan0~0_combout  & ( 
// \i2cprog_0|LessThan0~1_combout  & ( (\i2cprog_0|mi2c_clk_div [9] & (((\i2cprog_0|mi2c_clk_div [6] & \i2cprog_0|mi2c_clk_div [7])) # (\i2cprog_0|mi2c_clk_div [8]))) ) ) ) # ( \i2cprog_0|LessThan0~0_combout  & ( !\i2cprog_0|LessThan0~1_combout  ) ) # ( 
// !\i2cprog_0|LessThan0~0_combout  & ( !\i2cprog_0|LessThan0~1_combout  ) )

	.dataa(!\i2cprog_0|mi2c_clk_div [9]),
	.datab(!\i2cprog_0|mi2c_clk_div [6]),
	.datac(!\i2cprog_0|mi2c_clk_div [7]),
	.datad(!\i2cprog_0|mi2c_clk_div [8]),
	.datae(!\i2cprog_0|LessThan0~0_combout ),
	.dataf(!\i2cprog_0|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|LessThan0~2 .extended_lut = "off";
defparam \i2cprog_0|LessThan0~2 .lut_mask = 64'hFFFFFFFF01550555;
defparam \i2cprog_0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N6
cyclonev_lcell_comb \i2cprog_0|mi2c_ctrl_clk~0 (
// Equation(s):
// \i2cprog_0|mi2c_ctrl_clk~0_combout  = ( \i2cprog_0|mi2c_ctrl_clk~q  & ( !\i2cprog_0|LessThan0~2_combout  ) ) # ( !\i2cprog_0|mi2c_ctrl_clk~q  & ( \i2cprog_0|LessThan0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|LessThan0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|mi2c_ctrl_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|mi2c_ctrl_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|mi2c_ctrl_clk~0 .extended_lut = "off";
defparam \i2cprog_0|mi2c_ctrl_clk~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \i2cprog_0|mi2c_ctrl_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N53
dffeas \i2cprog_0|mi2c_ctrl_clk (
	.clk(\TD_CLK27~input_o ),
	.d(gnd),
	.asdata(\i2cprog_0|mi2c_ctrl_clk~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|mi2c_ctrl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|mi2c_ctrl_clk .is_wysiwyg = "true";
defparam \i2cprog_0|mi2c_ctrl_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N38
dffeas \i2cprog_0|TRN_END (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|TRN_END~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|TRN_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|TRN_END .is_wysiwyg = "true";
defparam \i2cprog_0|TRN_END .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N30
cyclonev_lcell_comb \i2cprog_0|Add1~1 (
// Equation(s):
// \i2cprog_0|Add1~1_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \i2cprog_0|Add1~2  = CARRY(( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~1_sumout ),
	.cout(\i2cprog_0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~1 .extended_lut = "off";
defparam \i2cprog_0|Add1~1 .lut_mask = 64'h000000000000CCCC;
defparam \i2cprog_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N9
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~1 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~1_combout  = ( \i2cprog_0|u0|mgo~q  & ( !\i2cprog_0|Add1~1_sumout  ) ) # ( !\i2cprog_0|u0|mgo~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|mgo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~1 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~1 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \i2cprog_0|SD_COUNTER~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N33
cyclonev_lcell_comb \i2cprog_0|Add1~17 (
// Equation(s):
// \i2cprog_0|Add1~17_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~2  ))
// \i2cprog_0|Add1~18  = CARRY(( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~17_sumout ),
	.cout(\i2cprog_0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~17 .extended_lut = "off";
defparam \i2cprog_0|Add1~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \i2cprog_0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N42
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~7 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~7_combout  = ( \i2cprog_0|u0|mgo~q  & ( !\i2cprog_0|Add1~17_sumout  ) ) # ( !\i2cprog_0|u0|mgo~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|mgo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~7 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~7 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \i2cprog_0|SD_COUNTER~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N44
dffeas \i2cprog_0|SD_COUNTER[1]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N36
cyclonev_lcell_comb \i2cprog_0|Add1~13 (
// Equation(s):
// \i2cprog_0|Add1~13_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~18  ))
// \i2cprog_0|Add1~14  = CARRY(( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~18  ))

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~13_sumout ),
	.cout(\i2cprog_0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~13 .extended_lut = "off";
defparam \i2cprog_0|Add1~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \i2cprog_0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N12
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~6 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~6_combout  = ( \i2cprog_0|u0|mgo~q  & ( !\i2cprog_0|Add1~13_sumout  ) ) # ( !\i2cprog_0|u0|mgo~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|mgo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~6 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~6 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \i2cprog_0|SD_COUNTER~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N14
dffeas \i2cprog_0|SD_COUNTER[2]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N39
cyclonev_lcell_comb \i2cprog_0|Add1~25 (
// Equation(s):
// \i2cprog_0|Add1~25_sumout  = SUM(( !\i2cprog_0|SD_COUNTER [3] ) + ( GND ) + ( \i2cprog_0|Add1~14  ))
// \i2cprog_0|Add1~26  = CARRY(( !\i2cprog_0|SD_COUNTER [3] ) + ( GND ) + ( \i2cprog_0|Add1~14  ))

	.dataa(!\i2cprog_0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~25_sumout ),
	.cout(\i2cprog_0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~25 .extended_lut = "off";
defparam \i2cprog_0|Add1~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \i2cprog_0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N21
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~9 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~9_combout  = ( \i2cprog_0|Add1~25_sumout  & ( !\i2cprog_0|u0|mgo~q  ) ) # ( !\i2cprog_0|Add1~25_sumout  )

	.dataa(!\i2cprog_0|u0|mgo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~9 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~9 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \i2cprog_0|SD_COUNTER~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N22
dffeas \i2cprog_0|SD_COUNTER[3] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N42
cyclonev_lcell_comb \i2cprog_0|Add1~21 (
// Equation(s):
// \i2cprog_0|Add1~21_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~26  ))
// \i2cprog_0|Add1~22  = CARRY(( !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~21_sumout ),
	.cout(\i2cprog_0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~21 .extended_lut = "off";
defparam \i2cprog_0|Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \i2cprog_0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N18
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~8 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~8_combout  = ( \i2cprog_0|Add1~21_sumout  & ( !\i2cprog_0|u0|mgo~q  ) ) # ( !\i2cprog_0|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|mgo~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~8 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~8 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \i2cprog_0|SD_COUNTER~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N20
dffeas \i2cprog_0|SD_COUNTER[4]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N45
cyclonev_lcell_comb \i2cprog_0|Add1~9 (
// Equation(s):
// \i2cprog_0|Add1~9_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~22  ))
// \i2cprog_0|Add1~10  = CARRY(( !\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~9_sumout ),
	.cout(\i2cprog_0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~9 .extended_lut = "off";
defparam \i2cprog_0|Add1~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \i2cprog_0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N15
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~5 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~5_combout  = ( \i2cprog_0|Add1~9_sumout  & ( !\i2cprog_0|u0|mgo~q  ) ) # ( !\i2cprog_0|Add1~9_sumout  )

	.dataa(!\i2cprog_0|u0|mgo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~5 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~5 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \i2cprog_0|SD_COUNTER~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N17
dffeas \i2cprog_0|SD_COUNTER[5]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N46
dffeas \i2cprog_0|SD_COUNTER[6]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N19
dffeas \i2cprog_0|SD_COUNTER[4] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N57
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER[6]~0 (
// Equation(s):
// \i2cprog_0|SD_COUNTER[6]~0_combout  = ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER [4] & ( !\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[6]~0 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER[6]~0 .lut_mask = 64'hCCCC000000000000;
defparam \i2cprog_0|SD_COUNTER[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N11
dffeas \i2cprog_0|SD_COUNTER[0] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N23
dffeas \i2cprog_0|SD_COUNTER[3]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N51
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER[6]~2 (
// Equation(s):
// \i2cprog_0|SD_COUNTER[6]~2_combout  = ( \i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q  ) ) # ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( (\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q  & ((\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) # 
// (\i2cprog_0|SD_COUNTER [0]))) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER [0]),
	.datac(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[6]~2 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER[6]~2 .lut_mask = 64'h003F003F00FF00FF;
defparam \i2cprog_0|SD_COUNTER[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N0
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER[6]~3 (
// Equation(s):
// \i2cprog_0|SD_COUNTER[6]~3_combout  = ( \i2cprog_0|SD_COUNTER[6]~2_combout  & ( (!\i2cprog_0|u0|mgo~q ) # (\i2cprog_0|TRN_END~q ) ) ) # ( !\i2cprog_0|SD_COUNTER[6]~2_combout  & ( (!\i2cprog_0|u0|mgo~q ) # ((!\i2cprog_0|SD_COUNTER[6]~0_combout  & 
// \i2cprog_0|TRN_END~q )) ) )

	.dataa(!\i2cprog_0|u0|mgo~q ),
	.datab(!\i2cprog_0|SD_COUNTER[6]~0_combout ),
	.datac(!\i2cprog_0|TRN_END~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[6]~3 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER[6]~3 .lut_mask = 64'hAEAEAEAEAFAFAFAF;
defparam \i2cprog_0|SD_COUNTER[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N10
dffeas \i2cprog_0|SD_COUNTER[0]~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N13
dffeas \i2cprog_0|SD_COUNTER[2] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N24
cyclonev_lcell_comb \i2cprog_0|SD[22]~0 (
// Equation(s):
// \i2cprog_0|SD[22]~0_combout  = ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER [2] & ( (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q  & 
// \i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.datae(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD[22]~0 .extended_lut = "off";
defparam \i2cprog_0|SD[22]~0 .lut_mask = 64'h0000000000000001;
defparam \i2cprog_0|SD[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N48
cyclonev_lcell_comb \i2cprog_0|TRN_END~0 (
// Equation(s):
// \i2cprog_0|TRN_END~0_combout  = ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( (\i2cprog_0|SD_COUNTER [3] & (\i2cprog_0|SD_COUNTER [0] & !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q )) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(!\i2cprog_0|SD_COUNTER [0]),
	.datad(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|TRN_END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|TRN_END~0 .extended_lut = "off";
defparam \i2cprog_0|TRN_END~0 .lut_mask = 64'h0500050000000000;
defparam \i2cprog_0|TRN_END~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N36
cyclonev_lcell_comb \i2cprog_0|TRN_END~1 (
// Equation(s):
// \i2cprog_0|TRN_END~1_combout  = ( \i2cprog_0|SD_COUNTER[6]~0_combout  & ( (!\i2cprog_0|TRN_END~q  & (\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & (\i2cprog_0|SD[22]~0_combout ))) # (\i2cprog_0|TRN_END~q  & ((!\i2cprog_0|TRN_END~0_combout ) # 
// ((\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & \i2cprog_0|SD[22]~0_combout )))) ) ) # ( !\i2cprog_0|SD_COUNTER[6]~0_combout  & ( ((\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & \i2cprog_0|SD[22]~0_combout )) # (\i2cprog_0|TRN_END~q ) ) )

	.dataa(!\i2cprog_0|TRN_END~q ),
	.datab(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD[22]~0_combout ),
	.datad(!\i2cprog_0|TRN_END~0_combout ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|TRN_END~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|TRN_END~1 .extended_lut = "off";
defparam \i2cprog_0|TRN_END~1 .lut_mask = 64'h5757575757035703;
defparam \i2cprog_0|TRN_END~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N37
dffeas \i2cprog_0|TRN_END~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|TRN_END~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|TRN_END~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|TRN_END~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|TRN_END~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N33
cyclonev_lcell_comb \i2cprog_0|Selector4~2 (
// Equation(s):
// \i2cprog_0|Selector4~2_combout  = ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER [0] & ( (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q )) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector4~2 .extended_lut = "off";
defparam \i2cprog_0|Selector4~2 .lut_mask = 64'h0000000000000101;
defparam \i2cprog_0|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N43
dffeas \i2cprog_0|SD_COUNTER[1] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N16
dffeas \i2cprog_0|SD_COUNTER[5] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N12
cyclonev_lcell_comb \i2cprog_0|Selector4~1 (
// Equation(s):
// \i2cprog_0|Selector4~1_combout  = ( \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER [2] & ((!\i2cprog_0|SD_COUNTER [1] & (\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & !\i2cprog_0|SD_COUNTER [5])) # 
// (\i2cprog_0|SD_COUNTER [1] & (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER [5])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER [0] & ( (\i2cprog_0|SD_COUNTER [2] & (!\i2cprog_0|SD_COUNTER [1] & 
// (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & !\i2cprog_0|SD_COUNTER [5]))) ) ) ) # ( \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER [2] & (\i2cprog_0|SD_COUNTER [1] & (\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & 
// !\i2cprog_0|SD_COUNTER [5]))) # (\i2cprog_0|SD_COUNTER [2] & (!\i2cprog_0|SD_COUNTER [1] & (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER [5]))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER [0] & ( 
// (\i2cprog_0|SD_COUNTER [2] & (\i2cprog_0|SD_COUNTER [1] & (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & !\i2cprog_0|SD_COUNTER [5]))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [2]),
	.datab(!\i2cprog_0|SD_COUNTER [1]),
	.datac(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER [5]),
	.datae(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector4~1 .extended_lut = "off";
defparam \i2cprog_0|Selector4~1 .lut_mask = 64'h1000024040000820;
defparam \i2cprog_0|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N27
cyclonev_lcell_comb \i2cprog_0|Selector4~0 (
// Equation(s):
// \i2cprog_0|Selector4~0_combout  = ( \i2cprog_0|SD_COUNTER [3] & ( \i2cprog_0|SD_COUNTER [5] & ( (!\i2cprog_0|Selector4~2_combout  & \i2cprog_0|ACK1~q ) ) ) ) # ( !\i2cprog_0|SD_COUNTER [3] & ( \i2cprog_0|SD_COUNTER [5] & ( (!\i2cprog_0|Selector4~1_combout 
//  & ((\i2cprog_0|ACK1~q ))) # (\i2cprog_0|Selector4~1_combout  & (\FPGA_I2C_SDAT~input_o )) ) ) ) # ( \i2cprog_0|SD_COUNTER [3] & ( !\i2cprog_0|SD_COUNTER [5] & ( (!\i2cprog_0|Selector4~1_combout  & ((\i2cprog_0|ACK1~q ))) # (\i2cprog_0|Selector4~1_combout 
//  & (\FPGA_I2C_SDAT~input_o )) ) ) ) # ( !\i2cprog_0|SD_COUNTER [3] & ( !\i2cprog_0|SD_COUNTER [5] & ( \i2cprog_0|ACK1~q  ) ) )

	.dataa(!\FPGA_I2C_SDAT~input_o ),
	.datab(!\i2cprog_0|Selector4~2_combout ),
	.datac(!\i2cprog_0|Selector4~1_combout ),
	.datad(!\i2cprog_0|ACK1~q ),
	.datae(!\i2cprog_0|SD_COUNTER [3]),
	.dataf(!\i2cprog_0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector4~0 .extended_lut = "off";
defparam \i2cprog_0|Selector4~0 .lut_mask = 64'h00FF05F505F500CC;
defparam \i2cprog_0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N2
dffeas \i2cprog_0|ACK1 (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|Selector4~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|ACK1 .is_wysiwyg = "true";
defparam \i2cprog_0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y77_N27
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[0]~6 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[0]~6_combout  = ( !\i2cprog_0|u0|LUT_index [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[0]~6 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[0]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \i2cprog_0|u0|LUT_index[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N54
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[5]~5 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[5]~5_combout  = (!\i2cprog_0|u0|LUT_index [5] & (!\i2cprog_0|u0|mstep [0] & \i2cprog_0|u0|mstep [1]))

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_index [5]),
	.datac(!\i2cprog_0|u0|mstep [0]),
	.datad(!\i2cprog_0|u0|mstep [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[5]~5 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[5]~5 .lut_mask = 64'h00C000C000C000C0;
defparam \i2cprog_0|u0|LUT_index[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N26
dffeas \i2cprog_0|u0|LUT_index[0] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_index[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|LUT_index[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[0] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N0
cyclonev_lcell_comb \i2cprog_0|u0|Add0~0 (
// Equation(s):
// \i2cprog_0|u0|Add0~0_combout  = ( \i2cprog_0|u0|LUT_index [0] & ( !\i2cprog_0|u0|LUT_index [1] ) ) # ( !\i2cprog_0|u0|LUT_index [0] & ( \i2cprog_0|u0|LUT_index [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Add0~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \i2cprog_0|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N14
dffeas \i2cprog_0|u0|LUT_index[1] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|Add0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|LUT_index[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[1] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N9
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[2]~4 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[2]~4_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( \i2cprog_0|u0|LUT_index [1] & ( ((!\i2cprog_0|u0|LUT_index [0]) # ((!\i2cprog_0|u0|mstep [1]) # (\i2cprog_0|u0|mstep [0]))) # (\i2cprog_0|u0|LUT_index [5]) ) ) ) # ( 
// !\i2cprog_0|u0|LUT_index [2] & ( \i2cprog_0|u0|LUT_index [1] & ( (!\i2cprog_0|u0|LUT_index [5] & (\i2cprog_0|u0|LUT_index [0] & (!\i2cprog_0|u0|mstep [0] & \i2cprog_0|u0|mstep [1]))) ) ) ) # ( \i2cprog_0|u0|LUT_index [2] & ( !\i2cprog_0|u0|LUT_index [1] ) 
// )

	.dataa(!\i2cprog_0|u0|LUT_index [5]),
	.datab(!\i2cprog_0|u0|LUT_index [0]),
	.datac(!\i2cprog_0|u0|mstep [0]),
	.datad(!\i2cprog_0|u0|mstep [1]),
	.datae(!\i2cprog_0|u0|LUT_index [2]),
	.dataf(!\i2cprog_0|u0|LUT_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[2]~4 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[2]~4 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \i2cprog_0|u0|LUT_index[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N53
dffeas \i2cprog_0|u0|LUT_index[2] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_index[2]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[2] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N12
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[3]~0 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[3]~0_combout  = ( \i2cprog_0|u0|LUT_index [1] & ( \i2cprog_0|u0|LUT_index [0] & ( (\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [5] & (\i2cprog_0|u0|mstep [1] & !\i2cprog_0|u0|mstep [0]))) ) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [5]),
	.datac(!\i2cprog_0|u0|mstep [1]),
	.datad(!\i2cprog_0|u0|mstep [0]),
	.datae(!\i2cprog_0|u0|LUT_index [1]),
	.dataf(!\i2cprog_0|u0|LUT_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[3]~0 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[3]~0 .lut_mask = 64'h0000000000000400;
defparam \i2cprog_0|u0|LUT_index[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N30
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[3]~3 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[3]~3_combout  = ( \i2cprog_0|u0|LUT_index[3]~0_combout  & ( !\i2cprog_0|u0|LUT_index [3] ) ) # ( !\i2cprog_0|u0|LUT_index[3]~0_combout  & ( \i2cprog_0|u0|LUT_index [3] ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[3]~3 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[3]~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \i2cprog_0|u0|LUT_index[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N47
dffeas \i2cprog_0|u0|LUT_index[3] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_index[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[3] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N21
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[4]~2 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[4]~2_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index[3]~0_combout ) # (!\i2cprog_0|u0|LUT_index [3]) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (\i2cprog_0|u0|LUT_index[3]~0_combout  & \i2cprog_0|u0|LUT_index 
// [3]) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_index[3]~0_combout ),
	.datac(gnd),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[4]~2 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[4]~2 .lut_mask = 64'h00330033FFCCFFCC;
defparam \i2cprog_0|u0|LUT_index[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N35
dffeas \i2cprog_0|u0|LUT_index[4] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_index[4]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[4] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N57
cyclonev_lcell_comb \i2cprog_0|u0|LUT_index[5]~1 (
// Equation(s):
// \i2cprog_0|u0|LUT_index[5]~1_combout  = ( \i2cprog_0|u0|LUT_index [5] & ( (!\i2cprog_0|u0|LUT_index [4]) # ((!\i2cprog_0|u0|LUT_index[3]~0_combout ) # (!\i2cprog_0|u0|LUT_index [3])) ) ) # ( !\i2cprog_0|u0|LUT_index [5] & ( (\i2cprog_0|u0|LUT_index [4] & 
// (\i2cprog_0|u0|LUT_index[3]~0_combout  & \i2cprog_0|u0|LUT_index [3])) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index[3]~0_combout ),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_index[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[5]~1 .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_index[5]~1 .lut_mask = 64'h00050005FFFAFFFA;
defparam \i2cprog_0|u0|LUT_index[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N8
dffeas \i2cprog_0|u0|LUT_index[5] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_index[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|LUT_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_index[5] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|LUT_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N39
cyclonev_lcell_comb \i2cprog_0|u0|mstep[0]~0 (
// Equation(s):
// \i2cprog_0|u0|mstep[0]~0_combout  = ( \i2cprog_0|u0|mstep [1] & ( \i2cprog_0|u0|mstep [0] ) ) # ( !\i2cprog_0|u0|mstep [1] & ( (!\i2cprog_0|u0|LUT_index [5] & ((!\i2cprog_0|u0|mstep [0]) # (\i2cprog_0|TRN_END~q ))) # (\i2cprog_0|u0|LUT_index [5] & 
// ((\i2cprog_0|u0|mstep [0]))) ) )

	.dataa(!\i2cprog_0|TRN_END~q ),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|mstep [0]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|mstep [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|mstep[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|mstep[0]~0 .extended_lut = "off";
defparam \i2cprog_0|u0|mstep[0]~0 .lut_mask = 64'hF05FF05F00FF00FF;
defparam \i2cprog_0|u0|mstep[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N50
dffeas \i2cprog_0|u0|mstep[0] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|mstep[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|mstep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|mstep[0] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|mstep[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N48
cyclonev_lcell_comb \i2cprog_0|u0|Mux4~0 (
// Equation(s):
// \i2cprog_0|u0|Mux4~0_combout  = ( \i2cprog_0|TRN_END~DUPLICATE_q  & ( (\i2cprog_0|u0|mstep [1] & \i2cprog_0|u0|mstep [0]) ) ) # ( !\i2cprog_0|TRN_END~DUPLICATE_q  & ( (\i2cprog_0|u0|mstep [0] & ((\i2cprog_0|ACK1~q ) # (\i2cprog_0|u0|mstep [1]))) ) )

	.dataa(!\i2cprog_0|u0|mstep [1]),
	.datab(gnd),
	.datac(!\i2cprog_0|ACK1~q ),
	.datad(!\i2cprog_0|u0|mstep [0]),
	.datae(gnd),
	.dataf(!\i2cprog_0|TRN_END~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux4~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux4~0 .lut_mask = 64'h005F005F00550055;
defparam \i2cprog_0|u0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N2
dffeas \i2cprog_0|u0|mstep[1] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|Mux4~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i2cprog_0|u0|LUT_index [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|mstep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|mstep[1] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|mstep[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N0
cyclonev_lcell_comb \i2cprog_0|u0|mgo~0 (
// Equation(s):
// \i2cprog_0|u0|mgo~0_combout  = ( \i2cprog_0|u0|mstep [0] & ( \i2cprog_0|u0|LUT_index [5] & ( \i2cprog_0|u0|mgo~q  ) ) ) # ( !\i2cprog_0|u0|mstep [0] & ( \i2cprog_0|u0|LUT_index [5] & ( \i2cprog_0|u0|mgo~q  ) ) ) # ( \i2cprog_0|u0|mstep [0] & ( 
// !\i2cprog_0|u0|LUT_index [5] & ( (\i2cprog_0|u0|mgo~q  & ((\i2cprog_0|u0|mstep [1]) # (\i2cprog_0|TRN_END~DUPLICATE_q ))) ) ) ) # ( !\i2cprog_0|u0|mstep [0] & ( !\i2cprog_0|u0|LUT_index [5] & ( (!\i2cprog_0|u0|mstep [1]) # (\i2cprog_0|u0|mgo~q ) ) ) )

	.dataa(!\i2cprog_0|u0|mgo~q ),
	.datab(!\i2cprog_0|TRN_END~DUPLICATE_q ),
	.datac(!\i2cprog_0|u0|mstep [1]),
	.datad(gnd),
	.datae(!\i2cprog_0|u0|mstep [0]),
	.dataf(!\i2cprog_0|u0|LUT_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|mgo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|mgo~0 .extended_lut = "off";
defparam \i2cprog_0|u0|mgo~0 .lut_mask = 64'hF5F5151555555555;
defparam \i2cprog_0|u0|mgo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N21
cyclonev_lcell_comb \i2cprog_0|u0|mgo~feeder (
// Equation(s):
// \i2cprog_0|u0|mgo~feeder_combout  = \i2cprog_0|u0|mgo~0_combout 

	.dataa(!\i2cprog_0|u0|mgo~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|mgo~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|mgo~feeder .extended_lut = "off";
defparam \i2cprog_0|u0|mgo~feeder .lut_mask = 64'h5555555555555555;
defparam \i2cprog_0|u0|mgo~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N23
dffeas \i2cprog_0|u0|mgo (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|mgo~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|mgo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|mgo .is_wysiwyg = "true";
defparam \i2cprog_0|u0|mgo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N48
cyclonev_lcell_comb \i2cprog_0|Add1~5 (
// Equation(s):
// \i2cprog_0|Add1~5_sumout  = SUM(( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  ) + ( GND ) + ( \i2cprog_0|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2cprog_0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2cprog_0|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Add1~5 .extended_lut = "off";
defparam \i2cprog_0|Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \i2cprog_0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N45
cyclonev_lcell_comb \i2cprog_0|SD_COUNTER~4 (
// Equation(s):
// \i2cprog_0|SD_COUNTER~4_combout  = ( \i2cprog_0|Add1~5_sumout  & ( !\i2cprog_0|u0|mgo~q  ) ) # ( !\i2cprog_0|Add1~5_sumout  )

	.dataa(!\i2cprog_0|u0|mgo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD_COUNTER~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER~4 .extended_lut = "off";
defparam \i2cprog_0|SD_COUNTER~4 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \i2cprog_0|SD_COUNTER~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y78_N47
dffeas \i2cprog_0|SD_COUNTER[6] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|SD_COUNTER~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|SD_COUNTER[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD_COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD_COUNTER[6] .is_wysiwyg = "true";
defparam \i2cprog_0|SD_COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N24
cyclonev_lcell_comb \i2cprog_0|Selector2~2 (
// Equation(s):
// \i2cprog_0|Selector2~2_combout  = ( \i2cprog_0|SD_COUNTER [4] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [0] & (\i2cprog_0|SD_COUNTER [2] & \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )) # (\i2cprog_0|SD_COUNTER [0] & 
// ((!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ))))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [0] $ (\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) # ( !\i2cprog_0|SD_COUNTER [4] & ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  $ 
// (!\i2cprog_0|SD_COUNTER [0]) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [2]),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER [0]),
	.datad(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector2~2 .extended_lut = "off";
defparam \i2cprog_0|Selector2~2 .lut_mask = 64'h3C3C3C3C3C433C43;
defparam \i2cprog_0|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y79_N48
cyclonev_lcell_comb \i2cprog_0|Selector2~1 (
// Equation(s):
// \i2cprog_0|Selector2~1_combout  = ( \i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  $ (!\i2cprog_0|SD_COUNTER [4]) ) ) ) # ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( 
// \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  $ (\i2cprog_0|SD_COUNTER [4]) ) ) ) # ( \i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & 
// (\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER [4])) # (\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [4]))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( 
// !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  $ (((\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER [4]))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.datab(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER [4]),
	.datad(gnd),
	.datae(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector2~1 .extended_lut = "off";
defparam \i2cprog_0|Selector2~1 .lut_mask = 64'hA9A95252A5A55A5A;
defparam \i2cprog_0|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N8
dffeas \i2cprog_0|SCLK (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SCLK .is_wysiwyg = "true";
defparam \i2cprog_0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N48
cyclonev_lcell_comb \i2cprog_0|Selector2~3 (
// Equation(s):
// \i2cprog_0|Selector2~3_combout  = ( \i2cprog_0|SD_COUNTER [2] & ( \i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [3] & (!\i2cprog_0|SCLK~q )) # (\i2cprog_0|SD_COUNTER [3] & ((\i2cprog_0|SD_COUNTER [1]))))) 
// # (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (((\i2cprog_0|SD_COUNTER [1])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER [2] & ( \i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (!\i2cprog_0|SCLK~q  & ((!\i2cprog_0|SD_COUNTER [3]) # 
// (!\i2cprog_0|SD_COUNTER [1])))) # (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (((\i2cprog_0|SD_COUNTER [1])))) ) ) ) # ( \i2cprog_0|SD_COUNTER [2] & ( !\i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (!\i2cprog_0|SCLK~q  & 
// (!\i2cprog_0|SD_COUNTER [3]))) # (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER [1])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER [2] & ( !\i2cprog_0|SD_COUNTER [0] & ( (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ((!\i2cprog_0|SCLK~q ) # 
// ((\i2cprog_0|SD_COUNTER [3] & \i2cprog_0|SD_COUNTER [1])))) # (\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER [1])))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\i2cprog_0|SCLK~q ),
	.datac(!\i2cprog_0|SD_COUNTER [3]),
	.datad(!\i2cprog_0|SD_COUNTER [1]),
	.datae(!\i2cprog_0|SD_COUNTER [2]),
	.dataf(!\i2cprog_0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector2~3 .extended_lut = "off";
defparam \i2cprog_0|Selector2~3 .lut_mask = 64'hDD8AD58088D580DF;
defparam \i2cprog_0|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N18
cyclonev_lcell_comb \i2cprog_0|Selector2~0 (
// Equation(s):
// \i2cprog_0|Selector2~0_combout  = ( \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [3]) # 
// (\i2cprog_0|SCLK~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q )))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q 
//  $ (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) ) # ( \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  $ (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) ) # ( 
// !\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  $ (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) )

	.dataa(!\i2cprog_0|SCLK~DUPLICATE_q ),
	.datab(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER [3]),
	.datad(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector2~0 .extended_lut = "off";
defparam \i2cprog_0|Selector2~0 .lut_mask = 64'h33CC33CC33CC33C4;
defparam \i2cprog_0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N6
cyclonev_lcell_comb \i2cprog_0|Selector2~4 (
// Equation(s):
// \i2cprog_0|Selector2~4_combout  = ( \i2cprog_0|Selector2~3_combout  & ( \i2cprog_0|Selector2~0_combout  & ( (!\i2cprog_0|SD_COUNTER [6] & (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & ((!\i2cprog_0|Selector2~1_combout )))) # (\i2cprog_0|SD_COUNTER [6] & 
// (((!\i2cprog_0|Selector2~2_combout )) # (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ))) ) ) ) # ( !\i2cprog_0|Selector2~3_combout  & ( \i2cprog_0|Selector2~0_combout  & ( (!\i2cprog_0|SD_COUNTER [6] & ((!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ) # 
// ((!\i2cprog_0|Selector2~1_combout )))) # (\i2cprog_0|SD_COUNTER [6] & (((!\i2cprog_0|Selector2~2_combout )) # (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ))) ) ) ) # ( \i2cprog_0|Selector2~3_combout  & ( !\i2cprog_0|Selector2~0_combout  & ( 
// (!\i2cprog_0|SD_COUNTER [6] & (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & ((!\i2cprog_0|Selector2~1_combout )))) # (\i2cprog_0|SD_COUNTER [6] & (!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (!\i2cprog_0|Selector2~2_combout ))) ) ) ) # ( 
// !\i2cprog_0|Selector2~3_combout  & ( !\i2cprog_0|Selector2~0_combout  & ( (!\i2cprog_0|SD_COUNTER [6] & ((!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ) # ((!\i2cprog_0|Selector2~1_combout )))) # (\i2cprog_0|SD_COUNTER [6] & 
// (!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (!\i2cprog_0|Selector2~2_combout ))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [6]),
	.datab(!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\i2cprog_0|Selector2~2_combout ),
	.datad(!\i2cprog_0|Selector2~1_combout ),
	.datae(!\i2cprog_0|Selector2~3_combout ),
	.dataf(!\i2cprog_0|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector2~4 .extended_lut = "off";
defparam \i2cprog_0|Selector2~4 .lut_mask = 64'hEAC86240FBD97351;
defparam \i2cprog_0|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N7
dffeas \i2cprog_0|SCLK~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SCLK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SCLK~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|SCLK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y78_N15
cyclonev_lcell_comb \i2cprog_0|I2C_SCLK~0 (
// Equation(s):
// \i2cprog_0|I2C_SCLK~0_combout  = ( !\i2cprog_0|SCLK~DUPLICATE_q  & ( \i2cprog_0|TRN_END~DUPLICATE_q  ) ) # ( \i2cprog_0|SCLK~DUPLICATE_q  & ( !\i2cprog_0|TRN_END~DUPLICATE_q  ) ) # ( !\i2cprog_0|SCLK~DUPLICATE_q  & ( !\i2cprog_0|TRN_END~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i2cprog_0|SCLK~DUPLICATE_q ),
	.dataf(!\i2cprog_0|TRN_END~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|I2C_SCLK~0 .extended_lut = "off";
defparam \i2cprog_0|I2C_SCLK~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \i2cprog_0|I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N33
cyclonev_lcell_comb \i2cprog_0|u0|LessThan1~0 (
// Equation(s):
// \i2cprog_0|u0|LessThan1~0_combout  = ( !\i2cprog_0|u0|LUT_index [5] & ( (!\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [3]) # ((!\i2cprog_0|u0|LUT_index [1] & !\i2cprog_0|u0|LUT_index [2])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [1]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [2]),
	.datad(!\i2cprog_0|u0|LUT_index [4]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LessThan1~0 .extended_lut = "off";
defparam \i2cprog_0|u0|LessThan1~0 .lut_mask = 64'hEC00EC0000000000;
defparam \i2cprog_0|u0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N18
cyclonev_lcell_comb \i2cprog_0|u0|i2c_data[22]~1 (
// Equation(s):
// \i2cprog_0|u0|i2c_data[22]~1_combout  = ( !\i2cprog_0|u0|LessThan1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|i2c_data[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[22]~1 .extended_lut = "off";
defparam \i2cprog_0|u0|i2c_data[22]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \i2cprog_0|u0|i2c_data[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N3
cyclonev_lcell_comb \i2cprog_0|u0|i2c_data[22]~0 (
// Equation(s):
// \i2cprog_0|u0|i2c_data[22]~0_combout  = ( !\i2cprog_0|u0|mstep [0] & ( (!\i2cprog_0|SCLK~q  & (\KEY[0]~input_o  & (!\i2cprog_0|u0|LUT_index [5] & !\i2cprog_0|u0|mstep [1]))) ) )

	.dataa(!\i2cprog_0|SCLK~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|mstep [1]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|mstep [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[22]~0 .extended_lut = "off";
defparam \i2cprog_0|u0|i2c_data[22]~0 .lut_mask = 64'h2000200000000000;
defparam \i2cprog_0|u0|i2c_data[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N19
dffeas \i2cprog_0|u0|i2c_data[22] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|i2c_data[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[22] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N3
cyclonev_lcell_comb \i2cprog_0|SD[22]~1 (
// Equation(s):
// \i2cprog_0|SD[22]~1_combout  = ( \i2cprog_0|SD[22]~0_combout  & ( (!\i2cprog_0|SD_COUNTER [0] & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|SD_COUNTER [0]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|SD[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|SD[22]~1 .extended_lut = "off";
defparam \i2cprog_0|SD[22]~1 .lut_mask = 64'h0000000000F000F0;
defparam \i2cprog_0|SD[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y77_N32
dffeas \i2cprog_0|SD[22] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[22] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y77_N34
dffeas \i2cprog_0|u0|i2c_data[18] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[18] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N44
dffeas \i2cprog_0|SD[18] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[18] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N6
cyclonev_lcell_comb \i2cprog_0|Selector0~16 (
// Equation(s):
// \i2cprog_0|Selector0~16_combout  = ( \i2cprog_0|SD_COUNTER [4] & ( \i2cprog_0|SD [18] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & \i2cprog_0|SD [22])))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & 
// (\i2cprog_0|SD_COUNTER [0] & (\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) ) # ( !\i2cprog_0|SD_COUNTER [4] & ( \i2cprog_0|SD [18] & ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  $ (\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) ) ) ) # ( \i2cprog_0|SD_COUNTER [4] & ( 
// !\i2cprog_0|SD [18] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & \i2cprog_0|SD [22])))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER [0] & (\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [0]),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD [22]),
	.datae(!\i2cprog_0|SD_COUNTER [4]),
	.dataf(!\i2cprog_0|SD [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~16 .extended_lut = "off";
defparam \i2cprog_0|Selector0~16 .lut_mask = 64'h000001C1C3C301C1;
defparam \i2cprog_0|Selector0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N51
cyclonev_lcell_comb \i2cprog_0|Selector0~15 (
// Equation(s):
// \i2cprog_0|Selector0~15_combout  = ( \i2cprog_0|SD_COUNTER [4] & ( \i2cprog_0|SD [18] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) # ((!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) # (\i2cprog_0|SD [22])) ) ) ) # ( !\i2cprog_0|SD_COUNTER [4] & ( \i2cprog_0|SD 
// [18] & ( (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) ) ) ) # ( \i2cprog_0|SD_COUNTER [4] & ( !\i2cprog_0|SD [18] & ( (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [22] & \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q )) 
// ) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD [22]),
	.datad(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(!\i2cprog_0|SD_COUNTER [4]),
	.dataf(!\i2cprog_0|SD [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~15 .extended_lut = "off";
defparam \i2cprog_0|Selector0~15 .lut_mask = 64'h000000030033FFCF;
defparam \i2cprog_0|Selector0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N3
cyclonev_lcell_comb \i2cprog_0|Selector0~17 (
// Equation(s):
// \i2cprog_0|Selector0~17_combout  = ( \i2cprog_0|Selector0~15_combout  & ( (!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ) # (\i2cprog_0|Selector0~16_combout ) ) ) # ( !\i2cprog_0|Selector0~15_combout  & ( (\i2cprog_0|Selector0~16_combout  & 
// \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|Selector0~16_combout ),
	.datad(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|Selector0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~17 .extended_lut = "off";
defparam \i2cprog_0|Selector0~17 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|Selector0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N18
cyclonev_lcell_comb \i2cprog_0|u0|Mux15~0 (
// Equation(s):
// \i2cprog_0|u0|Mux15~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [0] & ((!\i2cprog_0|u0|LUT_index [3]) # (!\i2cprog_0|u0|LUT_index [2] $ (!\i2cprog_0|u0|LUT_index [1])))) # (\i2cprog_0|u0|LUT_index [0] & 
// ((!\i2cprog_0|u0|LUT_index [2]) # (!\i2cprog_0|u0|LUT_index [3] $ (\i2cprog_0|u0|LUT_index [1])))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [3] & (((\i2cprog_0|u0|LUT_index [1])))) # (\i2cprog_0|u0|LUT_index [3] & 
// (\i2cprog_0|u0|LUT_index [2] & ((!\i2cprog_0|u0|LUT_index [0]) # (!\i2cprog_0|u0|LUT_index [1])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [0]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [2]),
	.datad(!\i2cprog_0|u0|LUT_index [1]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux15~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux15~0 .lut_mask = 64'h03CE03CEDEF9DEF9;
defparam \i2cprog_0|u0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N9
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[10] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [10] = ( \i2cprog_0|u0|Mux15~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [10]) ) ) # ( !\i2cprog_0|u0|Mux15~0_combout  & ( (\i2cprog_0|u0|LUT_data [10] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [10]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[10] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[10] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N10
dffeas \i2cprog_0|u0|i2c_data[10] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[10] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N49
dffeas \i2cprog_0|SD[10] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[10] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N39
cyclonev_lcell_comb \i2cprog_0|u0|Mux16~0 (
// Equation(s):
// \i2cprog_0|u0|Mux16~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [0] & (((!\i2cprog_0|u0|LUT_index [1]) # (!\i2cprog_0|u0|LUT_index [2])))) # (\i2cprog_0|u0|LUT_index [0] & (((\i2cprog_0|u0|LUT_index [3] & 
// !\i2cprog_0|u0|LUT_index [2])) # (\i2cprog_0|u0|LUT_index [1]))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (\i2cprog_0|u0|LUT_index [2] & ((!\i2cprog_0|u0|LUT_index [3]) # ((\i2cprog_0|u0|LUT_index [0] & \i2cprog_0|u0|LUT_index [1])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [0]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(!\i2cprog_0|u0|LUT_index [2]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux16~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux16~0 .lut_mask = 64'h00CD00CDBFA5BFA5;
defparam \i2cprog_0|u0|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N6
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[11] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [11] = ( \i2cprog_0|u0|Mux16~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [11]) ) ) # ( !\i2cprog_0|u0|Mux16~0_combout  & ( (\i2cprog_0|u0|LUT_data [11] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_data [11]),
	.datac(gnd),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[11] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[11] .lut_mask = 64'h00330033FF33FF33;
defparam \i2cprog_0|u0|LUT_data[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N7
dffeas \i2cprog_0|u0|i2c_data[11] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[11] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N41
dffeas \i2cprog_0|SD[11] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[11] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N45
cyclonev_lcell_comb \i2cprog_0|Selector0~8 (
// Equation(s):
// \i2cprog_0|Selector0~8_combout  = ( \i2cprog_0|SD [10] & ( \i2cprog_0|SD [11] ) ) # ( !\i2cprog_0|SD [10] & ( \i2cprog_0|SD [11] & ( \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) ) ) # ( \i2cprog_0|SD [10] & ( !\i2cprog_0|SD [11] & ( 
// !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(!\i2cprog_0|SD [10]),
	.dataf(!\i2cprog_0|SD [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~8 .extended_lut = "off";
defparam \i2cprog_0|Selector0~8 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \i2cprog_0|Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N0
cyclonev_lcell_comb \i2cprog_0|Selector0~5 (
// Equation(s):
// \i2cprog_0|Selector0~5_combout  = ( !\i2cprog_0|SDO~q  & ( (!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  $ (!\i2cprog_0|SD_COUNTER [0]))) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD_COUNTER [0]),
	.datad(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SDO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~5 .extended_lut = "off";
defparam \i2cprog_0|Selector0~5 .lut_mask = 64'h3C003C0000000000;
defparam \i2cprog_0|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N24
cyclonev_lcell_comb \i2cprog_0|u0|Mux18~0 (
// Equation(s):
// \i2cprog_0|u0|Mux18~0_combout  = ( \i2cprog_0|u0|LUT_index [1] & ( (\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [2]) # (!\i2cprog_0|u0|LUT_index [0]))) ) ) # ( !\i2cprog_0|u0|LUT_index [1] & ( (\i2cprog_0|u0|LUT_index [4] & 
// ((!\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index [2])) # (\i2cprog_0|u0|LUT_index [3] & ((\i2cprog_0|u0|LUT_index [0]) # (\i2cprog_0|u0|LUT_index [2]))))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [2]),
	.datad(!\i2cprog_0|u0|LUT_index [0]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux18~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux18~0 .lut_mask = 64'h4151415155505550;
defparam \i2cprog_0|u0|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N27
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[13] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [13] = ( \i2cprog_0|u0|Mux18~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [13]) ) ) # ( !\i2cprog_0|u0|Mux18~0_combout  & ( (\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|LUT_data [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|LUT_data [13]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[13] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[13] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i2cprog_0|u0|LUT_data[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N59
dffeas \i2cprog_0|u0|i2c_data[13] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[13] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N23
dffeas \i2cprog_0|SD[13] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[13] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N12
cyclonev_lcell_comb \i2cprog_0|u0|Mux17~0 (
// Equation(s):
// \i2cprog_0|u0|Mux17~0_combout  = ( \i2cprog_0|u0|LUT_index [3] & ( (!\i2cprog_0|u0|LUT_index [2] & (((!\i2cprog_0|u0|LUT_index [4] & !\i2cprog_0|u0|LUT_index [1])))) # (\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [1] $ 
// (((!\i2cprog_0|u0|LUT_index [0]) # (!\i2cprog_0|u0|LUT_index [4]))))) ) ) # ( !\i2cprog_0|u0|LUT_index [3] & ( (\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [2]) # (!\i2cprog_0|u0|LUT_index [0] $ (!\i2cprog_0|u0|LUT_index [1])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [0]),
	.datac(!\i2cprog_0|u0|LUT_index [4]),
	.datad(!\i2cprog_0|u0|LUT_index [1]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux17~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux17~0 .lut_mask = 64'h0B0E0B0EA154A154;
defparam \i2cprog_0|u0|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N18
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[12] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [12] = ( \i2cprog_0|u0|Mux17~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [12]) ) ) # ( !\i2cprog_0|u0|Mux17~0_combout  & ( (\i2cprog_0|u0|LUT_data [12] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [12]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[12] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[12] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N16
dffeas \i2cprog_0|u0|i2c_data[12] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[12] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N14
dffeas \i2cprog_0|SD[12] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[12] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N15
cyclonev_lcell_comb \i2cprog_0|Selector0~7 (
// Equation(s):
// \i2cprog_0|Selector0~7_combout  = ( \i2cprog_0|SD [13] & ( \i2cprog_0|SD [12] ) ) # ( !\i2cprog_0|SD [13] & ( \i2cprog_0|SD [12] & ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) ) ) # ( \i2cprog_0|SD [13] & ( !\i2cprog_0|SD [12] & ( 
// \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i2cprog_0|SD [13]),
	.dataf(!\i2cprog_0|SD [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~7 .extended_lut = "off";
defparam \i2cprog_0|Selector0~7 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \i2cprog_0|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N51
cyclonev_lcell_comb \i2cprog_0|u0|Mux20~0 (
// Equation(s):
// \i2cprog_0|u0|Mux20~0_combout  = ( \i2cprog_0|u0|LUT_index [0] & ( (!\i2cprog_0|u0|LUT_index [4] & (\i2cprog_0|u0|LUT_index [3] & (\i2cprog_0|u0|LUT_index [1] & !\i2cprog_0|u0|LUT_index [2]))) ) ) # ( !\i2cprog_0|u0|LUT_index [0] & ( 
// (!\i2cprog_0|u0|LUT_index [4] & (\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index [1] & \i2cprog_0|u0|LUT_index [2]))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(!\i2cprog_0|u0|LUT_index [2]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux20~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux20~0 .lut_mask = 64'h0020002002000200;
defparam \i2cprog_0|u0|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N57
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[15] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [15] = ( \i2cprog_0|u0|Mux20~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [15]) ) ) # ( !\i2cprog_0|u0|Mux20~0_combout  & ( (\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|LUT_data [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|LUT_data [15]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[15] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[15] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i2cprog_0|u0|LUT_data[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y77_N7
dffeas \i2cprog_0|u0|i2c_data[15] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[15] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N35
dffeas \i2cprog_0|SD[15] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[15] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N33
cyclonev_lcell_comb \i2cprog_0|u0|Mux19~0 (
// Equation(s):
// \i2cprog_0|u0|Mux19~0_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [3] & (\i2cprog_0|u0|LUT_index [0] & (!\i2cprog_0|u0|LUT_index [1] & \i2cprog_0|u0|LUT_index [4]))) # (\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index [4] 
// & (!\i2cprog_0|u0|LUT_index [0] $ (\i2cprog_0|u0|LUT_index [1])))) ) ) # ( !\i2cprog_0|u0|LUT_index [2] & ( (\i2cprog_0|u0|LUT_index [0] & (\i2cprog_0|u0|LUT_index [1] & (\i2cprog_0|u0|LUT_index [3] & !\i2cprog_0|u0|LUT_index [4]))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [0]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [3]),
	.datad(!\i2cprog_0|u0|LUT_index [4]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux19~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux19~0 .lut_mask = 64'h0100010009400940;
defparam \i2cprog_0|u0|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N42
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[14] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [14] = ( \i2cprog_0|u0|Mux19~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [14]) ) ) # ( !\i2cprog_0|u0|Mux19~0_combout  & ( (\i2cprog_0|u0|LUT_data [14] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_data [14]),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[14] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[14] .lut_mask = 64'h03030303F3F3F3F3;
defparam \i2cprog_0|u0|LUT_data[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N14
dffeas \i2cprog_0|u0|i2c_data[14] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[14] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y77_N17
dffeas \i2cprog_0|SD[14] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[14] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N24
cyclonev_lcell_comb \i2cprog_0|Selector0~6 (
// Equation(s):
// \i2cprog_0|Selector0~6_combout  = ( \i2cprog_0|SD [14] & ( (!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) # (\i2cprog_0|SD [15]) ) ) # ( !\i2cprog_0|SD [14] & ( (\i2cprog_0|SD [15] & \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|SD [15]),
	.datad(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~6 .extended_lut = "off";
defparam \i2cprog_0|Selector0~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y77_N36
cyclonev_lcell_comb \i2cprog_0|Selector0~9 (
// Equation(s):
// \i2cprog_0|Selector0~9_combout  = ( \i2cprog_0|Selector0~7_combout  & ( \i2cprog_0|Selector0~6_combout  & ( (!\i2cprog_0|SD_COUNTER [4] & (((\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )) # (\i2cprog_0|Selector0~8_combout ))) # (\i2cprog_0|SD_COUNTER [4] & 
// (((!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ) # (\i2cprog_0|Selector0~5_combout )))) ) ) ) # ( !\i2cprog_0|Selector0~7_combout  & ( \i2cprog_0|Selector0~6_combout  & ( (!\i2cprog_0|SD_COUNTER [4] & (\i2cprog_0|Selector0~8_combout  & 
// ((!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER [4] & (((!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ) # (\i2cprog_0|Selector0~5_combout )))) ) ) ) # ( \i2cprog_0|Selector0~7_combout  & ( !\i2cprog_0|Selector0~6_combout  & ( 
// (!\i2cprog_0|SD_COUNTER [4] & (((\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )) # (\i2cprog_0|Selector0~8_combout ))) # (\i2cprog_0|SD_COUNTER [4] & (((\i2cprog_0|Selector0~5_combout  & \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\i2cprog_0|Selector0~7_combout  & ( !\i2cprog_0|Selector0~6_combout  & ( (!\i2cprog_0|SD_COUNTER [4] & (\i2cprog_0|Selector0~8_combout  & ((!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER [4] & (((\i2cprog_0|Selector0~5_combout  & 
// \i2cprog_0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [4]),
	.datab(!\i2cprog_0|Selector0~8_combout ),
	.datac(!\i2cprog_0|Selector0~5_combout ),
	.datad(!\i2cprog_0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(!\i2cprog_0|Selector0~7_combout ),
	.dataf(!\i2cprog_0|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~9 .extended_lut = "off";
defparam \i2cprog_0|Selector0~9 .lut_mask = 64'h220522AF770577AF;
defparam \i2cprog_0|Selector0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N48
cyclonev_lcell_comb \i2cprog_0|u0|Mux9~0 (
// Equation(s):
// \i2cprog_0|u0|Mux9~0_combout  = ( \i2cprog_0|u0|LUT_index [0] & ( (!\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [4] $ ((\i2cprog_0|u0|LUT_index [3])))) # (\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [1] & ((!\i2cprog_0|u0|LUT_index 
// [4]) # (\i2cprog_0|u0|LUT_index [3])))) ) ) # ( !\i2cprog_0|u0|LUT_index [0] & ( (!\i2cprog_0|u0|LUT_index [3] & (((!\i2cprog_0|u0|LUT_index [2])))) # (\i2cprog_0|u0|LUT_index [3] & ((!\i2cprog_0|u0|LUT_index [4] & (!\i2cprog_0|u0|LUT_index [2] & 
// !\i2cprog_0|u0|LUT_index [1])) # (\i2cprog_0|u0|LUT_index [4] & (\i2cprog_0|u0|LUT_index [2] & \i2cprog_0|u0|LUT_index [1])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [2]),
	.datad(!\i2cprog_0|u0|LUT_index [1]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux9~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux9~0 .lut_mask = 64'hE0C1E0C19B909B90;
defparam \i2cprog_0|u0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N36
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[1] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [1] = ( \i2cprog_0|u0|Mux9~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [1]) ) ) # ( !\i2cprog_0|u0|Mux9~0_combout  & ( (\i2cprog_0|u0|LUT_data [1] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [1]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[1] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N37
dffeas \i2cprog_0|u0|i2c_data[1] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[1] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N29
dffeas \i2cprog_0|SD[1] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[1] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N39
cyclonev_lcell_comb \i2cprog_0|u0|Mux8~0 (
// Equation(s):
// \i2cprog_0|u0|Mux8~0_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [1] & ((!\i2cprog_0|u0|LUT_index [0] & (\i2cprog_0|u0|LUT_index [3] & \i2cprog_0|u0|LUT_index [4])) # (\i2cprog_0|u0|LUT_index [0] & ((!\i2cprog_0|u0|LUT_index 
// [4]))))) ) ) # ( !\i2cprog_0|u0|LUT_index [2] & ( (\i2cprog_0|u0|LUT_index [0] & (\i2cprog_0|u0|LUT_index [3] & \i2cprog_0|u0|LUT_index [4])) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [1]),
	.datab(!\i2cprog_0|u0|LUT_index [0]),
	.datac(!\i2cprog_0|u0|LUT_index [3]),
	.datad(!\i2cprog_0|u0|LUT_index [4]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux8~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux8~0 .lut_mask = 64'h0003000322082208;
defparam \i2cprog_0|u0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N36
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[2] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [2] = ( \i2cprog_0|u0|Mux8~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [2]) ) ) # ( !\i2cprog_0|u0|Mux8~0_combout  & ( (\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|LUT_data [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|LUT_data [2]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[2] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i2cprog_0|u0|LUT_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N37
dffeas \i2cprog_0|u0|i2c_data[2] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[2] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N26
dffeas \i2cprog_0|SD[2] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[2] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N27
cyclonev_lcell_comb \i2cprog_0|u0|Mux7~0 (
// Equation(s):
// \i2cprog_0|u0|Mux7~0_combout  = ( \i2cprog_0|u0|LUT_index [3] & ( (!\i2cprog_0|u0|LUT_index [2] & \i2cprog_0|u0|LUT_index [4]) ) ) # ( !\i2cprog_0|u0|LUT_index [3] & ( (!\i2cprog_0|u0|LUT_index [0] & ((!\i2cprog_0|u0|LUT_index [1] & 
// ((!\i2cprog_0|u0|LUT_index [4]))) # (\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [2])))) # (\i2cprog_0|u0|LUT_index [0] & (!\i2cprog_0|u0|LUT_index [2] & ((!\i2cprog_0|u0|LUT_index [4])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [0]),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(!\i2cprog_0|u0|LUT_index [4]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux7~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux7~0 .lut_mask = 64'hEA08EA0800AA00AA;
defparam \i2cprog_0|u0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N24
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[3] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [3] = ( \i2cprog_0|u0|Mux7~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [3]) ) ) # ( !\i2cprog_0|u0|Mux7~0_combout  & ( (\i2cprog_0|u0|LUT_data [3] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [3]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[3] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[3] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N26
dffeas \i2cprog_0|u0|i2c_data[3] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[3] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N32
dffeas \i2cprog_0|SD[3] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[3] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N45
cyclonev_lcell_comb \i2cprog_0|Selector0~10 (
// Equation(s):
// \i2cprog_0|Selector0~10_combout  = ( \i2cprog_0|SD_COUNTER [2] & ( \i2cprog_0|SD [3] & ( (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) # (\i2cprog_0|SD [2]) ) ) ) # ( !\i2cprog_0|SD_COUNTER [2] & ( \i2cprog_0|SD [3] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & 
// (\i2cprog_0|SD [1])) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [2]))) ) ) ) # ( \i2cprog_0|SD_COUNTER [2] & ( !\i2cprog_0|SD [3] & ( (\i2cprog_0|SD [2] & !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) ) # ( !\i2cprog_0|SD_COUNTER [2] & ( 
// !\i2cprog_0|SD [3] & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [1])) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [2]))) ) ) )

	.dataa(!\i2cprog_0|SD [1]),
	.datab(!\i2cprog_0|SD [2]),
	.datac(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i2cprog_0|SD_COUNTER [2]),
	.dataf(!\i2cprog_0|SD [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~10 .extended_lut = "off";
defparam \i2cprog_0|Selector0~10 .lut_mask = 64'h5353303053533F3F;
defparam \i2cprog_0|Selector0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N27
cyclonev_lcell_comb \i2cprog_0|u0|Mux10~0 (
// Equation(s):
// \i2cprog_0|u0|Mux10~0_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [3] & (\i2cprog_0|u0|LUT_index [0] & (!\i2cprog_0|u0|LUT_index [4] $ (!\i2cprog_0|u0|LUT_index [1])))) # (\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index 
// [4] & ((\i2cprog_0|u0|LUT_index [0]) # (\i2cprog_0|u0|LUT_index [1])))) ) ) # ( !\i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [3] & (\i2cprog_0|u0|LUT_index [1])) # (\i2cprog_0|u0|LUT_index [3] & 
// ((\i2cprog_0|u0|LUT_index [0]))))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [3]),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(!\i2cprog_0|u0|LUT_index [0]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux10~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux10~0 .lut_mask = 64'h082A082A026A026A;
defparam \i2cprog_0|u0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N45
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[0] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [0] = ( \i2cprog_0|u0|Mux10~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [0]) ) ) # ( !\i2cprog_0|u0|Mux10~0_combout  & ( (\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|LUT_data [0]) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [5]),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[0] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[0] .lut_mask = 64'h05050505AFAFAFAF;
defparam \i2cprog_0|u0|LUT_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N32
dffeas \i2cprog_0|u0|i2c_data[0] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[0] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y78_N5
dffeas \i2cprog_0|SD[0] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[0] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N0
cyclonev_lcell_comb \i2cprog_0|Selector0~11 (
// Equation(s):
// \i2cprog_0|Selector0~11_combout  = ( \i2cprog_0|SD [0] & ( \i2cprog_0|SD [1] & ( (\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) ) # ( !\i2cprog_0|SD [0] & ( \i2cprog_0|SD [1] & ( (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q 
//  & \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) ) ) ) # ( \i2cprog_0|SD [0] & ( !\i2cprog_0|SD [1] & ( !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  $ (!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(!\i2cprog_0|SD [0]),
	.dataf(!\i2cprog_0|SD [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~11 .extended_lut = "off";
defparam \i2cprog_0|Selector0~11 .lut_mask = 64'h000033CC003333FF;
defparam \i2cprog_0|Selector0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y78_N6
cyclonev_lcell_comb \i2cprog_0|Selector0~12 (
// Equation(s):
// \i2cprog_0|Selector0~12_combout  = ( \i2cprog_0|SDO~q  & ( (\i2cprog_0|SD_COUNTER [0] & (!\i2cprog_0|SD_COUNTER [2] & !\i2cprog_0|SD_COUNTER [1])) ) ) # ( !\i2cprog_0|SDO~q  & ( (!\i2cprog_0|SD_COUNTER [0] & ((!\i2cprog_0|SD_COUNTER [2]) # 
// (\i2cprog_0|SD_COUNTER [1]))) # (\i2cprog_0|SD_COUNTER [0] & ((!\i2cprog_0|SD_COUNTER [1]))) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD_COUNTER [0]),
	.datac(!\i2cprog_0|SD_COUNTER [2]),
	.datad(!\i2cprog_0|SD_COUNTER [1]),
	.datae(gnd),
	.dataf(!\i2cprog_0|SDO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~12 .extended_lut = "off";
defparam \i2cprog_0|Selector0~12 .lut_mask = 64'hF3CCF3CC30003000;
defparam \i2cprog_0|Selector0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N36
cyclonev_lcell_comb \i2cprog_0|Selector0~13 (
// Equation(s):
// \i2cprog_0|Selector0~13_combout  = ( \i2cprog_0|Selector0~11_combout  & ( \i2cprog_0|Selector0~12_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & ((!\i2cprog_0|SDO~q ) # ((\i2cprog_0|SD_COUNTER [4])))) # (\i2cprog_0|SD_COUNTER [3] & (((!\i2cprog_0|SD_COUNTER 
// [4]) # (\i2cprog_0|Selector0~10_combout )))) ) ) ) # ( !\i2cprog_0|Selector0~11_combout  & ( \i2cprog_0|Selector0~12_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & (!\i2cprog_0|SDO~q  & (!\i2cprog_0|SD_COUNTER [4]))) # (\i2cprog_0|SD_COUNTER [3] & 
// (((!\i2cprog_0|SD_COUNTER [4]) # (\i2cprog_0|Selector0~10_combout )))) ) ) ) # ( \i2cprog_0|Selector0~11_combout  & ( !\i2cprog_0|Selector0~12_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & ((!\i2cprog_0|SDO~q ) # ((\i2cprog_0|SD_COUNTER [4])))) # 
// (\i2cprog_0|SD_COUNTER [3] & (((\i2cprog_0|SD_COUNTER [4] & \i2cprog_0|Selector0~10_combout )))) ) ) ) # ( !\i2cprog_0|Selector0~11_combout  & ( !\i2cprog_0|Selector0~12_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & (!\i2cprog_0|SDO~q  & 
// (!\i2cprog_0|SD_COUNTER [4]))) # (\i2cprog_0|SD_COUNTER [3] & (((\i2cprog_0|SD_COUNTER [4] & \i2cprog_0|Selector0~10_combout )))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [3]),
	.datab(!\i2cprog_0|SDO~q ),
	.datac(!\i2cprog_0|SD_COUNTER [4]),
	.datad(!\i2cprog_0|Selector0~10_combout ),
	.datae(!\i2cprog_0|Selector0~11_combout ),
	.dataf(!\i2cprog_0|Selector0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~13 .extended_lut = "off";
defparam \i2cprog_0|Selector0~13 .lut_mask = 64'h80858A8FD0D5DADF;
defparam \i2cprog_0|Selector0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N45
cyclonev_lcell_comb \i2cprog_0|u0|Mux12~0 (
// Equation(s):
// \i2cprog_0|u0|Mux12~0_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [4] & (!\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [0]))) # (\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [1]) # 
// ((!\i2cprog_0|u0|LUT_index [3])))) ) ) # ( !\i2cprog_0|u0|LUT_index [2] & ( (\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [1] $ (\i2cprog_0|u0|LUT_index [3])) # (\i2cprog_0|u0|LUT_index [0]))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [0]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux12~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux12~0 .lut_mask = 64'h45154515D5C4D5C4;
defparam \i2cprog_0|u0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N42
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[7] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [7] = ( \i2cprog_0|u0|LUT_data [7] & ( (\i2cprog_0|u0|Mux12~0_combout ) # (\i2cprog_0|u0|LUT_index [5]) ) ) # ( !\i2cprog_0|u0|LUT_data [7] & ( (!\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[7] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[7] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \i2cprog_0|u0|LUT_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N44
dffeas \i2cprog_0|u0|i2c_data[7] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[7] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y78_N56
dffeas \i2cprog_0|SD[7] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[7] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N33
cyclonev_lcell_comb \i2cprog_0|Selector0~1 (
// Equation(s):
// \i2cprog_0|Selector0~1_combout  = ( !\i2cprog_0|SD_COUNTER [2] & ( \i2cprog_0|SDO~q  & ( (\i2cprog_0|SD [7] & !\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ) ) ) ) # ( \i2cprog_0|SD_COUNTER [2] & ( !\i2cprog_0|SDO~q  & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & 
// !\i2cprog_0|SD_COUNTER [0]) ) ) ) # ( !\i2cprog_0|SD_COUNTER [2] & ( !\i2cprog_0|SDO~q  & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [7])) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD_COUNTER [0]))) ) ) )

	.dataa(gnd),
	.datab(!\i2cprog_0|SD [7]),
	.datac(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER [0]),
	.datae(!\i2cprog_0|SD_COUNTER [2]),
	.dataf(!\i2cprog_0|SDO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~1 .extended_lut = "off";
defparam \i2cprog_0|Selector0~1 .lut_mask = 64'h303FF00030300000;
defparam \i2cprog_0|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N51
cyclonev_lcell_comb \i2cprog_0|u0|Mux1~0 (
// Equation(s):
// \i2cprog_0|u0|Mux1~0_combout  = ( \i2cprog_0|u0|LUT_index [2] & ( (!\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [3] $ (((\i2cprog_0|u0|LUT_index [0]) # (\i2cprog_0|u0|LUT_index [4]))))) ) ) # ( !\i2cprog_0|u0|LUT_index [2] & ( 
// (!\i2cprog_0|u0|LUT_index [4] & ((!\i2cprog_0|u0|LUT_index [3]))) # (\i2cprog_0|u0|LUT_index [4] & (!\i2cprog_0|u0|LUT_index [0] & \i2cprog_0|u0|LUT_index [3])) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [4]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [0]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux1~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux1~0 .lut_mask = 64'hAA50AA50804C804C;
defparam \i2cprog_0|u0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N54
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[4] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [4] = (!\i2cprog_0|u0|LUT_index [5] & (\i2cprog_0|u0|Mux1~0_combout )) # (\i2cprog_0|u0|LUT_index [5] & ((\i2cprog_0|u0|LUT_data [4])))

	.dataa(gnd),
	.datab(!\i2cprog_0|u0|LUT_index [5]),
	.datac(!\i2cprog_0|u0|Mux1~0_combout ),
	.datad(!\i2cprog_0|u0|LUT_data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[4] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[4] .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \i2cprog_0|u0|LUT_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y78_N40
dffeas \i2cprog_0|u0|i2c_data[4] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|LUT_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[4] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y78_N25
dffeas \i2cprog_0|SD[4] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[4] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N3
cyclonev_lcell_comb \i2cprog_0|u0|Mux0~0 (
// Equation(s):
// \i2cprog_0|u0|Mux0~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [2] & ((!\i2cprog_0|u0|LUT_index [3]) # ((\i2cprog_0|u0|LUT_index [1] & !\i2cprog_0|u0|LUT_index [0])))) # (\i2cprog_0|u0|LUT_index [2] & 
// ((!\i2cprog_0|u0|LUT_index [1] & ((\i2cprog_0|u0|LUT_index [3]))) # (\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [0] & !\i2cprog_0|u0|LUT_index [3])))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [3] & 
// ((!\i2cprog_0|u0|LUT_index [2] & (\i2cprog_0|u0|LUT_index [1])) # (\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [1] & !\i2cprog_0|u0|LUT_index [0])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [0]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux0~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux0~0 .lut_mask = 64'h62006200BA64BA64;
defparam \i2cprog_0|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y77_N48
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[5] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [5] = ( \i2cprog_0|u0|Mux0~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [5]) ) ) # ( !\i2cprog_0|u0|Mux0~0_combout  & ( (\i2cprog_0|u0|LUT_data [5] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [5]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[5] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y77_N49
dffeas \i2cprog_0|u0|i2c_data[5] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[5] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y78_N35
dffeas \i2cprog_0|SD[5] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[5] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N9
cyclonev_lcell_comb \i2cprog_0|Selector0~3 (
// Equation(s):
// \i2cprog_0|Selector0~3_combout  = ( \i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [4])) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [5]))) ) ) # ( !\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q  & 
// ( (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [3]))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [4])) ) )

	.dataa(!\i2cprog_0|SD [4]),
	.datab(!\i2cprog_0|SD [5]),
	.datac(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~3 .extended_lut = "off";
defparam \i2cprog_0|Selector0~3 .lut_mask = 64'h05F505F553535353;
defparam \i2cprog_0|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N15
cyclonev_lcell_comb \i2cprog_0|u0|Mux13~0 (
// Equation(s):
// \i2cprog_0|u0|Mux13~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index [3] $ (((!\i2cprog_0|u0|LUT_index [0] & \i2cprog_0|u0|LUT_index [1]))))) # (\i2cprog_0|u0|LUT_index [2] & 
// (!\i2cprog_0|u0|LUT_index [0] $ (((!\i2cprog_0|u0|LUT_index [1] & !\i2cprog_0|u0|LUT_index [3]))))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (\i2cprog_0|u0|LUT_index [1] & (\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index [2] $ 
// (!\i2cprog_0|u0|LUT_index [0])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [0]),
	.datac(!\i2cprog_0|u0|LUT_index [1]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux13~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux13~0 .lut_mask = 64'h00060006B64CB64C;
defparam \i2cprog_0|u0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N54
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[8] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [8] = ( \i2cprog_0|u0|Mux13~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [8]) ) ) # ( !\i2cprog_0|u0|Mux13~0_combout  & ( (\i2cprog_0|u0|LUT_data [8] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [8]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[8] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[8] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N55
dffeas \i2cprog_0|u0|i2c_data[8] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[8] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y78_N32
dffeas \i2cprog_0|SD[8] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[8] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N30
cyclonev_lcell_comb \i2cprog_0|u0|Mux14~0 (
// Equation(s):
// \i2cprog_0|u0|Mux14~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [3] & ((!\i2cprog_0|u0|LUT_index [0] & ((\i2cprog_0|u0|LUT_index [2]) # (\i2cprog_0|u0|LUT_index [1]))) # (\i2cprog_0|u0|LUT_index [0] & 
// ((!\i2cprog_0|u0|LUT_index [2]))))) # (\i2cprog_0|u0|LUT_index [3] & (!\i2cprog_0|u0|LUT_index [0] $ ((\i2cprog_0|u0|LUT_index [1])))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [0] & (\i2cprog_0|u0|LUT_index [1] & 
// (\i2cprog_0|u0|LUT_index [2] & \i2cprog_0|u0|LUT_index [3]))) # (\i2cprog_0|u0|LUT_index [0] & (((!\i2cprog_0|u0|LUT_index [2]) # (!\i2cprog_0|u0|LUT_index [3])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [0]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [2]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux14~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux14~0 .lut_mask = 64'h555255527A997A99;
defparam \i2cprog_0|u0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N0
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[9] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [9] = ( \i2cprog_0|u0|Mux14~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [9]) ) ) # ( !\i2cprog_0|u0|Mux14~0_combout  & ( (\i2cprog_0|u0|LUT_data [9] & \i2cprog_0|u0|LUT_index [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_data [9]),
	.datad(!\i2cprog_0|u0|LUT_index [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[9] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[9] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i2cprog_0|u0|LUT_data[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N1
dffeas \i2cprog_0|u0|i2c_data[9] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[9] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y78_N43
dffeas \i2cprog_0|SD[9] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[9] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N51
cyclonev_lcell_comb \i2cprog_0|Selector0~0 (
// Equation(s):
// \i2cprog_0|Selector0~0_combout  = ( \i2cprog_0|SD [9] & ( (\i2cprog_0|SD_COUNTER [2]) # (\i2cprog_0|SD [8]) ) ) # ( !\i2cprog_0|SD [9] & ( (\i2cprog_0|SD [8] & !\i2cprog_0|SD_COUNTER [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|SD [8]),
	.datad(!\i2cprog_0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~0 .extended_lut = "off";
defparam \i2cprog_0|Selector0~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \i2cprog_0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N57
cyclonev_lcell_comb \i2cprog_0|u0|Mux11~0 (
// Equation(s):
// \i2cprog_0|u0|Mux11~0_combout  = ( \i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [2] & (\i2cprog_0|u0|LUT_index [1] & ((!\i2cprog_0|u0|LUT_index [0]) # (\i2cprog_0|u0|LUT_index [3])))) # (\i2cprog_0|u0|LUT_index [2] & (!\i2cprog_0|u0|LUT_index 
// [1] & (!\i2cprog_0|u0|LUT_index [0] & \i2cprog_0|u0|LUT_index [3]))) ) ) # ( !\i2cprog_0|u0|LUT_index [4] & ( (!\i2cprog_0|u0|LUT_index [2] & (\i2cprog_0|u0|LUT_index [1] & ((!\i2cprog_0|u0|LUT_index [3])))) # (\i2cprog_0|u0|LUT_index [2] & 
// ((!\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [0] $ (\i2cprog_0|u0|LUT_index [3]))) # (\i2cprog_0|u0|LUT_index [1] & (!\i2cprog_0|u0|LUT_index [0] & \i2cprog_0|u0|LUT_index [3])))) ) )

	.dataa(!\i2cprog_0|u0|LUT_index [2]),
	.datab(!\i2cprog_0|u0|LUT_index [1]),
	.datac(!\i2cprog_0|u0|LUT_index [0]),
	.datad(!\i2cprog_0|u0|LUT_index [3]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|LUT_index [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|Mux11~0 .extended_lut = "off";
defparam \i2cprog_0|u0|Mux11~0 .lut_mask = 64'h6214621420622062;
defparam \i2cprog_0|u0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y77_N21
cyclonev_lcell_comb \i2cprog_0|u0|LUT_data[6] (
// Equation(s):
// \i2cprog_0|u0|LUT_data [6] = ( \i2cprog_0|u0|Mux11~0_combout  & ( (!\i2cprog_0|u0|LUT_index [5]) # (\i2cprog_0|u0|LUT_data [6]) ) ) # ( !\i2cprog_0|u0|Mux11~0_combout  & ( (\i2cprog_0|u0|LUT_index [5] & \i2cprog_0|u0|LUT_data [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2cprog_0|u0|LUT_index [5]),
	.datad(!\i2cprog_0|u0|LUT_data [6]),
	.datae(gnd),
	.dataf(!\i2cprog_0|u0|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|u0|LUT_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|u0|LUT_data[6] .extended_lut = "off";
defparam \i2cprog_0|u0|LUT_data[6] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i2cprog_0|u0|LUT_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y77_N22
dffeas \i2cprog_0|u0|i2c_data[6] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|u0|LUT_data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2cprog_0|u0|i2c_data[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|u0|i2c_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|u0|i2c_data[6] .is_wysiwyg = "true";
defparam \i2cprog_0|u0|i2c_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y78_N58
dffeas \i2cprog_0|SD[6] (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|u0|i2c_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2cprog_0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SD[6] .is_wysiwyg = "true";
defparam \i2cprog_0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N27
cyclonev_lcell_comb \i2cprog_0|Selector0~2 (
// Equation(s):
// \i2cprog_0|Selector0~2_combout  = ( \i2cprog_0|SD [7] & ( (!\i2cprog_0|SD_COUNTER [2] & ((!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [5]))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [6])))) # (\i2cprog_0|SD_COUNTER [2] & 
// (((\i2cprog_0|SD [6])) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ))) ) ) # ( !\i2cprog_0|SD [7] & ( (!\i2cprog_0|SD_COUNTER [2] & ((!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & ((\i2cprog_0|SD [5]))) # (\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD 
// [6])))) # (\i2cprog_0|SD_COUNTER [2] & (!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q  & (\i2cprog_0|SD [6]))) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [2]),
	.datab(!\i2cprog_0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\i2cprog_0|SD [6]),
	.datad(!\i2cprog_0|SD [5]),
	.datae(gnd),
	.dataf(!\i2cprog_0|SD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~2 .extended_lut = "off";
defparam \i2cprog_0|Selector0~2 .lut_mask = 64'h068E068E179F179F;
defparam \i2cprog_0|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N12
cyclonev_lcell_comb \i2cprog_0|Selector0~4 (
// Equation(s):
// \i2cprog_0|Selector0~4_combout  = ( \i2cprog_0|Selector0~0_combout  & ( \i2cprog_0|Selector0~2_combout  & ( ((!\i2cprog_0|SD_COUNTER [4] & ((\i2cprog_0|Selector0~3_combout ))) # (\i2cprog_0|SD_COUNTER [4] & (\i2cprog_0|Selector0~1_combout ))) # 
// (\i2cprog_0|SD_COUNTER [3]) ) ) ) # ( !\i2cprog_0|Selector0~0_combout  & ( \i2cprog_0|Selector0~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & ((!\i2cprog_0|SD_COUNTER [4] & ((\i2cprog_0|Selector0~3_combout ))) # (\i2cprog_0|SD_COUNTER [4] & 
// (\i2cprog_0|Selector0~1_combout )))) # (\i2cprog_0|SD_COUNTER [3] & (!\i2cprog_0|SD_COUNTER [4])) ) ) ) # ( \i2cprog_0|Selector0~0_combout  & ( !\i2cprog_0|Selector0~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & ((!\i2cprog_0|SD_COUNTER [4] & 
// ((\i2cprog_0|Selector0~3_combout ))) # (\i2cprog_0|SD_COUNTER [4] & (\i2cprog_0|Selector0~1_combout )))) # (\i2cprog_0|SD_COUNTER [3] & (\i2cprog_0|SD_COUNTER [4])) ) ) ) # ( !\i2cprog_0|Selector0~0_combout  & ( !\i2cprog_0|Selector0~2_combout  & ( 
// (!\i2cprog_0|SD_COUNTER [3] & ((!\i2cprog_0|SD_COUNTER [4] & ((\i2cprog_0|Selector0~3_combout ))) # (\i2cprog_0|SD_COUNTER [4] & (\i2cprog_0|Selector0~1_combout )))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [3]),
	.datab(!\i2cprog_0|SD_COUNTER [4]),
	.datac(!\i2cprog_0|Selector0~1_combout ),
	.datad(!\i2cprog_0|Selector0~3_combout ),
	.datae(!\i2cprog_0|Selector0~0_combout ),
	.dataf(!\i2cprog_0|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~4 .extended_lut = "off";
defparam \i2cprog_0|Selector0~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \i2cprog_0|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N54
cyclonev_lcell_comb \i2cprog_0|Selector0~14 (
// Equation(s):
// \i2cprog_0|Selector0~14_combout  = ( \i2cprog_0|Selector0~13_combout  & ( \i2cprog_0|Selector0~4_combout  & ( (\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & ((!\i2cprog_0|Selector0~9_combout ))) # 
// (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (!\i2cprog_0|Selector0~17_combout )))) ) ) ) # ( !\i2cprog_0|Selector0~13_combout  & ( \i2cprog_0|Selector0~4_combout  & ( (!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (((!\i2cprog_0|Selector0~9_combout ) # 
// (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (!\i2cprog_0|Selector0~17_combout  & ((\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q )))) ) ) ) # ( \i2cprog_0|Selector0~13_combout  & ( !\i2cprog_0|Selector0~4_combout  & ( 
// (!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & (((!\i2cprog_0|Selector0~9_combout  & \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & ((!\i2cprog_0|Selector0~17_combout ) # ((!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q )))) ) ) ) 
// # ( !\i2cprog_0|Selector0~13_combout  & ( !\i2cprog_0|Selector0~4_combout  & ( (!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ) # ((!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & ((!\i2cprog_0|Selector0~9_combout ))) # (\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q  & 
// (!\i2cprog_0|Selector0~17_combout ))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\i2cprog_0|Selector0~17_combout ),
	.datac(!\i2cprog_0|Selector0~9_combout ),
	.datad(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datae(!\i2cprog_0|Selector0~13_combout ),
	.dataf(!\i2cprog_0|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector0~14 .extended_lut = "off";
defparam \i2cprog_0|Selector0~14 .lut_mask = 64'hFFE455E4AAE400E4;
defparam \i2cprog_0|Selector0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y78_N55
dffeas \i2cprog_0|SDO (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(\i2cprog_0|Selector0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|SDO .is_wysiwyg = "true";
defparam \i2cprog_0|SDO .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y78_N20
dffeas \i2cprog_0|ACK_enable~DUPLICATE (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|Selector3~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|ACK_enable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|ACK_enable~DUPLICATE .is_wysiwyg = "true";
defparam \i2cprog_0|ACK_enable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N36
cyclonev_lcell_comb \i2cprog_0|Selector3~0 (
// Equation(s):
// \i2cprog_0|Selector3~0_combout  = ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER [2] & (!\i2cprog_0|ACK_enable~DUPLICATE_q  & ((\i2cprog_0|SD_COUNTER [5]) # (\i2cprog_0|SD_COUNTER [1])))) # 
// (\i2cprog_0|SD_COUNTER [2] & ((!\i2cprog_0|ACK_enable~DUPLICATE_q ) # ((\i2cprog_0|SD_COUNTER [1] & \i2cprog_0|SD_COUNTER [5])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER [2] & 
// ((!\i2cprog_0|SD_COUNTER [5] & (!\i2cprog_0|SD_COUNTER [1])) # (\i2cprog_0|SD_COUNTER [5] & ((!\i2cprog_0|ACK_enable~DUPLICATE_q ))))) # (\i2cprog_0|SD_COUNTER [2] & (((!\i2cprog_0|ACK_enable~DUPLICATE_q )))) ) ) ) # ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q 
//  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [2]),
	.datab(!\i2cprog_0|SD_COUNTER [1]),
	.datac(!\i2cprog_0|ACK_enable~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER [5]),
	.datae(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector3~0 .extended_lut = "off";
defparam \i2cprog_0|Selector3~0 .lut_mask = 64'hF0F0F0F0D8F070F1;
defparam \i2cprog_0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N54
cyclonev_lcell_comb \i2cprog_0|Selector3~1 (
// Equation(s):
// \i2cprog_0|Selector3~1_combout  = ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( 
// !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) ) # ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|ACK_enable~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [1]) # ((!\i2cprog_0|SD_COUNTER [5]) # 
// (\i2cprog_0|SD_COUNTER [2])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|ACK_enable~DUPLICATE_q  & (((!\i2cprog_0|SD_COUNTER [2]) # (!\i2cprog_0|SD_COUNTER [5])) # (\i2cprog_0|SD_COUNTER 
// [1]))) # (\i2cprog_0|ACK_enable~DUPLICATE_q  & (\i2cprog_0|SD_COUNTER [1] & (!\i2cprog_0|SD_COUNTER [2] & \i2cprog_0|SD_COUNTER [5]))) ) ) )

	.dataa(!\i2cprog_0|ACK_enable~DUPLICATE_q ),
	.datab(!\i2cprog_0|SD_COUNTER [1]),
	.datac(!\i2cprog_0|SD_COUNTER [2]),
	.datad(!\i2cprog_0|SD_COUNTER [5]),
	.datae(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector3~1 .extended_lut = "off";
defparam \i2cprog_0|Selector3~1 .lut_mask = 64'hAAB2AA8AAAAAAAAA;
defparam \i2cprog_0|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N30
cyclonev_lcell_comb \i2cprog_0|Selector3~2 (
// Equation(s):
// \i2cprog_0|Selector3~2_combout  = ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( \i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( 
// !\i2cprog_0|ACK_enable~DUPLICATE_q  ) ) ) # ( \i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|ACK_enable~DUPLICATE_q  & ((!\i2cprog_0|SD_COUNTER [2]) # ((\i2cprog_0|SD_COUNTER [5]) # (\i2cprog_0|SD_COUNTER 
// [1])))) ) ) ) # ( !\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q  & ( !\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q  & ( (!\i2cprog_0|SD_COUNTER [2] & (((!\i2cprog_0|ACK_enable~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER [2] & ((!\i2cprog_0|SD_COUNTER [5] & 
// (!\i2cprog_0|SD_COUNTER [1])) # (\i2cprog_0|SD_COUNTER [5] & ((!\i2cprog_0|ACK_enable~DUPLICATE_q ))))) ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [2]),
	.datab(!\i2cprog_0|SD_COUNTER [1]),
	.datac(!\i2cprog_0|ACK_enable~DUPLICATE_q ),
	.datad(!\i2cprog_0|SD_COUNTER [5]),
	.datae(!\i2cprog_0|SD_COUNTER[0]~DUPLICATE_q ),
	.dataf(!\i2cprog_0|SD_COUNTER[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector3~2 .extended_lut = "off";
defparam \i2cprog_0|Selector3~2 .lut_mask = 64'hE4F0B0F0F0F0F0F0;
defparam \i2cprog_0|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y78_N42
cyclonev_lcell_comb \i2cprog_0|Selector3~3 (
// Equation(s):
// \i2cprog_0|Selector3~3_combout  = ( \i2cprog_0|Selector3~1_combout  & ( \i2cprog_0|Selector3~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & (\i2cprog_0|ACK_enable~q  & ((!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER [3] & 
// (((!\i2cprog_0|Selector3~0_combout  & \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) ) ) ) # ( !\i2cprog_0|Selector3~1_combout  & ( \i2cprog_0|Selector3~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & (((\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )) # 
// (\i2cprog_0|ACK_enable~q ))) # (\i2cprog_0|SD_COUNTER [3] & (((!\i2cprog_0|Selector3~0_combout  & \i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) ) ) ) # ( \i2cprog_0|Selector3~1_combout  & ( !\i2cprog_0|Selector3~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & 
// (\i2cprog_0|ACK_enable~q  & ((!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) # (\i2cprog_0|SD_COUNTER [3] & (((!\i2cprog_0|Selector3~0_combout ) # (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) ) ) ) # ( !\i2cprog_0|Selector3~1_combout  & ( 
// !\i2cprog_0|Selector3~2_combout  & ( (!\i2cprog_0|SD_COUNTER [3] & (((\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )) # (\i2cprog_0|ACK_enable~q ))) # (\i2cprog_0|SD_COUNTER [3] & (((!\i2cprog_0|Selector3~0_combout ) # (!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\i2cprog_0|SD_COUNTER [3]),
	.datab(!\i2cprog_0|ACK_enable~q ),
	.datac(!\i2cprog_0|Selector3~0_combout ),
	.datad(!\i2cprog_0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(!\i2cprog_0|Selector3~1_combout ),
	.dataf(!\i2cprog_0|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2cprog_0|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2cprog_0|Selector3~3 .extended_lut = "off";
defparam \i2cprog_0|Selector3~3 .lut_mask = 64'h77FA775022FA2250;
defparam \i2cprog_0|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y78_N19
dffeas \i2cprog_0|ACK_enable (
	.clk(\i2cprog_0|mi2c_ctrl_clk~q ),
	.d(gnd),
	.asdata(\i2cprog_0|Selector3~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2cprog_0|ACK_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2cprog_0|ACK_enable .is_wysiwyg = "true";
defparam \i2cprog_0|ACK_enable .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N0
cyclonev_lcell_comb \D0|Add0~25 (
// Equation(s):
// \D0|Add0~25_sumout  = SUM(( \D0|layer1_weight_address [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add0~26  = CARRY(( \D0|layer1_weight_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~25_sumout ),
	.cout(\D0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~25 .extended_lut = "off";
defparam \D0|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \D0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N51
cyclonev_lcell_comb \C0|current_state~22 (
// Equation(s):
// \C0|current_state~22_combout  = ( \KEY[0]~input_o  & ( !\C0|current_state.load_firstResultRAM~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~22 .extended_lut = "off";
defparam \C0|current_state~22 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \C0|current_state~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N30
cyclonev_lcell_comb \D0|Add5~25 (
// Equation(s):
// \D0|Add5~25_sumout  = SUM(( \D0|layerOutput_weight_address [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add5~26  = CARRY(( \D0|layerOutput_weight_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~25_sumout ),
	.cout(\D0|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~25 .extended_lut = "off";
defparam \D0|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N21
cyclonev_lcell_comb \C0|current_state~21 (
// Equation(s):
// \C0|current_state~21_combout  = (!\KEY[0]~input_o ) # (!\C0|current_state.load_outputRAM~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\C0|current_state.load_outputRAM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~21 .extended_lut = "off";
defparam \C0|current_state~21 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \C0|current_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N33
cyclonev_lcell_comb \D0|Add5~1 (
// Equation(s):
// \D0|Add5~1_sumout  = SUM(( \D0|layerOutput_weight_address [1] ) + ( GND ) + ( \D0|Add5~26  ))
// \D0|Add5~2  = CARRY(( \D0|layerOutput_weight_address [1] ) + ( GND ) + ( \D0|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~1_sumout ),
	.cout(\D0|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~1 .extended_lut = "off";
defparam \D0|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N35
dffeas \D0|layerOutput_weight_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[1] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N36
cyclonev_lcell_comb \D0|Add5~9 (
// Equation(s):
// \D0|Add5~9_sumout  = SUM(( \D0|layerOutput_weight_address [2] ) + ( GND ) + ( \D0|Add5~2  ))
// \D0|Add5~10  = CARRY(( \D0|layerOutput_weight_address [2] ) + ( GND ) + ( \D0|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~9_sumout ),
	.cout(\D0|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~9 .extended_lut = "off";
defparam \D0|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N38
dffeas \D0|layerOutput_weight_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[2] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N39
cyclonev_lcell_comb \D0|Add5~5 (
// Equation(s):
// \D0|Add5~5_sumout  = SUM(( \D0|layerOutput_weight_address [3] ) + ( GND ) + ( \D0|Add5~10  ))
// \D0|Add5~6  = CARRY(( \D0|layerOutput_weight_address [3] ) + ( GND ) + ( \D0|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~5_sumout ),
	.cout(\D0|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~5 .extended_lut = "off";
defparam \D0|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N41
dffeas \D0|layerOutput_weight_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[3] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N42
cyclonev_lcell_comb \D0|Add5~17 (
// Equation(s):
// \D0|Add5~17_sumout  = SUM(( \D0|layerOutput_weight_address [4] ) + ( GND ) + ( \D0|Add5~6  ))
// \D0|Add5~18  = CARRY(( \D0|layerOutput_weight_address [4] ) + ( GND ) + ( \D0|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~17_sumout ),
	.cout(\D0|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~17 .extended_lut = "off";
defparam \D0|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N44
dffeas \D0|layerOutput_weight_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[4] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N45
cyclonev_lcell_comb \D0|Add5~13 (
// Equation(s):
// \D0|Add5~13_sumout  = SUM(( \D0|layerOutput_weight_address [5] ) + ( GND ) + ( \D0|Add5~18  ))
// \D0|Add5~14  = CARRY(( \D0|layerOutput_weight_address [5] ) + ( GND ) + ( \D0|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~13_sumout ),
	.cout(\D0|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~13 .extended_lut = "off";
defparam \D0|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N47
dffeas \D0|layerOutput_weight_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[5] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N48
cyclonev_lcell_comb \D0|Add5~33 (
// Equation(s):
// \D0|Add5~33_sumout  = SUM(( \D0|layerOutput_weight_address [6] ) + ( GND ) + ( \D0|Add5~14  ))
// \D0|Add5~34  = CARRY(( \D0|layerOutput_weight_address [6] ) + ( GND ) + ( \D0|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~33_sumout ),
	.cout(\D0|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~33 .extended_lut = "off";
defparam \D0|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N50
dffeas \D0|layerOutput_weight_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[6] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N51
cyclonev_lcell_comb \D0|Add5~21 (
// Equation(s):
// \D0|Add5~21_sumout  = SUM(( \D0|layerOutput_weight_address [7] ) + ( GND ) + ( \D0|Add5~34  ))
// \D0|Add5~22  = CARRY(( \D0|layerOutput_weight_address [7] ) + ( GND ) + ( \D0|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~21_sumout ),
	.cout(\D0|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~21 .extended_lut = "off";
defparam \D0|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N53
dffeas \D0|layerOutput_weight_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[7] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N24
cyclonev_lcell_comb \D0|Equal4~0 (
// Equation(s):
// \D0|Equal4~0_combout  = ( \D0|layerOutput_weight_address [5] & ( !\D0|layerOutput_weight_address [7] & ( (\D0|layerOutput_weight_address [2] & (\D0|layerOutput_weight_address [4] & (\D0|layerOutput_weight_address [1] & \D0|layerOutput_weight_address 
// [3]))) ) ) )

	.dataa(!\D0|layerOutput_weight_address [2]),
	.datab(!\D0|layerOutput_weight_address [4]),
	.datac(!\D0|layerOutput_weight_address [1]),
	.datad(!\D0|layerOutput_weight_address [3]),
	.datae(!\D0|layerOutput_weight_address [5]),
	.dataf(!\D0|layerOutput_weight_address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal4~0 .extended_lut = "off";
defparam \D0|Equal4~0 .lut_mask = 64'h0000000100000000;
defparam \D0|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N57
cyclonev_lcell_comb \D0|resultingNumber[0]~2 (
// Equation(s):
// \D0|resultingNumber[0]~2_combout  = ( !\C0|current_state.load_resetFirst~q  & ( (!\C0|current_state.load_secondResultRAM~q  & (!\C0|current_state.load_firstResultRAM~q  & !\C0|current_state.load_resetSecond~q )) ) )

	.dataa(!\C0|current_state.load_secondResultRAM~q ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\C0|current_state.load_resetSecond~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[0]~2 .extended_lut = "off";
defparam \D0|resultingNumber[0]~2 .lut_mask = 64'h8080808000000000;
defparam \D0|resultingNumber[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N15
cyclonev_lcell_comb \D0|increment~0 (
// Equation(s):
// \D0|increment~0_combout  = ( !\C0|current_state.load_outputRAM~q  & ( !\C0|current_state.load_secondResultRAM~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|increment~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|increment~0 .extended_lut = "off";
defparam \D0|increment~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \D0|increment~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N36
cyclonev_lcell_comb \D0|increment~1 (
// Equation(s):
// \D0|increment~1_combout  = ( !\D0|increment~q  & ( \C0|current_state.load_resetFirst~q  & ( (\C0|current_state.load_firstResultRAM~q  & (\D0|increment_address~q  & \KEY[0]~input_o )) ) ) ) # ( !\D0|increment~q  & ( !\C0|current_state.load_resetFirst~q  & 
// ( (\D0|increment_address~q  & (\KEY[0]~input_o  & ((!\D0|increment~0_combout ) # (\C0|current_state.load_firstResultRAM~q )))) ) ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\D0|increment~0_combout ),
	.datac(!\D0|increment_address~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|increment~q ),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|increment~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|increment~1 .extended_lut = "off";
defparam \D0|increment~1 .lut_mask = 64'h000D000000050000;
defparam \D0|increment~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N0
cyclonev_lcell_comb \img|Add3~1 (
// Equation(s):
// \img|Add3~1_sumout  = SUM(( \img|imageRAM_addressB [0] ) + ( VCC ) + ( !VCC ))
// \img|Add3~2  = CARRY(( \img|imageRAM_addressB [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~1_sumout ),
	.cout(\img|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~1 .extended_lut = "off";
defparam \img|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \img|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N0
cyclonev_lcell_comb \img|cam_0|Add3~5 (
// Equation(s):
// \img|cam_0|Add3~5_sumout  = SUM(( \img|cam_0|vid_address [0] ) + ( VCC ) + ( !VCC ))
// \img|cam_0|Add3~6  = CARRY(( \img|cam_0|vid_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~5_sumout ),
	.cout(\img|cam_0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~5 .extended_lut = "off";
defparam \img|cam_0|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \img|cam_0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \TD_HS~inputCLKENA0 (
	.inclk(\TD_HS~input_o ),
	.ena(vcc),
	.outclk(\TD_HS~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TD_HS~inputCLKENA0 .clock_type = "global clock";
defparam \TD_HS~inputCLKENA0 .disable_mode = "low";
defparam \TD_HS~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \TD_HS~inputCLKENA0 .ena_register_power_up = "high";
defparam \TD_HS~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N0
cyclonev_lcell_comb \img|cam_0|Add0~13 (
// Equation(s):
// \img|cam_0|Add0~13_sumout  = SUM(( \img|cam_0|timer1 [0] ) + ( VCC ) + ( !VCC ))
// \img|cam_0|Add0~14  = CARRY(( \img|cam_0|timer1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|timer1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~13_sumout ),
	.cout(\img|cam_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~13 .extended_lut = "off";
defparam \img|cam_0|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \img|cam_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y62_N2
dffeas \img|cam_0|timer1[0] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[0] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N3
cyclonev_lcell_comb \img|cam_0|Add0~17 (
// Equation(s):
// \img|cam_0|Add0~17_sumout  = SUM(( \img|cam_0|timer1 [1] ) + ( GND ) + ( \img|cam_0|Add0~14  ))
// \img|cam_0|Add0~18  = CARRY(( \img|cam_0|timer1 [1] ) + ( GND ) + ( \img|cam_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|timer1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~17_sumout ),
	.cout(\img|cam_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~17 .extended_lut = "off";
defparam \img|cam_0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|cam_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N5
dffeas \img|cam_0|timer1[1] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[1] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N6
cyclonev_lcell_comb \img|cam_0|Add0~9 (
// Equation(s):
// \img|cam_0|Add0~9_sumout  = SUM(( \img|cam_0|timer1 [2] ) + ( GND ) + ( \img|cam_0|Add0~18  ))
// \img|cam_0|Add0~10  = CARRY(( \img|cam_0|timer1 [2] ) + ( GND ) + ( \img|cam_0|Add0~18  ))

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~9_sumout ),
	.cout(\img|cam_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~9 .extended_lut = "off";
defparam \img|cam_0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N8
dffeas \img|cam_0|timer1[2] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[2] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N9
cyclonev_lcell_comb \img|cam_0|Add0~5 (
// Equation(s):
// \img|cam_0|Add0~5_sumout  = SUM(( \img|cam_0|timer1 [3] ) + ( GND ) + ( \img|cam_0|Add0~10  ))
// \img|cam_0|Add0~6  = CARRY(( \img|cam_0|timer1 [3] ) + ( GND ) + ( \img|cam_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~5_sumout ),
	.cout(\img|cam_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~5 .extended_lut = "off";
defparam \img|cam_0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N11
dffeas \img|cam_0|timer1[3] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[3] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N12
cyclonev_lcell_comb \img|cam_0|Add0~1 (
// Equation(s):
// \img|cam_0|Add0~1_sumout  = SUM(( \img|cam_0|timer1 [4] ) + ( GND ) + ( \img|cam_0|Add0~6  ))
// \img|cam_0|Add0~2  = CARRY(( \img|cam_0|timer1 [4] ) + ( GND ) + ( \img|cam_0|Add0~6  ))

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~1_sumout ),
	.cout(\img|cam_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~1 .extended_lut = "off";
defparam \img|cam_0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N14
dffeas \img|cam_0|timer1[4] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[4] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N54
cyclonev_lcell_comb \img|cam_0|comb~0 (
// Equation(s):
// \img|cam_0|comb~0_combout  = ( \img|cam_0|timer1 [0] & ( \img|cam_0|timer1 [1] & ( (\img|cam_0|timer1 [2] & (\img|cam_0|timer1 [3] & \img|cam_0|timer1 [4])) ) ) )

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [2]),
	.datac(!\img|cam_0|timer1 [3]),
	.datad(!\img|cam_0|timer1 [4]),
	.datae(!\img|cam_0|timer1 [0]),
	.dataf(!\img|cam_0|timer1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~0 .extended_lut = "off";
defparam \img|cam_0|comb~0 .lut_mask = 64'h0000000000000003;
defparam \img|cam_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N15
cyclonev_lcell_comb \img|cam_0|Add0~29 (
// Equation(s):
// \img|cam_0|Add0~29_sumout  = SUM(( \img|cam_0|timer1 [5] ) + ( GND ) + ( \img|cam_0|Add0~2  ))
// \img|cam_0|Add0~30  = CARRY(( \img|cam_0|timer1 [5] ) + ( GND ) + ( \img|cam_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~29_sumout ),
	.cout(\img|cam_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~29 .extended_lut = "off";
defparam \img|cam_0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N17
dffeas \img|cam_0|timer1[5] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[5] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N18
cyclonev_lcell_comb \img|cam_0|Add0~25 (
// Equation(s):
// \img|cam_0|Add0~25_sumout  = SUM(( \img|cam_0|timer1 [6] ) + ( GND ) + ( \img|cam_0|Add0~30  ))
// \img|cam_0|Add0~26  = CARRY(( \img|cam_0|timer1 [6] ) + ( GND ) + ( \img|cam_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~25_sumout ),
	.cout(\img|cam_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~25 .extended_lut = "off";
defparam \img|cam_0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N20
dffeas \img|cam_0|timer1[6] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[6] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N21
cyclonev_lcell_comb \img|cam_0|Add0~21 (
// Equation(s):
// \img|cam_0|Add0~21_sumout  = SUM(( \img|cam_0|timer1 [7] ) + ( GND ) + ( \img|cam_0|Add0~26  ))
// \img|cam_0|Add0~22  = CARRY(( \img|cam_0|timer1 [7] ) + ( GND ) + ( \img|cam_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|timer1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~21_sumout ),
	.cout(\img|cam_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~21 .extended_lut = "off";
defparam \img|cam_0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|cam_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N23
dffeas \img|cam_0|timer1[7] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[7] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N24
cyclonev_lcell_comb \img|cam_0|Add0~53 (
// Equation(s):
// \img|cam_0|Add0~53_sumout  = SUM(( \img|cam_0|timer1 [8] ) + ( GND ) + ( \img|cam_0|Add0~22  ))
// \img|cam_0|Add0~54  = CARRY(( \img|cam_0|timer1 [8] ) + ( GND ) + ( \img|cam_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~53_sumout ),
	.cout(\img|cam_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~53 .extended_lut = "off";
defparam \img|cam_0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N26
dffeas \img|cam_0|timer1[8] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[8] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N27
cyclonev_lcell_comb \img|cam_0|Add0~49 (
// Equation(s):
// \img|cam_0|Add0~49_sumout  = SUM(( \img|cam_0|timer1 [9] ) + ( GND ) + ( \img|cam_0|Add0~54  ))
// \img|cam_0|Add0~50  = CARRY(( \img|cam_0|timer1 [9] ) + ( GND ) + ( \img|cam_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|timer1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~49_sumout ),
	.cout(\img|cam_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~49 .extended_lut = "off";
defparam \img|cam_0|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|cam_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N29
dffeas \img|cam_0|timer1[9] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[9] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N30
cyclonev_lcell_comb \img|cam_0|Add0~45 (
// Equation(s):
// \img|cam_0|Add0~45_sumout  = SUM(( \img|cam_0|timer1 [10] ) + ( GND ) + ( \img|cam_0|Add0~50  ))
// \img|cam_0|Add0~46  = CARRY(( \img|cam_0|timer1 [10] ) + ( GND ) + ( \img|cam_0|Add0~50  ))

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~45_sumout ),
	.cout(\img|cam_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~45 .extended_lut = "off";
defparam \img|cam_0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N32
dffeas \img|cam_0|timer1[10] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[10] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N33
cyclonev_lcell_comb \img|cam_0|Add0~41 (
// Equation(s):
// \img|cam_0|Add0~41_sumout  = SUM(( \img|cam_0|timer1 [11] ) + ( GND ) + ( \img|cam_0|Add0~46  ))
// \img|cam_0|Add0~42  = CARRY(( \img|cam_0|timer1 [11] ) + ( GND ) + ( \img|cam_0|Add0~46  ))

	.dataa(!\img|cam_0|timer1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~41_sumout ),
	.cout(\img|cam_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~41 .extended_lut = "off";
defparam \img|cam_0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N35
dffeas \img|cam_0|timer1[11] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[11] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N36
cyclonev_lcell_comb \img|cam_0|Add0~37 (
// Equation(s):
// \img|cam_0|Add0~37_sumout  = SUM(( \img|cam_0|timer1 [12] ) + ( GND ) + ( \img|cam_0|Add0~42  ))
// \img|cam_0|Add0~38  = CARRY(( \img|cam_0|timer1 [12] ) + ( GND ) + ( \img|cam_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~37_sumout ),
	.cout(\img|cam_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~37 .extended_lut = "off";
defparam \img|cam_0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N38
dffeas \img|cam_0|timer1[12] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[12] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N39
cyclonev_lcell_comb \img|cam_0|Add0~33 (
// Equation(s):
// \img|cam_0|Add0~33_sumout  = SUM(( \img|cam_0|timer1 [13] ) + ( GND ) + ( \img|cam_0|Add0~38  ))
// \img|cam_0|Add0~34  = CARRY(( \img|cam_0|timer1 [13] ) + ( GND ) + ( \img|cam_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~33_sumout ),
	.cout(\img|cam_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~33 .extended_lut = "off";
defparam \img|cam_0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N41
dffeas \img|cam_0|timer1[13] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[13] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N42
cyclonev_lcell_comb \img|cam_0|Add0~57 (
// Equation(s):
// \img|cam_0|Add0~57_sumout  = SUM(( \img|cam_0|timer1 [14] ) + ( GND ) + ( \img|cam_0|Add0~34  ))
// \img|cam_0|Add0~58  = CARRY(( \img|cam_0|timer1 [14] ) + ( GND ) + ( \img|cam_0|Add0~34  ))

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~57_sumout ),
	.cout(\img|cam_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~57 .extended_lut = "off";
defparam \img|cam_0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N44
dffeas \img|cam_0|timer1[14] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[14] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N45
cyclonev_lcell_comb \img|cam_0|Add0~69 (
// Equation(s):
// \img|cam_0|Add0~69_sumout  = SUM(( \img|cam_0|timer1 [15] ) + ( GND ) + ( \img|cam_0|Add0~58  ))
// \img|cam_0|Add0~70  = CARRY(( \img|cam_0|timer1 [15] ) + ( GND ) + ( \img|cam_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~69_sumout ),
	.cout(\img|cam_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~69 .extended_lut = "off";
defparam \img|cam_0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N47
dffeas \img|cam_0|timer1[15] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[15] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N48
cyclonev_lcell_comb \img|cam_0|Add0~65 (
// Equation(s):
// \img|cam_0|Add0~65_sumout  = SUM(( \img|cam_0|timer1 [16] ) + ( GND ) + ( \img|cam_0|Add0~70  ))
// \img|cam_0|Add0~66  = CARRY(( \img|cam_0|timer1 [16] ) + ( GND ) + ( \img|cam_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~65_sumout ),
	.cout(\img|cam_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~65 .extended_lut = "off";
defparam \img|cam_0|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N50
dffeas \img|cam_0|timer1[16] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[16] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N51
cyclonev_lcell_comb \img|cam_0|Add0~61 (
// Equation(s):
// \img|cam_0|Add0~61_sumout  = SUM(( \img|cam_0|timer1 [17] ) + ( GND ) + ( \img|cam_0|Add0~66  ))

	.dataa(!\img|cam_0|timer1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add0~61 .extended_lut = "off";
defparam \img|cam_0|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y62_N53
dffeas \img|cam_0|timer1[17] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer1[17] .is_wysiwyg = "true";
defparam \img|cam_0|timer1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N54
cyclonev_lcell_comb \img|cam_0|comb~5 (
// Equation(s):
// \img|cam_0|comb~5_combout  = ( !\img|cam_0|timer1 [14] & ( (!\img|cam_0|timer1 [17] & (!\img|cam_0|timer1 [16] & !\img|cam_0|timer1 [15])) ) )

	.dataa(!\img|cam_0|timer1 [17]),
	.datab(gnd),
	.datac(!\img|cam_0|timer1 [16]),
	.datad(!\img|cam_0|timer1 [15]),
	.datae(gnd),
	.dataf(!\img|cam_0|timer1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~5 .extended_lut = "off";
defparam \img|cam_0|comb~5 .lut_mask = 64'hA000A00000000000;
defparam \img|cam_0|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N39
cyclonev_lcell_comb \img|cam_0|comb~1 (
// Equation(s):
// \img|cam_0|comb~1_combout  = ( !\img|cam_0|timer1 [7] & ( !\img|cam_0|timer1 [5] & ( !\img|cam_0|timer1 [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|timer1 [6]),
	.datae(!\img|cam_0|timer1 [7]),
	.dataf(!\img|cam_0|timer1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~1 .extended_lut = "off";
defparam \img|cam_0|comb~1 .lut_mask = 64'hFF00000000000000;
defparam \img|cam_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N57
cyclonev_lcell_comb \img|cam_0|comb~3 (
// Equation(s):
// \img|cam_0|comb~3_combout  = ( \img|cam_0|timer1 [6] & ( (\img|cam_0|timer1 [5] & (\img|cam_0|timer1 [4] & \img|cam_0|timer1 [7])) ) )

	.dataa(gnd),
	.datab(!\img|cam_0|timer1 [5]),
	.datac(!\img|cam_0|timer1 [4]),
	.datad(!\img|cam_0|timer1 [7]),
	.datae(gnd),
	.dataf(!\img|cam_0|timer1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~3 .extended_lut = "off";
defparam \img|cam_0|comb~3 .lut_mask = 64'h0000000000030003;
defparam \img|cam_0|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N3
cyclonev_lcell_comb \img|cam_0|comb~2 (
// Equation(s):
// \img|cam_0|comb~2_combout  = ( !\img|cam_0|timer1 [0] & ( (!\img|cam_0|timer1 [3] & (!\img|cam_0|timer1 [1] & !\img|cam_0|timer1 [2])) ) )

	.dataa(!\img|cam_0|timer1 [3]),
	.datab(!\img|cam_0|timer1 [1]),
	.datac(!\img|cam_0|timer1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|timer1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~2 .extended_lut = "off";
defparam \img|cam_0|comb~2 .lut_mask = 64'h8080808000000000;
defparam \img|cam_0|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N54
cyclonev_lcell_comb \img|cam_0|comb~4 (
// Equation(s):
// \img|cam_0|comb~4_combout  = ( !\img|cam_0|timer1 [11] & ( !\img|cam_0|timer1 [12] & ( (!\img|cam_0|timer1 [10] & (!\img|cam_0|timer1 [8] & (!\img|cam_0|timer1 [13] & !\img|cam_0|timer1 [9]))) ) ) )

	.dataa(!\img|cam_0|timer1 [10]),
	.datab(!\img|cam_0|timer1 [8]),
	.datac(!\img|cam_0|timer1 [13]),
	.datad(!\img|cam_0|timer1 [9]),
	.datae(!\img|cam_0|timer1 [11]),
	.dataf(!\img|cam_0|timer1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~4 .extended_lut = "off";
defparam \img|cam_0|comb~4 .lut_mask = 64'h8000000000000000;
defparam \img|cam_0|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N6
cyclonev_lcell_comb \img|cam_0|comb~6 (
// Equation(s):
// \img|cam_0|comb~6_combout  = ( \img|cam_0|comb~2_combout  & ( \img|cam_0|comb~4_combout  & ( (!\img|cam_0|comb~5_combout ) # ((!\img|cam_0|comb~0_combout  & \img|cam_0|comb~1_combout )) ) ) ) # ( !\img|cam_0|comb~2_combout  & ( \img|cam_0|comb~4_combout  
// & ( (!\img|cam_0|comb~5_combout ) # (((!\img|cam_0|comb~0_combout  & \img|cam_0|comb~1_combout )) # (\img|cam_0|comb~3_combout )) ) ) ) # ( \img|cam_0|comb~2_combout  & ( !\img|cam_0|comb~4_combout  ) ) # ( !\img|cam_0|comb~2_combout  & ( 
// !\img|cam_0|comb~4_combout  ) )

	.dataa(!\img|cam_0|comb~0_combout ),
	.datab(!\img|cam_0|comb~5_combout ),
	.datac(!\img|cam_0|comb~1_combout ),
	.datad(!\img|cam_0|comb~3_combout ),
	.datae(!\img|cam_0|comb~2_combout ),
	.dataf(!\img|cam_0|comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~6 .extended_lut = "off";
defparam \img|cam_0|comb~6 .lut_mask = 64'hFFFFFFFFCEFFCECE;
defparam \img|cam_0|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N0
cyclonev_lcell_comb \img|cam_0|Add2~33 (
// Equation(s):
// \img|cam_0|Add2~33_sumout  = SUM(( \img|cam_0|horizontal [0] ) + ( VCC ) + ( !VCC ))
// \img|cam_0|Add2~34  = CARRY(( \img|cam_0|horizontal [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\img|cam_0|horizontal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~33_sumout ),
	.cout(\img|cam_0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~33 .extended_lut = "off";
defparam \img|cam_0|Add2~33 .lut_mask = 64'h0000000000003333;
defparam \img|cam_0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N44
dffeas \img|cam_0|horizontal[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[0] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N3
cyclonev_lcell_comb \img|cam_0|Add2~29 (
// Equation(s):
// \img|cam_0|Add2~29_sumout  = SUM(( \img|cam_0|horizontal [1] ) + ( GND ) + ( \img|cam_0|Add2~34  ))
// \img|cam_0|Add2~30  = CARRY(( \img|cam_0|horizontal [1] ) + ( GND ) + ( \img|cam_0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|horizontal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~29_sumout ),
	.cout(\img|cam_0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~29 .extended_lut = "off";
defparam \img|cam_0|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N40
dffeas \img|cam_0|horizontal[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[1] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N6
cyclonev_lcell_comb \img|cam_0|Add2~21 (
// Equation(s):
// \img|cam_0|Add2~21_sumout  = SUM(( \img|cam_0|horizontal [2] ) + ( GND ) + ( \img|cam_0|Add2~30  ))
// \img|cam_0|Add2~22  = CARRY(( \img|cam_0|horizontal [2] ) + ( GND ) + ( \img|cam_0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|horizontal [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~21_sumout ),
	.cout(\img|cam_0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~21 .extended_lut = "off";
defparam \img|cam_0|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|cam_0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N2
dffeas \img|cam_0|horizontal[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[2] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N9
cyclonev_lcell_comb \img|cam_0|Add2~25 (
// Equation(s):
// \img|cam_0|Add2~25_sumout  = SUM(( \img|cam_0|horizontal [3] ) + ( GND ) + ( \img|cam_0|Add2~22  ))
// \img|cam_0|Add2~26  = CARRY(( \img|cam_0|horizontal [3] ) + ( GND ) + ( \img|cam_0|Add2~22  ))

	.dataa(!\img|cam_0|horizontal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~25_sumout ),
	.cout(\img|cam_0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~25 .extended_lut = "off";
defparam \img|cam_0|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N56
dffeas \img|cam_0|horizontal[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[3] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N12
cyclonev_lcell_comb \img|cam_0|Add2~17 (
// Equation(s):
// \img|cam_0|Add2~17_sumout  = SUM(( \img|cam_0|horizontal [4] ) + ( GND ) + ( \img|cam_0|Add2~26  ))
// \img|cam_0|Add2~18  = CARRY(( \img|cam_0|horizontal [4] ) + ( GND ) + ( \img|cam_0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|horizontal [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~17_sumout ),
	.cout(\img|cam_0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~17 .extended_lut = "off";
defparam \img|cam_0|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|cam_0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N47
dffeas \img|cam_0|horizontal[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[4] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N15
cyclonev_lcell_comb \img|cam_0|Add2~13 (
// Equation(s):
// \img|cam_0|Add2~13_sumout  = SUM(( \img|cam_0|horizontal [5] ) + ( GND ) + ( \img|cam_0|Add2~18  ))
// \img|cam_0|Add2~14  = CARRY(( \img|cam_0|horizontal [5] ) + ( GND ) + ( \img|cam_0|Add2~18  ))

	.dataa(gnd),
	.datab(!\img|cam_0|horizontal [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~13_sumout ),
	.cout(\img|cam_0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~13 .extended_lut = "off";
defparam \img|cam_0|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N17
dffeas \img|cam_0|horizontal[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[5] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N18
cyclonev_lcell_comb \img|cam_0|Add2~41 (
// Equation(s):
// \img|cam_0|Add2~41_sumout  = SUM(( \img|cam_0|horizontal [6] ) + ( GND ) + ( \img|cam_0|Add2~14  ))
// \img|cam_0|Add2~42  = CARRY(( \img|cam_0|horizontal [6] ) + ( GND ) + ( \img|cam_0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|horizontal [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~41_sumout ),
	.cout(\img|cam_0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~41 .extended_lut = "off";
defparam \img|cam_0|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N38
dffeas \img|cam_0|horizontal[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[6] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N21
cyclonev_lcell_comb \img|cam_0|Add2~37 (
// Equation(s):
// \img|cam_0|Add2~37_sumout  = SUM(( \img|cam_0|horizontal [7] ) + ( GND ) + ( \img|cam_0|Add2~42  ))
// \img|cam_0|Add2~38  = CARRY(( \img|cam_0|horizontal [7] ) + ( GND ) + ( \img|cam_0|Add2~42  ))

	.dataa(!\img|cam_0|horizontal [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~37_sumout ),
	.cout(\img|cam_0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~37 .extended_lut = "off";
defparam \img|cam_0|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N58
dffeas \img|cam_0|horizontal[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[7] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N24
cyclonev_lcell_comb \img|cam_0|Add2~9 (
// Equation(s):
// \img|cam_0|Add2~9_sumout  = SUM(( \img|cam_0|horizontal [8] ) + ( GND ) + ( \img|cam_0|Add2~38  ))
// \img|cam_0|Add2~10  = CARRY(( \img|cam_0|horizontal [8] ) + ( GND ) + ( \img|cam_0|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|horizontal [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~9_sumout ),
	.cout(\img|cam_0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~9 .extended_lut = "off";
defparam \img|cam_0|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N5
dffeas \img|cam_0|horizontal[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[8] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N27
cyclonev_lcell_comb \img|cam_0|Add2~1 (
// Equation(s):
// \img|cam_0|Add2~1_sumout  = SUM(( \img|cam_0|horizontal [9] ) + ( GND ) + ( \img|cam_0|Add2~10  ))
// \img|cam_0|Add2~2  = CARRY(( \img|cam_0|horizontal [9] ) + ( GND ) + ( \img|cam_0|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|horizontal [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~1_sumout ),
	.cout(\img|cam_0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~1 .extended_lut = "off";
defparam \img|cam_0|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N14
dffeas \img|cam_0|horizontal[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[9] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N30
cyclonev_lcell_comb \img|cam_0|Add2~5 (
// Equation(s):
// \img|cam_0|Add2~5_sumout  = SUM(( \img|cam_0|horizontal [10] ) + ( GND ) + ( \img|cam_0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|horizontal [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add2~5 .extended_lut = "off";
defparam \img|cam_0|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N29
dffeas \img|cam_0|horizontal[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TD_HS~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|horizontal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|horizontal[10] .is_wysiwyg = "true";
defparam \img|cam_0|horizontal[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N57
cyclonev_lcell_comb \img|cam_0|comb~7 (
// Equation(s):
// \img|cam_0|comb~7_combout  = ( !\img|cam_0|horizontal [7] & ( !\img|cam_0|horizontal [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|horizontal [6]),
	.datae(!\img|cam_0|horizontal [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~7 .extended_lut = "off";
defparam \img|cam_0|comb~7 .lut_mask = 64'hFF000000FF000000;
defparam \img|cam_0|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N39
cyclonev_lcell_comb \img|cam_0|LessThan2~0 (
// Equation(s):
// \img|cam_0|LessThan2~0_combout  = ( \img|cam_0|horizontal [1] & ( \img|cam_0|horizontal [3] & ( (!\img|cam_0|horizontal [4] & !\img|cam_0|horizontal [2]) ) ) ) # ( !\img|cam_0|horizontal [1] & ( \img|cam_0|horizontal [3] & ( (!\img|cam_0|horizontal [4] & 
// ((!\img|cam_0|horizontal [0]) # (!\img|cam_0|horizontal [2]))) ) ) ) # ( \img|cam_0|horizontal [1] & ( !\img|cam_0|horizontal [3] & ( !\img|cam_0|horizontal [4] ) ) ) # ( !\img|cam_0|horizontal [1] & ( !\img|cam_0|horizontal [3] & ( !\img|cam_0|horizontal 
// [4] ) ) )

	.dataa(gnd),
	.datab(!\img|cam_0|horizontal [0]),
	.datac(!\img|cam_0|horizontal [4]),
	.datad(!\img|cam_0|horizontal [2]),
	.datae(!\img|cam_0|horizontal [1]),
	.dataf(!\img|cam_0|horizontal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|LessThan2~0 .extended_lut = "off";
defparam \img|cam_0|LessThan2~0 .lut_mask = 64'hF0F0F0F0F0C0F000;
defparam \img|cam_0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N48
cyclonev_lcell_comb \img|cam_0|comb~8 (
// Equation(s):
// \img|cam_0|comb~8_combout  = ( \img|cam_0|comb~7_combout  & ( \img|cam_0|LessThan2~0_combout  & ( (!\img|cam_0|horizontal [10] & (((!\img|cam_0|horizontal [9])))) # (\img|cam_0|horizontal [10] & (\img|cam_0|horizontal [9] & ((\img|cam_0|horizontal [8]) # 
// (\img|cam_0|horizontal [5])))) ) ) ) # ( !\img|cam_0|comb~7_combout  & ( \img|cam_0|LessThan2~0_combout  & ( (!\img|cam_0|horizontal [10] & (!\img|cam_0|horizontal [8] & !\img|cam_0|horizontal [9])) # (\img|cam_0|horizontal [10] & ((\img|cam_0|horizontal 
// [9]))) ) ) ) # ( \img|cam_0|comb~7_combout  & ( !\img|cam_0|LessThan2~0_combout  & ( (!\img|cam_0|horizontal [10] & (!\img|cam_0|horizontal [9] & ((!\img|cam_0|horizontal [5]) # (!\img|cam_0|horizontal [8])))) # (\img|cam_0|horizontal [10] & 
// (((\img|cam_0|horizontal [9])))) ) ) ) # ( !\img|cam_0|comb~7_combout  & ( !\img|cam_0|LessThan2~0_combout  & ( (!\img|cam_0|horizontal [10] & (!\img|cam_0|horizontal [8] & !\img|cam_0|horizontal [9])) # (\img|cam_0|horizontal [10] & 
// ((\img|cam_0|horizontal [9]))) ) ) )

	.dataa(!\img|cam_0|horizontal [10]),
	.datab(!\img|cam_0|horizontal [5]),
	.datac(!\img|cam_0|horizontal [8]),
	.datad(!\img|cam_0|horizontal [9]),
	.datae(!\img|cam_0|comb~7_combout ),
	.dataf(!\img|cam_0|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|comb~8 .extended_lut = "off";
defparam \img|cam_0|comb~8 .lut_mask = 64'hA055A855A055AA15;
defparam \img|cam_0|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N33
cyclonev_lcell_comb \img|cam_0|vid_address[6]~0 (
// Equation(s):
// \img|cam_0|vid_address[6]~0_combout  = (!\img|cam_0|comb~8_combout ) # (\img|cam_0|comb~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|comb~8_combout ),
	.datad(!\img|cam_0|comb~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|vid_address[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|vid_address[6]~0 .extended_lut = "off";
defparam \img|cam_0|vid_address[6]~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \img|cam_0|vid_address[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N2
dffeas \img|cam_0|vid_address[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[0] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N3
cyclonev_lcell_comb \img|cam_0|Add3~1 (
// Equation(s):
// \img|cam_0|Add3~1_sumout  = SUM(( \img|cam_0|vid_address [1] ) + ( GND ) + ( \img|cam_0|Add3~6  ))
// \img|cam_0|Add3~2  = CARRY(( \img|cam_0|vid_address [1] ) + ( GND ) + ( \img|cam_0|Add3~6  ))

	.dataa(!\img|cam_0|vid_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~1_sumout ),
	.cout(\img|cam_0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~1 .extended_lut = "off";
defparam \img|cam_0|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N5
dffeas \img|cam_0|vid_address[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[1] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N6
cyclonev_lcell_comb \img|cam_0|Add3~25 (
// Equation(s):
// \img|cam_0|Add3~25_sumout  = SUM(( GND ) + ( \img|cam_0|vid_address [2] ) + ( \img|cam_0|Add3~2  ))
// \img|cam_0|Add3~26  = CARRY(( GND ) + ( \img|cam_0|vid_address [2] ) + ( \img|cam_0|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|vid_address [2]),
	.datag(gnd),
	.cin(\img|cam_0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~25_sumout ),
	.cout(\img|cam_0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~25 .extended_lut = "off";
defparam \img|cam_0|Add3~25 .lut_mask = 64'h0000FF0000000000;
defparam \img|cam_0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N8
dffeas \img|cam_0|vid_address[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[2] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N9
cyclonev_lcell_comb \img|cam_0|Add3~29 (
// Equation(s):
// \img|cam_0|Add3~29_sumout  = SUM(( \img|cam_0|vid_address [3] ) + ( GND ) + ( \img|cam_0|Add3~26  ))
// \img|cam_0|Add3~30  = CARRY(( \img|cam_0|vid_address [3] ) + ( GND ) + ( \img|cam_0|Add3~26  ))

	.dataa(gnd),
	.datab(!\img|cam_0|vid_address [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~29_sumout ),
	.cout(\img|cam_0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~29 .extended_lut = "off";
defparam \img|cam_0|Add3~29 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N11
dffeas \img|cam_0|vid_address[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[3] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N12
cyclonev_lcell_comb \img|cam_0|Add3~33 (
// Equation(s):
// \img|cam_0|Add3~33_sumout  = SUM(( GND ) + ( \img|cam_0|vid_address [4] ) + ( \img|cam_0|Add3~30  ))
// \img|cam_0|Add3~34  = CARRY(( GND ) + ( \img|cam_0|vid_address [4] ) + ( \img|cam_0|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|vid_address [4]),
	.datag(gnd),
	.cin(\img|cam_0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~33_sumout ),
	.cout(\img|cam_0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~33 .extended_lut = "off";
defparam \img|cam_0|Add3~33 .lut_mask = 64'h0000FF0000000000;
defparam \img|cam_0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N14
dffeas \img|cam_0|vid_address[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[4] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N15
cyclonev_lcell_comb \img|cam_0|Add3~37 (
// Equation(s):
// \img|cam_0|Add3~37_sumout  = SUM(( \img|cam_0|vid_address [5] ) + ( GND ) + ( \img|cam_0|Add3~34  ))
// \img|cam_0|Add3~38  = CARRY(( \img|cam_0|vid_address [5] ) + ( GND ) + ( \img|cam_0|Add3~34  ))

	.dataa(gnd),
	.datab(!\img|cam_0|vid_address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~37_sumout ),
	.cout(\img|cam_0|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~37 .extended_lut = "off";
defparam \img|cam_0|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N17
dffeas \img|cam_0|vid_address[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[5] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N18
cyclonev_lcell_comb \img|cam_0|Add3~41 (
// Equation(s):
// \img|cam_0|Add3~41_sumout  = SUM(( \img|cam_0|vid_address [6] ) + ( GND ) + ( \img|cam_0|Add3~38  ))
// \img|cam_0|Add3~42  = CARRY(( \img|cam_0|vid_address [6] ) + ( GND ) + ( \img|cam_0|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~41_sumout ),
	.cout(\img|cam_0|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~41 .extended_lut = "off";
defparam \img|cam_0|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N20
dffeas \img|cam_0|vid_address[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[6] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N21
cyclonev_lcell_comb \img|cam_0|Add3~45 (
// Equation(s):
// \img|cam_0|Add3~45_sumout  = SUM(( \img|cam_0|vid_address [7] ) + ( GND ) + ( \img|cam_0|Add3~42  ))
// \img|cam_0|Add3~46  = CARRY(( \img|cam_0|vid_address [7] ) + ( GND ) + ( \img|cam_0|Add3~42  ))

	.dataa(!\img|cam_0|vid_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~45_sumout ),
	.cout(\img|cam_0|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~45 .extended_lut = "off";
defparam \img|cam_0|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N23
dffeas \img|cam_0|vid_address[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[7] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N24
cyclonev_lcell_comb \img|cam_0|Add3~49 (
// Equation(s):
// \img|cam_0|Add3~49_sumout  = SUM(( \img|cam_0|vid_address [8] ) + ( GND ) + ( \img|cam_0|Add3~46  ))
// \img|cam_0|Add3~50  = CARRY(( \img|cam_0|vid_address [8] ) + ( GND ) + ( \img|cam_0|Add3~46  ))

	.dataa(!\img|cam_0|vid_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~49_sumout ),
	.cout(\img|cam_0|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~49 .extended_lut = "off";
defparam \img|cam_0|Add3~49 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N26
dffeas \img|cam_0|vid_address[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[8] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N27
cyclonev_lcell_comb \img|cam_0|Add3~53 (
// Equation(s):
// \img|cam_0|Add3~53_sumout  = SUM(( \img|cam_0|vid_address [9] ) + ( GND ) + ( \img|cam_0|Add3~50  ))
// \img|cam_0|Add3~54  = CARRY(( \img|cam_0|vid_address [9] ) + ( GND ) + ( \img|cam_0|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~53_sumout ),
	.cout(\img|cam_0|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~53 .extended_lut = "off";
defparam \img|cam_0|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N29
dffeas \img|cam_0|vid_address[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[9] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N30
cyclonev_lcell_comb \img|cam_0|Add3~57 (
// Equation(s):
// \img|cam_0|Add3~57_sumout  = SUM(( \img|cam_0|vid_address [10] ) + ( GND ) + ( \img|cam_0|Add3~54  ))
// \img|cam_0|Add3~58  = CARRY(( \img|cam_0|vid_address [10] ) + ( GND ) + ( \img|cam_0|Add3~54  ))

	.dataa(gnd),
	.datab(!\img|cam_0|vid_address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~57_sumout ),
	.cout(\img|cam_0|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~57 .extended_lut = "off";
defparam \img|cam_0|Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N32
dffeas \img|cam_0|vid_address[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[10] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N33
cyclonev_lcell_comb \img|cam_0|Add3~61 (
// Equation(s):
// \img|cam_0|Add3~61_sumout  = SUM(( \img|cam_0|vid_address [11] ) + ( GND ) + ( \img|cam_0|Add3~58  ))
// \img|cam_0|Add3~62  = CARRY(( \img|cam_0|vid_address [11] ) + ( GND ) + ( \img|cam_0|Add3~58  ))

	.dataa(!\img|cam_0|vid_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~61_sumout ),
	.cout(\img|cam_0|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~61 .extended_lut = "off";
defparam \img|cam_0|Add3~61 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N35
dffeas \img|cam_0|vid_address[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[11] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N36
cyclonev_lcell_comb \img|cam_0|Add3~65 (
// Equation(s):
// \img|cam_0|Add3~65_sumout  = SUM(( \img|cam_0|vid_address [12] ) + ( GND ) + ( \img|cam_0|Add3~62  ))
// \img|cam_0|Add3~66  = CARRY(( \img|cam_0|vid_address [12] ) + ( GND ) + ( \img|cam_0|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~65_sumout ),
	.cout(\img|cam_0|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~65 .extended_lut = "off";
defparam \img|cam_0|Add3~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N32
dffeas \img|cam_0|vid_address[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|Add3~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(vcc),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[12] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N39
cyclonev_lcell_comb \img|cam_0|Add3~69 (
// Equation(s):
// \img|cam_0|Add3~69_sumout  = SUM(( \img|cam_0|vid_address [13] ) + ( GND ) + ( \img|cam_0|Add3~66  ))
// \img|cam_0|Add3~70  = CARRY(( \img|cam_0|vid_address [13] ) + ( GND ) + ( \img|cam_0|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~69_sumout ),
	.cout(\img|cam_0|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~69 .extended_lut = "off";
defparam \img|cam_0|Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \img|cam_0|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N41
dffeas \img|cam_0|vid_address[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[13] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N0
cyclonev_lcell_comb \img|cam_0|timer2[0]~0 (
// Equation(s):
// \img|cam_0|timer2[0]~0_combout  = ( !\img|cam_0|timer2[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|timer2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|timer2[0]~0 .extended_lut = "off";
defparam \img|cam_0|timer2[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \img|cam_0|timer2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N32
dffeas \img|cam_0|timer2[0]~DUPLICATE (
	.clk(\TD_VS~input_o ),
	.d(gnd),
	.asdata(\img|cam_0|timer2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \img|cam_0|timer2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N48
cyclonev_lcell_comb \img|cam_0|address_cam~0 (
// Equation(s):
// \img|cam_0|address_cam~0_combout  = ( \TD_CLK27~input_o  & ( !\img|cam_0|comb~8_combout  & ( (!\img|cam_0|comb~6_combout  & ((!\img|cam_0|vid_address [1]) # (!\img|cam_0|vid_address [0] $ (!\img|cam_0|timer2[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\TD_CLK27~input_o  & ( !\img|cam_0|comb~8_combout  & ( (!\img|cam_0|vid_address [0] & (!\img|cam_0|vid_address [1] & !\img|cam_0|comb~6_combout )) ) ) )

	.dataa(!\img|cam_0|vid_address [0]),
	.datab(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datac(!\img|cam_0|vid_address [1]),
	.datad(!\img|cam_0|comb~6_combout ),
	.datae(!\TD_CLK27~input_o ),
	.dataf(!\img|cam_0|comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|address_cam~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|address_cam~0 .extended_lut = "off";
defparam \img|cam_0|address_cam~0 .lut_mask = 64'hA000F60000000000;
defparam \img|cam_0|address_cam~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N29
dffeas \img|cam_0|address_cam[11] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [11]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[11] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N59
dffeas \img|cam_0|address_cam[9] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[9] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N53
dffeas \img|cam_0|address_cam[10] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [10]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[10] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N11
dffeas \img|cam_0|address_cam[6] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[6] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N46
dffeas \img|cam_0|address_cam[7] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[7] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N20
dffeas \img|cam_0|address_cam[8] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[8] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N24
cyclonev_lcell_comb \img|Equal2~2 (
// Equation(s):
// \img|Equal2~2_combout  = ( !\img|cam_0|address_cam [7] & ( !\img|cam_0|address_cam [8] & ( (!\img|cam_0|address_cam [11] & (!\img|cam_0|address_cam [9] & (!\img|cam_0|address_cam [10] & !\img|cam_0|address_cam [6]))) ) ) )

	.dataa(!\img|cam_0|address_cam [11]),
	.datab(!\img|cam_0|address_cam [9]),
	.datac(!\img|cam_0|address_cam [10]),
	.datad(!\img|cam_0|address_cam [6]),
	.datae(!\img|cam_0|address_cam [7]),
	.dataf(!\img|cam_0|address_cam [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal2~2 .extended_lut = "off";
defparam \img|Equal2~2 .lut_mask = 64'h8000000000000000;
defparam \img|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N23
dffeas \img|cam_0|address_cam[0] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[0] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N55
dffeas \img|cam_0|address_cam[2] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[2] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N50
dffeas \img|cam_0|address_cam[1] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[1] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N17
dffeas \img|cam_0|address_cam[3] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[3] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N38
dffeas \img|cam_0|address_cam[5] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[5] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y61_N58
dffeas \img|cam_0|address_cam[4] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[4] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N36
cyclonev_lcell_comb \img|Equal2~1 (
// Equation(s):
// \img|Equal2~1_combout  = ( !\img|cam_0|address_cam [5] & ( !\img|cam_0|address_cam [4] & ( (!\img|cam_0|address_cam [0] & (!\img|cam_0|address_cam [2] & (!\img|cam_0|address_cam [1] & !\img|cam_0|address_cam [3]))) ) ) )

	.dataa(!\img|cam_0|address_cam [0]),
	.datab(!\img|cam_0|address_cam [2]),
	.datac(!\img|cam_0|address_cam [1]),
	.datad(!\img|cam_0|address_cam [3]),
	.datae(!\img|cam_0|address_cam [5]),
	.dataf(!\img|cam_0|address_cam [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal2~1 .extended_lut = "off";
defparam \img|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \img|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N42
cyclonev_lcell_comb \img|cam_0|Add3~9 (
// Equation(s):
// \img|cam_0|Add3~9_sumout  = SUM(( GND ) + ( \img|cam_0|vid_address [14] ) + ( \img|cam_0|Add3~70  ))
// \img|cam_0|Add3~10  = CARRY(( GND ) + ( \img|cam_0|vid_address [14] ) + ( \img|cam_0|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|vid_address [14]),
	.datag(gnd),
	.cin(\img|cam_0|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~9_sumout ),
	.cout(\img|cam_0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~9 .extended_lut = "off";
defparam \img|cam_0|Add3~9 .lut_mask = 64'h0000FF0000000000;
defparam \img|cam_0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N44
dffeas \img|cam_0|vid_address[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[14] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N45
cyclonev_lcell_comb \img|cam_0|Add3~13 (
// Equation(s):
// \img|cam_0|Add3~13_sumout  = SUM(( \img|cam_0|vid_address [15] ) + ( GND ) + ( \img|cam_0|Add3~10  ))
// \img|cam_0|Add3~14  = CARRY(( \img|cam_0|vid_address [15] ) + ( GND ) + ( \img|cam_0|Add3~10  ))

	.dataa(gnd),
	.datab(!\img|cam_0|vid_address [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~13_sumout ),
	.cout(\img|cam_0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~13 .extended_lut = "off";
defparam \img|cam_0|Add3~13 .lut_mask = 64'h0000FFFF00003333;
defparam \img|cam_0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N47
dffeas \img|cam_0|vid_address[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[15] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N48
cyclonev_lcell_comb \img|cam_0|Add3~17 (
// Equation(s):
// \img|cam_0|Add3~17_sumout  = SUM(( \img|cam_0|vid_address [16] ) + ( GND ) + ( \img|cam_0|Add3~14  ))
// \img|cam_0|Add3~18  = CARRY(( \img|cam_0|vid_address [16] ) + ( GND ) + ( \img|cam_0|Add3~14  ))

	.dataa(!\img|cam_0|vid_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|cam_0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~17_sumout ),
	.cout(\img|cam_0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~17 .extended_lut = "off";
defparam \img|cam_0|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \img|cam_0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N50
dffeas \img|cam_0|vid_address[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[16] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N41
dffeas \img|cam_0|address_cam[14] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [14]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[14] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N51
cyclonev_lcell_comb \img|cam_0|Add3~21 (
// Equation(s):
// \img|cam_0|Add3~21_sumout  = SUM(( GND ) + ( \img|cam_0|vid_address [17] ) + ( \img|cam_0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|cam_0|vid_address [17]),
	.datag(gnd),
	.cin(\img|cam_0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|cam_0|Add3~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|Add3~21 .extended_lut = "off";
defparam \img|cam_0|Add3~21 .lut_mask = 64'h0000FF0000000000;
defparam \img|cam_0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N53
dffeas \img|cam_0|vid_address[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|cam_0|comb~6_combout ),
	.sload(gnd),
	.ena(\img|cam_0|vid_address[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|vid_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|vid_address[17] .is_wysiwyg = "true";
defparam \img|cam_0|vid_address[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N44
dffeas \img|cam_0|address_cam[15] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [15]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[15] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N14
dffeas \img|cam_0|address_cam[13] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [13]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[13] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y62_N13
dffeas \img|cam_0|address_cam[12] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\img|cam_0|vid_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|address_cam~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|address_cam [12]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|address_cam[12] .is_wysiwyg = "true";
defparam \img|cam_0|address_cam[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N12
cyclonev_lcell_comb \img|Equal2~0 (
// Equation(s):
// \img|Equal2~0_combout  = ( !\img|cam_0|address_cam [13] & ( !\img|cam_0|address_cam [12] & ( (!\img|cam_0|address_cam [14] & !\img|cam_0|address_cam [15]) ) ) )

	.dataa(gnd),
	.datab(!\img|cam_0|address_cam [14]),
	.datac(gnd),
	.datad(!\img|cam_0|address_cam [15]),
	.datae(!\img|cam_0|address_cam [13]),
	.dataf(!\img|cam_0|address_cam [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal2~0 .extended_lut = "off";
defparam \img|Equal2~0 .lut_mask = 64'hCC00000000000000;
defparam \img|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N45
cyclonev_lcell_comb \img|always1~0 (
// Equation(s):
// \img|always1~0_combout  = ( \img|Equal2~1_combout  & ( \img|Equal2~0_combout  & ( (!\KEY[0]~input_o ) # (\img|Equal2~2_combout ) ) ) ) # ( !\img|Equal2~1_combout  & ( \img|Equal2~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( \img|Equal2~1_combout  & ( 
// !\img|Equal2~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\img|Equal2~1_combout  & ( !\img|Equal2~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|Equal2~2_combout ),
	.datae(!\img|Equal2~1_combout ),
	.dataf(!\img|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|always1~0 .extended_lut = "off";
defparam \img|always1~0 .lut_mask = 64'hAAAAAAAAAAAAAAFF;
defparam \img|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N54
cyclonev_lcell_comb \img|cam_0|data_camh[0]~0 (
// Equation(s):
// \img|cam_0|data_camh[0]~0_combout  = ( !\img|cam_0|vid_address [1] & ( !\img|cam_0|vid_address [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|cam_0|vid_address [0]),
	.datad(gnd),
	.datae(!\img|cam_0|vid_address [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|data_camh[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|data_camh[0]~0 .extended_lut = "off";
defparam \img|cam_0|data_camh[0]~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \img|cam_0|data_camh[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N30
cyclonev_lcell_comb \img|Add1~33 (
// Equation(s):
// \img|Add1~33_sumout  = SUM(( \img|r_county [0] ) + ( VCC ) + ( !VCC ))
// \img|Add1~34  = CARRY(( \img|r_county [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~33_sumout ),
	.cout(\img|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~33 .extended_lut = "off";
defparam \img|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \img|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N30
cyclonev_lcell_comb \img|Add2~37 (
// Equation(s):
// \img|Add2~37_sumout  = SUM(( \img|r_countx [0] ) + ( VCC ) + ( !VCC ))
// \img|Add2~38  = CARRY(( \img|r_countx [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~37_sumout ),
	.cout(\img|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~37 .extended_lut = "off";
defparam \img|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \img|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N54
cyclonev_lcell_comb \img|Add2~1 (
// Equation(s):
// \img|Add2~1_sumout  = SUM(( \img|r_countx [8] ) + ( GND ) + ( \img|Add2~14  ))
// \img|Add2~2  = CARRY(( \img|r_countx [8] ) + ( GND ) + ( \img|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~1_sumout ),
	.cout(\img|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~1 .extended_lut = "off";
defparam \img|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N57
cyclonev_lcell_comb \img|Add2~5 (
// Equation(s):
// \img|Add2~5_sumout  = SUM(( \img|r_countx [9] ) + ( GND ) + ( \img|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add2~5 .extended_lut = "off";
defparam \img|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N27
cyclonev_lcell_comb \img|Equal2~3 (
// Equation(s):
// \img|Equal2~3_combout  = ( \img|Equal2~2_combout  & ( \img|Equal2~1_combout  & ( \img|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\img|Equal2~2_combout ),
	.dataf(!\img|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal2~3 .extended_lut = "off";
defparam \img|Equal2~3 .lut_mask = 64'h0000000000000F0F;
defparam \img|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N0
cyclonev_lcell_comb \img|r_countx[9]~1 (
// Equation(s):
// \img|r_countx[9]~1_combout  = ( \img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( (!\KEY[0]~input_o ) # (\img|Equal2~3_combout ) ) ) ) # ( !\img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( (!\KEY[0]~input_o ) # 
// (\img|Equal2~3_combout ) ) ) ) # ( \img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( (!\KEY[0]~input_o ) # (\img|Equal2~3_combout ) ) ) ) # ( !\img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( ((!\KEY[0]~input_o ) # 
// ((\img|cam_0|data_camh[0]~0_combout  & !\img|cam_0|comb~8_combout ))) # (\img|Equal2~3_combout ) ) ) )

	.dataa(!\img|cam_0|data_camh[0]~0_combout ),
	.datab(!\img|cam_0|comb~8_combout ),
	.datac(!\img|Equal2~3_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\img|cam_0|comb~6_combout ),
	.dataf(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|r_countx[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|r_countx[9]~1 .extended_lut = "off";
defparam \img|r_countx[9]~1 .lut_mask = 64'hFF4FFF0FFF0FFF0F;
defparam \img|r_countx[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N59
dffeas \img|r_countx[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[9] .is_wysiwyg = "true";
defparam \img|r_countx[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N9
cyclonev_lcell_comb \img|Equal3~2 (
// Equation(s):
// \img|Equal3~2_combout  = ( !\img|r_countx [7] & ( (\img|r_countx [2] & (\img|r_countx [4] & (!\img|r_countx [9] & !\img|r_countx [6]))) ) )

	.dataa(!\img|r_countx [2]),
	.datab(!\img|r_countx [4]),
	.datac(!\img|r_countx [9]),
	.datad(!\img|r_countx [6]),
	.datae(gnd),
	.dataf(!\img|r_countx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal3~2 .extended_lut = "off";
defparam \img|Equal3~2 .lut_mask = 64'h1000100000000000;
defparam \img|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N18
cyclonev_lcell_comb \img|r_countx[9]~0 (
// Equation(s):
// \img|r_countx[9]~0_combout  = ( \img|Equal2~1_combout  & ( \img|Equal2~0_combout  & ( ((!\KEY[0]~input_o ) # ((\img|Equal3~2_combout  & \img|Equal3~1_combout ))) # (\img|Equal2~2_combout ) ) ) ) # ( !\img|Equal2~1_combout  & ( \img|Equal2~0_combout  & ( 
// (!\KEY[0]~input_o ) # ((\img|Equal3~2_combout  & \img|Equal3~1_combout )) ) ) ) # ( \img|Equal2~1_combout  & ( !\img|Equal2~0_combout  & ( (!\KEY[0]~input_o ) # ((\img|Equal3~2_combout  & \img|Equal3~1_combout )) ) ) ) # ( !\img|Equal2~1_combout  & ( 
// !\img|Equal2~0_combout  & ( (!\KEY[0]~input_o ) # ((\img|Equal3~2_combout  & \img|Equal3~1_combout )) ) ) )

	.dataa(!\img|Equal3~2_combout ),
	.datab(!\img|Equal3~1_combout ),
	.datac(!\img|Equal2~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\img|Equal2~1_combout ),
	.dataf(!\img|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|r_countx[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|r_countx[9]~0 .extended_lut = "off";
defparam \img|r_countx[9]~0 .lut_mask = 64'hFF11FF11FF11FF1F;
defparam \img|r_countx[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N31
dffeas \img|r_countx[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[0] .is_wysiwyg = "true";
defparam \img|r_countx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N33
cyclonev_lcell_comb \img|Add2~33 (
// Equation(s):
// \img|Add2~33_sumout  = SUM(( \img|r_countx [1] ) + ( GND ) + ( \img|Add2~38  ))
// \img|Add2~34  = CARRY(( \img|r_countx [1] ) + ( GND ) + ( \img|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~33_sumout ),
	.cout(\img|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~33 .extended_lut = "off";
defparam \img|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N34
dffeas \img|r_countx[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[1] .is_wysiwyg = "true";
defparam \img|r_countx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N36
cyclonev_lcell_comb \img|Add2~25 (
// Equation(s):
// \img|Add2~25_sumout  = SUM(( \img|r_countx [2] ) + ( GND ) + ( \img|Add2~34  ))
// \img|Add2~26  = CARRY(( \img|r_countx [2] ) + ( GND ) + ( \img|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~25_sumout ),
	.cout(\img|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~25 .extended_lut = "off";
defparam \img|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N38
dffeas \img|r_countx[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[2] .is_wysiwyg = "true";
defparam \img|r_countx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N39
cyclonev_lcell_comb \img|Add2~17 (
// Equation(s):
// \img|Add2~17_sumout  = SUM(( \img|r_countx [3] ) + ( GND ) + ( \img|Add2~26  ))
// \img|Add2~18  = CARRY(( \img|r_countx [3] ) + ( GND ) + ( \img|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~17_sumout ),
	.cout(\img|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~17 .extended_lut = "off";
defparam \img|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N41
dffeas \img|r_countx[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[3] .is_wysiwyg = "true";
defparam \img|r_countx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N42
cyclonev_lcell_comb \img|Add2~21 (
// Equation(s):
// \img|Add2~21_sumout  = SUM(( \img|r_countx [4] ) + ( GND ) + ( \img|Add2~18  ))
// \img|Add2~22  = CARRY(( \img|r_countx [4] ) + ( GND ) + ( \img|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~21_sumout ),
	.cout(\img|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~21 .extended_lut = "off";
defparam \img|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N44
dffeas \img|r_countx[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[4] .is_wysiwyg = "true";
defparam \img|r_countx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N45
cyclonev_lcell_comb \img|Add2~29 (
// Equation(s):
// \img|Add2~29_sumout  = SUM(( \img|r_countx [5] ) + ( GND ) + ( \img|Add2~22  ))
// \img|Add2~30  = CARRY(( \img|r_countx [5] ) + ( GND ) + ( \img|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~29_sumout ),
	.cout(\img|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~29 .extended_lut = "off";
defparam \img|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N47
dffeas \img|r_countx[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[5] .is_wysiwyg = "true";
defparam \img|r_countx[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N48
cyclonev_lcell_comb \img|Add2~9 (
// Equation(s):
// \img|Add2~9_sumout  = SUM(( \img|r_countx [6] ) + ( GND ) + ( \img|Add2~30  ))
// \img|Add2~10  = CARRY(( \img|r_countx [6] ) + ( GND ) + ( \img|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~9_sumout ),
	.cout(\img|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~9 .extended_lut = "off";
defparam \img|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N50
dffeas \img|r_countx[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[6] .is_wysiwyg = "true";
defparam \img|r_countx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N51
cyclonev_lcell_comb \img|Add2~13 (
// Equation(s):
// \img|Add2~13_sumout  = SUM(( \img|r_countx [7] ) + ( GND ) + ( \img|Add2~10  ))
// \img|Add2~14  = CARRY(( \img|r_countx [7] ) + ( GND ) + ( \img|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_countx [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add2~13_sumout ),
	.cout(\img|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \img|Add2~13 .extended_lut = "off";
defparam \img|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N53
dffeas \img|r_countx[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[7] .is_wysiwyg = "true";
defparam \img|r_countx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y62_N56
dffeas \img|r_countx[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|r_countx[9]~0_combout ),
	.sload(gnd),
	.ena(\img|r_countx[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_countx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_countx[8] .is_wysiwyg = "true";
defparam \img|r_countx[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N12
cyclonev_lcell_comb \img|Equal3~1 (
// Equation(s):
// \img|Equal3~1_combout  = ( !\img|r_countx [3] & ( (\img|r_countx [8] & (\img|r_countx [5] & (\img|r_countx [0] & \img|r_countx [1]))) ) )

	.dataa(!\img|r_countx [8]),
	.datab(!\img|r_countx [5]),
	.datac(!\img|r_countx [0]),
	.datad(!\img|r_countx [1]),
	.datae(gnd),
	.dataf(!\img|r_countx [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal3~1 .extended_lut = "off";
defparam \img|Equal3~1 .lut_mask = 64'h0001000100000000;
defparam \img|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N15
cyclonev_lcell_comb \img|Equal3~3 (
// Equation(s):
// \img|Equal3~3_combout  = (\img|Equal3~1_combout  & \img|Equal3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|Equal3~1_combout ),
	.datad(!\img|Equal3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal3~3 .extended_lut = "off";
defparam \img|Equal3~3 .lut_mask = 64'h000F000F000F000F;
defparam \img|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N21
cyclonev_lcell_comb \img|r_county[1]~0 (
// Equation(s):
// \img|r_county[1]~0_combout  = ( \img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( !\img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( 
// \img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( !\img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( ((\img|cam_0|data_camh[0]~0_combout  & (\img|Equal3~3_combout  & 
// !\img|cam_0|comb~8_combout ))) # (\img|always1~0_combout ) ) ) )

	.dataa(!\img|cam_0|data_camh[0]~0_combout ),
	.datab(!\img|Equal3~3_combout ),
	.datac(!\img|always1~0_combout ),
	.datad(!\img|cam_0|comb~8_combout ),
	.datae(!\img|cam_0|comb~6_combout ),
	.dataf(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|r_county[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|r_county[1]~0 .extended_lut = "off";
defparam \img|r_county[1]~0 .lut_mask = 64'h1F0F0F0F0F0F0F0F;
defparam \img|r_county[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N32
dffeas \img|r_county[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[0] .is_wysiwyg = "true";
defparam \img|r_county[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N33
cyclonev_lcell_comb \img|Add1~29 (
// Equation(s):
// \img|Add1~29_sumout  = SUM(( \img|r_county [1] ) + ( GND ) + ( \img|Add1~34  ))
// \img|Add1~30  = CARRY(( \img|r_county [1] ) + ( GND ) + ( \img|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~29_sumout ),
	.cout(\img|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~29 .extended_lut = "off";
defparam \img|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N35
dffeas \img|r_county[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[1] .is_wysiwyg = "true";
defparam \img|r_county[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N36
cyclonev_lcell_comb \img|Add1~21 (
// Equation(s):
// \img|Add1~21_sumout  = SUM(( \img|r_county [2] ) + ( GND ) + ( \img|Add1~30  ))
// \img|Add1~22  = CARRY(( \img|r_county [2] ) + ( GND ) + ( \img|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~21_sumout ),
	.cout(\img|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~21 .extended_lut = "off";
defparam \img|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N38
dffeas \img|r_county[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[2] .is_wysiwyg = "true";
defparam \img|r_county[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N39
cyclonev_lcell_comb \img|Add1~17 (
// Equation(s):
// \img|Add1~17_sumout  = SUM(( \img|r_county [3] ) + ( GND ) + ( \img|Add1~22  ))
// \img|Add1~18  = CARRY(( \img|r_county [3] ) + ( GND ) + ( \img|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~17_sumout ),
	.cout(\img|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~17 .extended_lut = "off";
defparam \img|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N41
dffeas \img|r_county[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[3] .is_wysiwyg = "true";
defparam \img|r_county[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N42
cyclonev_lcell_comb \img|Add1~13 (
// Equation(s):
// \img|Add1~13_sumout  = SUM(( \img|r_county [4] ) + ( GND ) + ( \img|Add1~18  ))
// \img|Add1~14  = CARRY(( \img|r_county [4] ) + ( GND ) + ( \img|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~13_sumout ),
	.cout(\img|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~13 .extended_lut = "off";
defparam \img|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N44
dffeas \img|r_county[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[4] .is_wysiwyg = "true";
defparam \img|r_county[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N45
cyclonev_lcell_comb \img|Add1~9 (
// Equation(s):
// \img|Add1~9_sumout  = SUM(( \img|r_county [5] ) + ( GND ) + ( \img|Add1~14  ))
// \img|Add1~10  = CARRY(( \img|r_county [5] ) + ( GND ) + ( \img|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~9_sumout ),
	.cout(\img|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~9 .extended_lut = "off";
defparam \img|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N46
dffeas \img|r_county[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[5] .is_wysiwyg = "true";
defparam \img|r_county[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N48
cyclonev_lcell_comb \img|Add1~5 (
// Equation(s):
// \img|Add1~5_sumout  = SUM(( \img|r_county [6] ) + ( GND ) + ( \img|Add1~10  ))
// \img|Add1~6  = CARRY(( \img|r_county [6] ) + ( GND ) + ( \img|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~5_sumout ),
	.cout(\img|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~5 .extended_lut = "off";
defparam \img|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N49
dffeas \img|r_county[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[6] .is_wysiwyg = "true";
defparam \img|r_county[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N51
cyclonev_lcell_comb \img|Add1~1 (
// Equation(s):
// \img|Add1~1_sumout  = SUM(( \img|r_county [7] ) + ( GND ) + ( \img|Add1~6  ))
// \img|Add1~2  = CARRY(( \img|r_county [7] ) + ( GND ) + ( \img|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~1_sumout ),
	.cout(\img|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \img|Add1~1 .extended_lut = "off";
defparam \img|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N53
dffeas \img|r_county[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[7] .is_wysiwyg = "true";
defparam \img|r_county[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N54
cyclonev_lcell_comb \img|Add1~25 (
// Equation(s):
// \img|Add1~25_sumout  = SUM(( \img|r_county [8] ) + ( GND ) + ( \img|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|r_county [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add1~25 .extended_lut = "off";
defparam \img|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N56
dffeas \img|r_county[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|r_county[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|r_county [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|r_county[8] .is_wysiwyg = "true";
defparam \img|r_county[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N0
cyclonev_lcell_comb \img|always1~2 (
// Equation(s):
// \img|always1~2_combout  = ( \img|r_county [3] & ( (!\img|r_countx [5] & (!\img|r_county [8] & ((!\img|r_county [2]) # (!\img|r_county [4])))) ) ) # ( !\img|r_county [3] & ( (!\img|r_countx [5] & !\img|r_county [8]) ) )

	.dataa(!\img|r_county [2]),
	.datab(!\img|r_county [4]),
	.datac(!\img|r_countx [5]),
	.datad(!\img|r_county [8]),
	.datae(gnd),
	.dataf(!\img|r_county [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|always1~2 .extended_lut = "off";
defparam \img|always1~2 .lut_mask = 64'hF000F000E000E000;
defparam \img|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N3
cyclonev_lcell_comb \img|Equal3~0 (
// Equation(s):
// \img|Equal3~0_combout  = ( !\img|r_countx [6] & ( (!\img|r_countx [9] & !\img|r_countx [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|r_countx [9]),
	.datad(!\img|r_countx [7]),
	.datae(gnd),
	.dataf(!\img|r_countx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Equal3~0 .extended_lut = "off";
defparam \img|Equal3~0 .lut_mask = 64'hF000F00000000000;
defparam \img|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N6
cyclonev_lcell_comb \img|always1~1 (
// Equation(s):
// \img|always1~1_combout  = ( !\img|r_county [5] & ( (!\img|r_county [6] & ((!\img|r_countx [2]) # ((!\img|r_countx [4]) # (!\img|r_countx [3])))) ) )

	.dataa(!\img|r_countx [2]),
	.datab(!\img|r_countx [4]),
	.datac(!\img|r_countx [3]),
	.datad(!\img|r_county [6]),
	.datae(gnd),
	.dataf(!\img|r_county [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|always1~1 .extended_lut = "off";
defparam \img|always1~1 .lut_mask = 64'hFE00FE0000000000;
defparam \img|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N24
cyclonev_lcell_comb \img|imageRAM_addressB[8]~0 (
// Equation(s):
// \img|imageRAM_addressB[8]~0_combout  = ( \img|Equal3~0_combout  & ( \img|always1~1_combout  & ( (!\img|r_county [7] & (\img|newFrame~q  & (\img|always1~2_combout  & !\img|r_countx [8]))) ) ) )

	.dataa(!\img|r_county [7]),
	.datab(!\img|newFrame~q ),
	.datac(!\img|always1~2_combout ),
	.datad(!\img|r_countx [8]),
	.datae(!\img|Equal3~0_combout ),
	.dataf(!\img|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imageRAM_addressB[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imageRAM_addressB[8]~0 .extended_lut = "off";
defparam \img|imageRAM_addressB[8]~0 .lut_mask = 64'h0000000000000200;
defparam \img|imageRAM_addressB[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N54
cyclonev_lcell_comb \img|imageRAM_addressB[8]~1 (
// Equation(s):
// \img|imageRAM_addressB[8]~1_combout  = ( \img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( !\img|cam_0|comb~6_combout  & ( \img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( 
// \img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( \img|always1~0_combout  ) ) ) # ( !\img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( ((!\img|cam_0|comb~8_combout  & (\img|cam_0|data_camh[0]~0_combout  & 
// \img|imageRAM_addressB[8]~0_combout ))) # (\img|always1~0_combout ) ) ) )

	.dataa(!\img|cam_0|comb~8_combout ),
	.datab(!\img|cam_0|data_camh[0]~0_combout ),
	.datac(!\img|always1~0_combout ),
	.datad(!\img|imageRAM_addressB[8]~0_combout ),
	.datae(!\img|cam_0|comb~6_combout ),
	.dataf(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imageRAM_addressB[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imageRAM_addressB[8]~1 .extended_lut = "off";
defparam \img|imageRAM_addressB[8]~1 .lut_mask = 64'h0F2F0F0F0F0F0F0F;
defparam \img|imageRAM_addressB[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N2
dffeas \img|imageRAM_addressB[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[0] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N3
cyclonev_lcell_comb \img|Add3~5 (
// Equation(s):
// \img|Add3~5_sumout  = SUM(( \img|imageRAM_addressB [1] ) + ( GND ) + ( \img|Add3~2  ))
// \img|Add3~6  = CARRY(( \img|imageRAM_addressB [1] ) + ( GND ) + ( \img|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~5_sumout ),
	.cout(\img|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~5 .extended_lut = "off";
defparam \img|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N5
dffeas \img|imageRAM_addressB[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[1] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \img|Add3~9 (
// Equation(s):
// \img|Add3~9_sumout  = SUM(( \img|imageRAM_addressB [2] ) + ( GND ) + ( \img|Add3~6  ))
// \img|Add3~10  = CARRY(( \img|imageRAM_addressB [2] ) + ( GND ) + ( \img|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~9_sumout ),
	.cout(\img|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~9 .extended_lut = "off";
defparam \img|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N8
dffeas \img|imageRAM_addressB[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[2] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N9
cyclonev_lcell_comb \img|Add3~13 (
// Equation(s):
// \img|Add3~13_sumout  = SUM(( \img|imageRAM_addressB [3] ) + ( GND ) + ( \img|Add3~10  ))
// \img|Add3~14  = CARRY(( \img|imageRAM_addressB [3] ) + ( GND ) + ( \img|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~13_sumout ),
	.cout(\img|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~13 .extended_lut = "off";
defparam \img|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N11
dffeas \img|imageRAM_addressB[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[3] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \img|Add3~17 (
// Equation(s):
// \img|Add3~17_sumout  = SUM(( \img|imageRAM_addressB [4] ) + ( GND ) + ( \img|Add3~14  ))
// \img|Add3~18  = CARRY(( \img|imageRAM_addressB [4] ) + ( GND ) + ( \img|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~17_sumout ),
	.cout(\img|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~17 .extended_lut = "off";
defparam \img|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N14
dffeas \img|imageRAM_addressB[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[4] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N15
cyclonev_lcell_comb \img|Add3~21 (
// Equation(s):
// \img|Add3~21_sumout  = SUM(( \img|imageRAM_addressB [5] ) + ( GND ) + ( \img|Add3~18  ))
// \img|Add3~22  = CARRY(( \img|imageRAM_addressB [5] ) + ( GND ) + ( \img|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~21_sumout ),
	.cout(\img|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~21 .extended_lut = "off";
defparam \img|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N17
dffeas \img|imageRAM_addressB[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[5] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N18
cyclonev_lcell_comb \img|Add3~25 (
// Equation(s):
// \img|Add3~25_sumout  = SUM(( \img|imageRAM_addressB [6] ) + ( GND ) + ( \img|Add3~22  ))
// \img|Add3~26  = CARRY(( \img|imageRAM_addressB [6] ) + ( GND ) + ( \img|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~25_sumout ),
	.cout(\img|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~25 .extended_lut = "off";
defparam \img|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N20
dffeas \img|imageRAM_addressB[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[6] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N21
cyclonev_lcell_comb \img|Add3~29 (
// Equation(s):
// \img|Add3~29_sumout  = SUM(( \img|imageRAM_addressB [7] ) + ( GND ) + ( \img|Add3~26  ))
// \img|Add3~30  = CARRY(( \img|imageRAM_addressB [7] ) + ( GND ) + ( \img|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~29_sumout ),
	.cout(\img|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~29 .extended_lut = "off";
defparam \img|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N23
dffeas \img|imageRAM_addressB[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[7] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \img|Add3~33 (
// Equation(s):
// \img|Add3~33_sumout  = SUM(( \img|imageRAM_addressB [8] ) + ( GND ) + ( \img|Add3~30  ))
// \img|Add3~34  = CARRY(( \img|imageRAM_addressB [8] ) + ( GND ) + ( \img|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~33_sumout ),
	.cout(\img|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \img|Add3~33 .extended_lut = "off";
defparam \img|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N26
dffeas \img|imageRAM_addressB[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[8] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N27
cyclonev_lcell_comb \img|Add3~37 (
// Equation(s):
// \img|Add3~37_sumout  = SUM(( \img|imageRAM_addressB [9] ) + ( GND ) + ( \img|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|imageRAM_addressB [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\img|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\img|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add3~37 .extended_lut = "off";
defparam \img|Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \img|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N29
dffeas \img|imageRAM_addressB[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\img|always1~0_combout ),
	.sload(gnd),
	.ena(\img|imageRAM_addressB[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imageRAM_addressB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imageRAM_addressB[9] .is_wysiwyg = "true";
defparam \img|imageRAM_addressB[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N30
cyclonev_lcell_comb \img|doneLoadingImage~1 (
// Equation(s):
// \img|doneLoadingImage~1_combout  = ( !\img|imageRAM_addressB [0] & ( !\img|imageRAM_addressB [5] & ( (!\img|imageRAM_addressB [6] & \img|imageRAM_addressB [9]) ) ) )

	.dataa(!\img|imageRAM_addressB [6]),
	.datab(gnd),
	.datac(!\img|imageRAM_addressB [9]),
	.datad(gnd),
	.datae(!\img|imageRAM_addressB [0]),
	.dataf(!\img|imageRAM_addressB [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|doneLoadingImage~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|doneLoadingImage~1 .extended_lut = "off";
defparam \img|doneLoadingImage~1 .lut_mask = 64'h0A0A000000000000;
defparam \img|doneLoadingImage~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N21
cyclonev_lcell_comb \img|startFrame~2 (
// Equation(s):
// \img|startFrame~2_combout  = ( !\img|newFrame~q  & ( (!\img|doneLoadingImage~q  & !\img|startFrame~q ) ) )

	.dataa(!\img|doneLoadingImage~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|startFrame~q ),
	.datae(gnd),
	.dataf(!\img|newFrame~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|startFrame~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|startFrame~2 .extended_lut = "off";
defparam \img|startFrame~2 .lut_mask = 64'hAA00AA0000000000;
defparam \img|startFrame~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N30
cyclonev_lcell_comb \img|waitTimer[0]~0 (
// Equation(s):
// \img|waitTimer[0]~0_combout  = ( \C0|current_state.load_imageRAM~q  & ( (\KEY[0]~input_o  & (!\img|startFrame~2_combout  & \img|waitTimer [0])) ) ) # ( !\C0|current_state.load_imageRAM~q  & ( (\KEY[0]~input_o  & (!\img|waitTimer [0] $ 
// (((!\img|startFrame~2_combout ) # (\img|startFrame~0_combout ))))) ) )

	.dataa(!\img|startFrame~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\img|startFrame~2_combout ),
	.datad(!\img|waitTimer [0]),
	.datae(gnd),
	.dataf(!\C0|current_state.load_imageRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|waitTimer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|waitTimer[0]~0 .extended_lut = "off";
defparam \img|waitTimer[0]~0 .lut_mask = 64'h0231023100300030;
defparam \img|waitTimer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N32
dffeas \img|waitTimer[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|waitTimer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|waitTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|waitTimer[0] .is_wysiwyg = "true";
defparam \img|waitTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N39
cyclonev_lcell_comb \img|waitTimer[1]~1 (
// Equation(s):
// \img|waitTimer[1]~1_combout  = ( \img|waitTimer [1] & ( \img|waitTimer [0] & ( (\KEY[0]~input_o  & ((!\img|startFrame~2_combout ) # ((\img|startFrame~0_combout  & !\C0|current_state.load_imageRAM~q )))) ) ) ) # ( !\img|waitTimer [1] & ( \img|waitTimer [0] 
// & ( (!\img|startFrame~0_combout  & (!\C0|current_state.load_imageRAM~q  & (\KEY[0]~input_o  & \img|startFrame~2_combout ))) ) ) ) # ( \img|waitTimer [1] & ( !\img|waitTimer [0] & ( (\KEY[0]~input_o  & ((!\C0|current_state.load_imageRAM~q ) # 
// (!\img|startFrame~2_combout ))) ) ) )

	.dataa(!\img|startFrame~0_combout ),
	.datab(!\C0|current_state.load_imageRAM~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\img|startFrame~2_combout ),
	.datae(!\img|waitTimer [1]),
	.dataf(!\img|waitTimer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|waitTimer[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|waitTimer[1]~1 .extended_lut = "off";
defparam \img|waitTimer[1]~1 .lut_mask = 64'h00000F0C00080F04;
defparam \img|waitTimer[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N41
dffeas \img|waitTimer[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|waitTimer[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|waitTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|waitTimer[1] .is_wysiwyg = "true";
defparam \img|waitTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N33
cyclonev_lcell_comb \img|Add0~0 (
// Equation(s):
// \img|Add0~0_combout  = ( \img|waitTimer [0] & ( \img|waitTimer [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|waitTimer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img|waitTimer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add0~0 .extended_lut = "off";
defparam \img|Add0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \img|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N45
cyclonev_lcell_comb \img|waitTimer[2]~2 (
// Equation(s):
// \img|waitTimer[2]~2_combout  = ( \img|waitTimer [2] & ( \img|Add0~0_combout  & ( (\KEY[0]~input_o  & ((!\img|startFrame~2_combout ) # ((\img|startFrame~0_combout  & !\C0|current_state.load_imageRAM~q )))) ) ) ) # ( !\img|waitTimer [2] & ( 
// \img|Add0~0_combout  & ( (!\img|startFrame~0_combout  & (!\C0|current_state.load_imageRAM~q  & (\KEY[0]~input_o  & \img|startFrame~2_combout ))) ) ) ) # ( \img|waitTimer [2] & ( !\img|Add0~0_combout  & ( (\KEY[0]~input_o  & 
// ((!\C0|current_state.load_imageRAM~q ) # (!\img|startFrame~2_combout ))) ) ) )

	.dataa(!\img|startFrame~0_combout ),
	.datab(!\C0|current_state.load_imageRAM~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\img|startFrame~2_combout ),
	.datae(!\img|waitTimer [2]),
	.dataf(!\img|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|waitTimer[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|waitTimer[2]~2 .extended_lut = "off";
defparam \img|waitTimer[2]~2 .lut_mask = 64'h00000F0C00080F04;
defparam \img|waitTimer[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N47
dffeas \img|waitTimer[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|waitTimer[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|waitTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|waitTimer[2] .is_wysiwyg = "true";
defparam \img|waitTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N18
cyclonev_lcell_comb \img|Add0~1 (
// Equation(s):
// \img|Add0~1_combout  = ( \img|waitTimer [2] & ( \img|waitTimer [0] & ( \img|waitTimer [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img|waitTimer [1]),
	.datad(gnd),
	.datae(!\img|waitTimer [2]),
	.dataf(!\img|waitTimer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add0~1 .extended_lut = "off";
defparam \img|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \img|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N42
cyclonev_lcell_comb \img|waitTimer[3]~3 (
// Equation(s):
// \img|waitTimer[3]~3_combout  = ( \img|waitTimer [3] & ( \img|Add0~1_combout  & ( (\KEY[0]~input_o  & ((!\img|startFrame~2_combout ) # ((\img|startFrame~0_combout  & !\C0|current_state.load_imageRAM~q )))) ) ) ) # ( !\img|waitTimer [3] & ( 
// \img|Add0~1_combout  & ( (!\img|startFrame~0_combout  & (!\C0|current_state.load_imageRAM~q  & (\img|startFrame~2_combout  & \KEY[0]~input_o ))) ) ) ) # ( \img|waitTimer [3] & ( !\img|Add0~1_combout  & ( (\KEY[0]~input_o  & 
// ((!\C0|current_state.load_imageRAM~q ) # (!\img|startFrame~2_combout ))) ) ) )

	.dataa(!\img|startFrame~0_combout ),
	.datab(!\C0|current_state.load_imageRAM~q ),
	.datac(!\img|startFrame~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\img|waitTimer [3]),
	.dataf(!\img|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|waitTimer[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|waitTimer[3]~3 .extended_lut = "off";
defparam \img|waitTimer[3]~3 .lut_mask = 64'h000000FC000800F4;
defparam \img|waitTimer[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N44
dffeas \img|waitTimer[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|waitTimer[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|waitTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|waitTimer[3] .is_wysiwyg = "true";
defparam \img|waitTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N51
cyclonev_lcell_comb \img|Add0~2 (
// Equation(s):
// \img|Add0~2_combout  = ( \img|waitTimer [3] & ( \img|waitTimer [1] & ( (\img|waitTimer [0] & \img|waitTimer [2]) ) ) )

	.dataa(!\img|waitTimer [0]),
	.datab(gnd),
	.datac(!\img|waitTimer [2]),
	.datad(gnd),
	.datae(!\img|waitTimer [3]),
	.dataf(!\img|waitTimer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|Add0~2 .extended_lut = "off";
defparam \img|Add0~2 .lut_mask = 64'h0000000000000505;
defparam \img|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N36
cyclonev_lcell_comb \img|waitTimer[4]~4 (
// Equation(s):
// \img|waitTimer[4]~4_combout  = ( \img|waitTimer [4] & ( \img|Add0~2_combout  & ( (\KEY[0]~input_o  & ((!\img|startFrame~2_combout ) # ((\img|startFrame~0_combout  & !\C0|current_state.load_imageRAM~q )))) ) ) ) # ( !\img|waitTimer [4] & ( 
// \img|Add0~2_combout  & ( (!\img|startFrame~0_combout  & (!\C0|current_state.load_imageRAM~q  & (\img|startFrame~2_combout  & \KEY[0]~input_o ))) ) ) ) # ( \img|waitTimer [4] & ( !\img|Add0~2_combout  & ( (\KEY[0]~input_o  & 
// ((!\C0|current_state.load_imageRAM~q ) # (!\img|startFrame~2_combout ))) ) ) )

	.dataa(!\img|startFrame~0_combout ),
	.datab(!\C0|current_state.load_imageRAM~q ),
	.datac(!\img|startFrame~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\img|waitTimer [4]),
	.dataf(!\img|Add0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|waitTimer[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|waitTimer[4]~4 .extended_lut = "off";
defparam \img|waitTimer[4]~4 .lut_mask = 64'h000000FC000800F4;
defparam \img|waitTimer[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N37
dffeas \img|waitTimer[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|waitTimer[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|waitTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|waitTimer[4] .is_wysiwyg = "true";
defparam \img|waitTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N36
cyclonev_lcell_comb \img|startFrame~0 (
// Equation(s):
// \img|startFrame~0_combout  = ( \img|waitTimer [3] & ( !\img|waitTimer [0] & ( (\img|waitTimer [4] & (\img|waitTimer [2] & \img|waitTimer [1])) ) ) )

	.dataa(!\img|waitTimer [4]),
	.datab(!\img|waitTimer [2]),
	.datac(!\img|waitTimer [1]),
	.datad(gnd),
	.datae(!\img|waitTimer [3]),
	.dataf(!\img|waitTimer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|startFrame~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|startFrame~0 .extended_lut = "off";
defparam \img|startFrame~0 .lut_mask = 64'h0000010100000000;
defparam \img|startFrame~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N54
cyclonev_lcell_comb \img|startFrame~1 (
// Equation(s):
// \img|startFrame~1_combout  = ( \img|startFrame~q  & ( \C0|current_state.load_imageRAM~q  & ( ((!\img|Equal2~3_combout ) # (\img|newFrame~q )) # (\img|doneLoadingImage~q ) ) ) ) # ( \img|startFrame~q  & ( !\C0|current_state.load_imageRAM~q  & ( 
// ((!\img|Equal2~3_combout ) # (\img|newFrame~q )) # (\img|doneLoadingImage~q ) ) ) ) # ( !\img|startFrame~q  & ( !\C0|current_state.load_imageRAM~q  & ( (!\img|doneLoadingImage~q  & (!\img|newFrame~q  & \img|startFrame~0_combout )) ) ) )

	.dataa(!\img|doneLoadingImage~q ),
	.datab(!\img|newFrame~q ),
	.datac(!\img|Equal2~3_combout ),
	.datad(!\img|startFrame~0_combout ),
	.datae(!\img|startFrame~q ),
	.dataf(!\C0|current_state.load_imageRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|startFrame~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|startFrame~1 .extended_lut = "off";
defparam \img|startFrame~1 .lut_mask = 64'h0088F7F70000F7F7;
defparam \img|startFrame~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N56
dffeas \img|startFrame (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|startFrame~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|startFrame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \img|startFrame .is_wysiwyg = "true";
defparam \img|startFrame .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N39
cyclonev_lcell_comb \img|doneLoadingImage~0 (
// Equation(s):
// \img|doneLoadingImage~0_combout  = ( !\img|imageRAM_addressB [1] & ( !\img|imageRAM_addressB [2] & ( (!\img|imageRAM_addressB [7] & (!\img|imageRAM_addressB [3] & (\img|imageRAM_addressB [4] & \img|imageRAM_addressB [8]))) ) ) )

	.dataa(!\img|imageRAM_addressB [7]),
	.datab(!\img|imageRAM_addressB [3]),
	.datac(!\img|imageRAM_addressB [4]),
	.datad(!\img|imageRAM_addressB [8]),
	.datae(!\img|imageRAM_addressB [1]),
	.dataf(!\img|imageRAM_addressB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|doneLoadingImage~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|doneLoadingImage~0 .extended_lut = "off";
defparam \img|doneLoadingImage~0 .lut_mask = 64'h0008000000000000;
defparam \img|doneLoadingImage~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N48
cyclonev_lcell_comb \img|newFrame~0 (
// Equation(s):
// \img|newFrame~0_combout  = ( \img|newFrame~q  & ( \img|Equal2~3_combout  & ( ((!\img|doneLoadingImage~1_combout ) # (!\img|doneLoadingImage~0_combout )) # (\img|doneLoadingImage~q ) ) ) ) # ( !\img|newFrame~q  & ( \img|Equal2~3_combout  & ( 
// (!\img|doneLoadingImage~q  & \img|startFrame~q ) ) ) ) # ( \img|newFrame~q  & ( !\img|Equal2~3_combout  & ( ((!\img|doneLoadingImage~1_combout ) # (!\img|doneLoadingImage~0_combout )) # (\img|doneLoadingImage~q ) ) ) )

	.dataa(!\img|doneLoadingImage~q ),
	.datab(!\img|doneLoadingImage~1_combout ),
	.datac(!\img|startFrame~q ),
	.datad(!\img|doneLoadingImage~0_combout ),
	.datae(!\img|newFrame~q ),
	.dataf(!\img|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|newFrame~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|newFrame~0 .extended_lut = "off";
defparam \img|newFrame~0 .lut_mask = 64'h0000FFDD0A0AFFDD;
defparam \img|newFrame~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N50
dffeas \img|newFrame (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|newFrame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|newFrame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \img|newFrame .is_wysiwyg = "true";
defparam \img|newFrame .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N0
cyclonev_lcell_comb \img|doneLoadingImage~2 (
// Equation(s):
// \img|doneLoadingImage~2_combout  = ( \C0|current_state.load_imageRAM~q  & ( (\img|newFrame~q  & (\img|doneLoadingImage~0_combout  & (\img|doneLoadingImage~1_combout  & !\img|doneLoadingImage~q ))) ) ) # ( !\C0|current_state.load_imageRAM~q  & ( 
// ((\img|newFrame~q  & (\img|doneLoadingImage~0_combout  & \img|doneLoadingImage~1_combout ))) # (\img|doneLoadingImage~q ) ) )

	.dataa(!\img|newFrame~q ),
	.datab(!\img|doneLoadingImage~0_combout ),
	.datac(!\img|doneLoadingImage~1_combout ),
	.datad(!\img|doneLoadingImage~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_imageRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|doneLoadingImage~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|doneLoadingImage~2 .extended_lut = "off";
defparam \img|doneLoadingImage~2 .lut_mask = 64'h01FF01FF01000100;
defparam \img|doneLoadingImage~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N2
dffeas \img|doneLoadingImage (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|doneLoadingImage~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|doneLoadingImage~q ),
	.prn(vcc));
// synopsys translate_off
defparam \img|doneLoadingImage .is_wysiwyg = "true";
defparam \img|doneLoadingImage .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N51
cyclonev_lcell_comb \waitTimer[0]~3 (
// Equation(s):
// \waitTimer[0]~3_combout  = ( \img|doneLoadingImage~q  & ( (\KEY[0]~input_o  & (!\waitTimer[1]~0_combout  & !waitTimer[0])) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\waitTimer[1]~0_combout ),
	.datad(!waitTimer[0]),
	.datae(gnd),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[0]~3 .extended_lut = "off";
defparam \waitTimer[0]~3 .lut_mask = 64'h0000000030003000;
defparam \waitTimer[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N53
dffeas \waitTimer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\waitTimer[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(waitTimer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \waitTimer[0] .is_wysiwyg = "true";
defparam \waitTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N18
cyclonev_lcell_comb \waitTimer[1]~4 (
// Equation(s):
// \waitTimer[1]~4_combout  = ( \img|doneLoadingImage~q  & ( (\KEY[0]~input_o  & (!waitTimer[0] $ (!waitTimer[1]))) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!waitTimer[0]),
	.datad(!waitTimer[1]),
	.datae(gnd),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[1]~4 .extended_lut = "off";
defparam \waitTimer[1]~4 .lut_mask = 64'h0000000003300330;
defparam \waitTimer[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N20
dffeas \waitTimer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\waitTimer[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(waitTimer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \waitTimer[1] .is_wysiwyg = "true";
defparam \waitTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N27
cyclonev_lcell_comb \waitTimer[2]~5 (
// Equation(s):
// \waitTimer[2]~5_combout  = ( \img|doneLoadingImage~q  & ( (\KEY[0]~input_o  & (!waitTimer[2] $ (((!waitTimer[1]) # (!waitTimer[0]))))) ) )

	.dataa(!waitTimer[1]),
	.datab(!waitTimer[0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!waitTimer[2]),
	.datae(gnd),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[2]~5 .extended_lut = "off";
defparam \waitTimer[2]~5 .lut_mask = 64'h00000000010E010E;
defparam \waitTimer[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N29
dffeas \waitTimer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\waitTimer[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(waitTimer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \waitTimer[2] .is_wysiwyg = "true";
defparam \waitTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N3
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( waitTimer[1] & ( (waitTimer[0] & waitTimer[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!waitTimer[0]),
	.datad(!waitTimer[2]),
	.datae(gnd),
	.dataf(!waitTimer[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h00000000000F000F;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N12
cyclonev_lcell_comb \waitTimer[3]~1 (
// Equation(s):
// \waitTimer[3]~1_combout  = ( \img|doneLoadingImage~q  & ( (\KEY[0]~input_o  & (!waitTimer[3] $ (((!\Add0~0_combout ) # (\waitTimer[1]~0_combout ))))) ) )

	.dataa(!\waitTimer[1]~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\Add0~0_combout ),
	.datad(!waitTimer[3]),
	.datae(gnd),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[3]~1 .extended_lut = "off";
defparam \waitTimer[3]~1 .lut_mask = 64'h0000000002310231;
defparam \waitTimer[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N14
dffeas \waitTimer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\waitTimer[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(waitTimer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \waitTimer[3] .is_wysiwyg = "true";
defparam \waitTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N6
cyclonev_lcell_comb \waitTimer[4]~2 (
// Equation(s):
// \waitTimer[4]~2_combout  = ( waitTimer[4] & ( \img|doneLoadingImage~q  & ( (\KEY[0]~input_o  & ((!\Add0~0_combout ) # ((!waitTimer[3]) # (\waitTimer[1]~0_combout )))) ) ) ) # ( !waitTimer[4] & ( \img|doneLoadingImage~q  & ( (\Add0~0_combout  & 
// (waitTimer[3] & (!\waitTimer[1]~0_combout  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\Add0~0_combout ),
	.datab(!waitTimer[3]),
	.datac(!\waitTimer[1]~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!waitTimer[4]),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[4]~2 .extended_lut = "off";
defparam \waitTimer[4]~2 .lut_mask = 64'h00000000001000EF;
defparam \waitTimer[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N7
dffeas \waitTimer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\waitTimer[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(waitTimer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \waitTimer[4] .is_wysiwyg = "true";
defparam \waitTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N24
cyclonev_lcell_comb \waitTimer[1]~0 (
// Equation(s):
// \waitTimer[1]~0_combout  = ( waitTimer[3] & ( (waitTimer[1] & (!waitTimer[0] & (waitTimer[4] & waitTimer[2]))) ) )

	.dataa(!waitTimer[1]),
	.datab(!waitTimer[0]),
	.datac(!waitTimer[4]),
	.datad(!waitTimer[2]),
	.datae(gnd),
	.dataf(!waitTimer[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waitTimer[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waitTimer[1]~0 .extended_lut = "off";
defparam \waitTimer[1]~0 .lut_mask = 64'h0000000000040004;
defparam \waitTimer[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N15
cyclonev_lcell_comb \go~0 (
// Equation(s):
// \go~0_combout  = ( \img|doneLoadingImage~q  & ( (\go~q ) # (\waitTimer[1]~0_combout ) ) )

	.dataa(!\waitTimer[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\go~q ),
	.datae(gnd),
	.dataf(!\img|doneLoadingImage~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \go~0 .extended_lut = "off";
defparam \go~0 .lut_mask = 64'h0000000055FF55FF;
defparam \go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N17
dffeas go(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\go~q ),
	.prn(vcc));
// synopsys translate_off
defparam go.is_wysiwyg = "true";
defparam go.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N48
cyclonev_lcell_comb \C0|current_state~19 (
// Equation(s):
// \C0|current_state~19_combout  = ( !\C0|current_state.startOver~q  & ( (\KEY[0]~input_o  & (((!\KEY[2]~input_o ) # (\C0|current_state.load_imageRAM~q )) # (\go~q ))) ) )

	.dataa(!\go~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\C0|current_state.load_imageRAM~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~19 .extended_lut = "off";
defparam \C0|current_state~19 .lut_mask = 64'h3133313300000000;
defparam \C0|current_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N50
dffeas \C0|current_state.load_imageRAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_imageRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_imageRAM .is_wysiwyg = "true";
defparam \C0|current_state.load_imageRAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N6
cyclonev_lcell_comb \D0|maxCalculation_wait~0 (
// Equation(s):
// \D0|maxCalculation_wait~0_combout  = ( \C0|current_state.display_mostLikely~q  & ( \KEY[0]~input_o  & ( \C0|current_state.load_firstResultRAM~q  ) ) ) # ( !\C0|current_state.display_mostLikely~q  & ( \KEY[0]~input_o  & ( 
// ((\C0|current_state.load_imageRAM~q  & !\C0|current_state.draw_image~q )) # (\C0|current_state.load_firstResultRAM~q ) ) ) ) # ( \C0|current_state.display_mostLikely~q  & ( !\KEY[0]~input_o  ) ) # ( !\C0|current_state.display_mostLikely~q  & ( 
// !\KEY[0]~input_o  ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\C0|current_state.load_imageRAM~q ),
	.datac(!\C0|current_state.draw_image~q ),
	.datad(gnd),
	.datae(!\C0|current_state.display_mostLikely~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation_wait~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation_wait~0 .extended_lut = "off";
defparam \D0|maxCalculation_wait~0 .lut_mask = 64'hFFFFFFFF75755555;
defparam \D0|maxCalculation_wait~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N38
dffeas \D0|increment (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|increment~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|maxCalculation_wait~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|increment~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|increment .is_wysiwyg = "true";
defparam \D0|increment .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N39
cyclonev_lcell_comb \D0|maxCalculation_wait~1 (
// Equation(s):
// \D0|maxCalculation_wait~1_combout  = ( \D0|maxCalculation_wait~q  & ( (\D0|increment_address~q ) # (\D0|increment~q ) ) ) # ( !\D0|maxCalculation_wait~q  & ( (!\D0|increment~q  & (\D0|maxCalculation~q  & !\D0|increment_address~q )) ) )

	.dataa(!\D0|increment~q ),
	.datab(!\D0|maxCalculation~q ),
	.datac(gnd),
	.datad(!\D0|increment_address~q ),
	.datae(gnd),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation_wait~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation_wait~1 .extended_lut = "off";
defparam \D0|maxCalculation_wait~1 .lut_mask = 64'h2200220055FF55FF;
defparam \D0|maxCalculation_wait~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N33
cyclonev_lcell_comb \D0|maxCalculation_wait~2 (
// Equation(s):
// \D0|maxCalculation_wait~2_combout  = ( \C0|current_state.load_firstResultRAM~q  & ( \C0|current_state.load_resetFirst~q  & ( (\D0|maxCalculation_wait~1_combout  & \KEY[0]~input_o ) ) ) ) # ( \C0|current_state.load_firstResultRAM~q  & ( 
// !\C0|current_state.load_resetFirst~q  & ( (\D0|maxCalculation_wait~1_combout  & \KEY[0]~input_o ) ) ) ) # ( !\C0|current_state.load_firstResultRAM~q  & ( !\C0|current_state.load_resetFirst~q  & ( (\D0|maxCalculation_wait~1_combout  & (\KEY[0]~input_o  & 
// ((\C0|current_state.load_secondResultRAM~q ) # (\C0|current_state.load_outputRAM~q )))) ) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|maxCalculation_wait~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|current_state.load_firstResultRAM~q ),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation_wait~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation_wait~2 .extended_lut = "off";
defparam \D0|maxCalculation_wait~2 .lut_mask = 64'h0007000F0000000F;
defparam \D0|maxCalculation_wait~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N35
dffeas \D0|maxCalculation_wait (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|maxCalculation_wait~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|maxCalculation_wait~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxCalculation_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxCalculation_wait .is_wysiwyg = "true";
defparam \D0|maxCalculation_wait .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N24
cyclonev_lcell_comb \D0|increment_address~0 (
// Equation(s):
// \D0|increment_address~0_combout  = ( \D0|increment~q  & ( \D0|maxCalculation_wait~q  & ( \D0|increment_address~q  ) ) ) # ( !\D0|increment~q  & ( \D0|maxCalculation_wait~q  & ( !\D0|increment_address~q  ) ) ) # ( \D0|increment~q  & ( 
// !\D0|maxCalculation_wait~q  & ( \D0|increment_address~q  ) ) )

	.dataa(gnd),
	.datab(!\D0|increment_address~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|increment~q ),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|increment_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|increment_address~0 .extended_lut = "off";
defparam \D0|increment_address~0 .lut_mask = 64'h00003333CCCC3333;
defparam \D0|increment_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N18
cyclonev_lcell_comb \D0|increment_address~1 (
// Equation(s):
// \D0|increment_address~1_combout  = ( \C0|current_state.load_firstResultRAM~q  & ( \C0|current_state.load_resetFirst~q  & ( (\D0|increment_address~0_combout  & \KEY[0]~input_o ) ) ) ) # ( \C0|current_state.load_firstResultRAM~q  & ( 
// !\C0|current_state.load_resetFirst~q  & ( (\D0|increment_address~0_combout  & \KEY[0]~input_o ) ) ) ) # ( !\C0|current_state.load_firstResultRAM~q  & ( !\C0|current_state.load_resetFirst~q  & ( (\D0|increment_address~0_combout  & (\KEY[0]~input_o  & 
// ((\C0|current_state.load_secondResultRAM~q ) # (\C0|current_state.load_outputRAM~q )))) ) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|increment_address~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|current_state.load_firstResultRAM~q ),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|increment_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|increment_address~1 .extended_lut = "off";
defparam \D0|increment_address~1 .lut_mask = 64'h0007000F0000000F;
defparam \D0|increment_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N20
dffeas \D0|increment_address (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|increment_address~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|maxCalculation_wait~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|increment_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|increment_address .is_wysiwyg = "true";
defparam \D0|increment_address .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N57
cyclonev_lcell_comb \D0|maxCalculation~1 (
// Equation(s):
// \D0|maxCalculation~1_combout  = ( \D0|increment~q  & ( \D0|maxCalculation_wait~q  & ( \D0|maxCalculation~q  ) ) ) # ( !\D0|increment~q  & ( \D0|maxCalculation_wait~q  & ( \D0|maxCalculation~q  ) ) ) # ( \D0|increment~q  & ( !\D0|maxCalculation_wait~q  & ( 
// \D0|maxCalculation~q  ) ) ) # ( !\D0|increment~q  & ( !\D0|maxCalculation_wait~q  & ( (!\D0|maxCalculation~q  & (\D0|completeCalculation~q  & !\D0|increment_address~q )) # (\D0|maxCalculation~q  & ((\D0|increment_address~q ))) ) ) )

	.dataa(!\D0|completeCalculation~q ),
	.datab(!\D0|maxCalculation~q ),
	.datac(!\D0|increment_address~q ),
	.datad(gnd),
	.datae(!\D0|increment~q ),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation~1 .extended_lut = "off";
defparam \D0|maxCalculation~1 .lut_mask = 64'h4343333333333333;
defparam \D0|maxCalculation~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N12
cyclonev_lcell_comb \D0|maxCalculation~2 (
// Equation(s):
// \D0|maxCalculation~2_combout  = ( \C0|current_state.load_resetFirst~q  & ( (\C0|current_state.load_firstResultRAM~q  & (\KEY[0]~input_o  & \D0|maxCalculation~1_combout )) ) ) # ( !\C0|current_state.load_resetFirst~q  & ( (\KEY[0]~input_o  & 
// (\D0|maxCalculation~1_combout  & ((!\D0|increment~0_combout ) # (\C0|current_state.load_firstResultRAM~q )))) ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\D0|increment~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D0|maxCalculation~1_combout ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation~2 .extended_lut = "off";
defparam \D0|maxCalculation~2 .lut_mask = 64'h000D000D00050005;
defparam \D0|maxCalculation~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N14
dffeas \D0|maxCalculation (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|maxCalculation~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|maxCalculation_wait~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxCalculation~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxCalculation .is_wysiwyg = "true";
defparam \D0|maxCalculation .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N36
cyclonev_lcell_comb \D0|maxCalculation~0 (
// Equation(s):
// \D0|maxCalculation~0_combout  = ( !\D0|increment~q  & ( (!\D0|maxCalculation~q  & (!\D0|maxCalculation_wait~q  & !\D0|increment_address~q )) ) )

	.dataa(gnd),
	.datab(!\D0|maxCalculation~q ),
	.datac(!\D0|maxCalculation_wait~q ),
	.datad(!\D0|increment_address~q ),
	.datae(gnd),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxCalculation~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxCalculation~0 .extended_lut = "off";
defparam \D0|maxCalculation~0 .lut_mask = 64'hC000C00000000000;
defparam \D0|maxCalculation~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N30
cyclonev_lcell_comb \D0|Add12~1 (
// Equation(s):
// \D0|Add12~1_sumout  = SUM(( \D0|imageRAM_address [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add12~2  = CARRY(( \D0|imageRAM_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~1_sumout ),
	.cout(\D0|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~1 .extended_lut = "off";
defparam \D0|Add12~1 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N21
cyclonev_lcell_comb \D0|donePositionSet~0 (
// Equation(s):
// \D0|donePositionSet~0_combout  = ( !\D0|donePositionSet~q  & ( \C0|current_state.draw_image~q  & ( \D0|doneResettingForDrawing~q  ) ) ) # ( \D0|donePositionSet~q  & ( !\C0|current_state.draw_image~q  & ( !\C0|current_state.startOver~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\D0|doneResettingForDrawing~q ),
	.datae(!\D0|donePositionSet~q ),
	.dataf(!\C0|current_state.draw_image~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|donePositionSet~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|donePositionSet~0 .extended_lut = "off";
defparam \D0|donePositionSet~0 .lut_mask = 64'h0000F0F000FF0000;
defparam \D0|donePositionSet~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N23
dffeas \D0|donePositionSet (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|donePositionSet~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|donePositionSet~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|donePositionSet .is_wysiwyg = "true";
defparam \D0|donePositionSet .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N51
cyclonev_lcell_comb \D0|doneResettingForDrawing~0 (
// Equation(s):
// \D0|doneResettingForDrawing~0_combout  = ( \D0|doneResettingForDrawing~q  & ( \C0|current_state.draw_image~q  & ( !\C0|current_state.startOver~q  ) ) ) # ( !\D0|doneResettingForDrawing~q  & ( \C0|current_state.draw_image~q  & ( !\D0|donePositionSet~q  ) ) 
// ) # ( \D0|doneResettingForDrawing~q  & ( !\C0|current_state.draw_image~q  & ( !\C0|current_state.startOver~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\D0|donePositionSet~q ),
	.datae(!\D0|doneResettingForDrawing~q ),
	.dataf(!\C0|current_state.draw_image~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|doneResettingForDrawing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|doneResettingForDrawing~0 .extended_lut = "off";
defparam \D0|doneResettingForDrawing~0 .lut_mask = 64'h0000F0F0FF00F0F0;
defparam \D0|doneResettingForDrawing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N53
dffeas \D0|doneResettingForDrawing (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|doneResettingForDrawing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|doneResettingForDrawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|doneResettingForDrawing .is_wysiwyg = "true";
defparam \D0|doneResettingForDrawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \D0|donePositionSetSelecting~0 (
// Equation(s):
// \D0|donePositionSetSelecting~0_combout  = ( \C0|current_state.startOver~q  & ( (\C0|current_state.display_mostLikely~q  & ((!\D0|draw_Selected~q  & ((\D0|donePositionSetSelecting~q ))) # (\D0|draw_Selected~q  & (\D0|doneResettingForDrawingSelect~q  & 
// !\D0|donePositionSetSelecting~q )))) ) ) # ( !\C0|current_state.startOver~q  & ( (!\D0|draw_Selected~q  & (((\D0|donePositionSetSelecting~q )))) # (\D0|draw_Selected~q  & ((!\C0|current_state.display_mostLikely~q  & ((\D0|donePositionSetSelecting~q ))) # 
// (\C0|current_state.display_mostLikely~q  & (\D0|doneResettingForDrawingSelect~q  & !\D0|donePositionSetSelecting~q )))) ) )

	.dataa(!\D0|draw_Selected~q ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|doneResettingForDrawingSelect~q ),
	.datad(!\D0|donePositionSetSelecting~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|donePositionSetSelecting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|donePositionSetSelecting~0 .extended_lut = "off";
defparam \D0|donePositionSetSelecting~0 .lut_mask = 64'h01EE01EE01220122;
defparam \D0|donePositionSetSelecting~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N8
dffeas \D0|donePositionSetSelecting (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|donePositionSetSelecting~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|donePositionSetSelecting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|donePositionSetSelecting .is_wysiwyg = "true";
defparam \D0|donePositionSetSelecting .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N30
cyclonev_lcell_comb \D0|Add10~21 (
// Equation(s):
// \D0|Add10~21_sumout  = SUM(( \D0|position_y [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add10~22  = CARRY(( \D0|position_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~21_sumout ),
	.cout(\D0|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~21 .extended_lut = "off";
defparam \D0|Add10~21 .lut_mask = 64'h00000000000000FF;
defparam \D0|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \D0|position_y[2]~0 (
// Equation(s):
// \D0|position_y[2]~0_combout  = ( \C0|current_state.draw_image~q  & ( \D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # ((\C0|current_state.display_mostLikely~q  & !\D0|doneResettingForDrawingSelect~q )) ) ) ) # ( !\C0|current_state.draw_image~q  & 
// ( \D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.display_mostLikely~q ) # (!\D0|doneResettingForDrawingSelect~q )) ) ) ) # ( \C0|current_state.draw_image~q  & ( !\D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # 
// ((!\C0|current_state.display_mostLikely~q ) # (!\D0|doneResettingForDrawingSelect~q )) ) ) ) # ( !\C0|current_state.draw_image~q  & ( !\D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.display_mostLikely~q ) # 
// (!\D0|doneResettingForDrawingSelect~q )) ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(!\D0|doneResettingForDrawingSelect~q ),
	.datae(!\C0|current_state.draw_image~q ),
	.dataf(!\D0|doneResettingForDrawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_y[2]~0 .extended_lut = "off";
defparam \D0|position_y[2]~0 .lut_mask = 64'hFFFCFFFCFFFCCFCC;
defparam \D0|position_y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N45
cyclonev_lcell_comb \D0|imageRAM_address~0 (
// Equation(s):
// \D0|imageRAM_address~0_combout  = ( !\D0|donePositionSet~q  & ( \C0|current_state.draw_image~q  ) ) # ( \D0|donePositionSet~q  & ( !\C0|current_state.draw_image~q  & ( \C0|current_state.startOver~q  ) ) ) # ( !\D0|donePositionSet~q  & ( 
// !\C0|current_state.draw_image~q  & ( \C0|current_state.startOver~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.startOver~q ),
	.datad(gnd),
	.datae(!\D0|donePositionSet~q ),
	.dataf(!\C0|current_state.draw_image~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~0 .extended_lut = "off";
defparam \D0|imageRAM_address~0 .lut_mask = 64'h0F0F0F0FFFFF0000;
defparam \D0|imageRAM_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N45
cyclonev_lcell_comb \D0|position_y[2]~1 (
// Equation(s):
// \D0|position_y[2]~1_combout  = ( \D0|doneResettingForDrawing~q  & ( (!\C0|current_state.display_mostLikely~q  & ((\C0|current_state.draw_image~q ))) # (\C0|current_state.display_mostLikely~q  & (\D0|doneResettingForDrawingSelect~q )) ) ) # ( 
// !\D0|doneResettingForDrawing~q  & ( (\C0|current_state.display_mostLikely~q  & \D0|doneResettingForDrawingSelect~q ) ) )

	.dataa(!\C0|current_state.display_mostLikely~q ),
	.datab(gnd),
	.datac(!\D0|doneResettingForDrawingSelect~q ),
	.datad(!\C0|current_state.draw_image~q ),
	.datae(gnd),
	.dataf(!\D0|doneResettingForDrawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_y[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_y[2]~1 .extended_lut = "off";
defparam \D0|position_y[2]~1 .lut_mask = 64'h0505050505AF05AF;
defparam \D0|position_y[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N9
cyclonev_lcell_comb \D0|position_x[4]~feeder (
// Equation(s):
// \D0|position_x[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[4]~feeder .extended_lut = "off";
defparam \D0|position_x[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \D0|position_x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N6
cyclonev_lcell_comb \D0|position_x[3]~feeder (
// Equation(s):
// \D0|position_x[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[3]~feeder .extended_lut = "off";
defparam \D0|position_x[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \D0|position_x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N3
cyclonev_lcell_comb \D0|position_x[2]~feeder (
// Equation(s):
// \D0|position_x[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[2]~feeder .extended_lut = "off";
defparam \D0|position_x[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \D0|position_x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N0
cyclonev_lcell_comb \D0|position_x[1]~feeder (
// Equation(s):
// \D0|position_x[1]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[1]~feeder .extended_lut = "off";
defparam \D0|position_x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|position_x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N12
cyclonev_lcell_comb \D0|position_x[0]~feeder (
// Equation(s):
// \D0|position_x[0]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[0]~feeder .extended_lut = "off";
defparam \D0|position_x[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|position_x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N30
cyclonev_lcell_comb \D0|Add11~13 (
// Equation(s):
// \D0|Add11~13_sumout  = SUM(( \D0|position_x [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add11~14  = CARRY(( \D0|position_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\D0|position_x [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~13_sumout ),
	.cout(\D0|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~13 .extended_lut = "off";
defparam \D0|Add11~13 .lut_mask = 64'h0000000000003333;
defparam \D0|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N54
cyclonev_lcell_comb \D0|position_x[5]~feeder (
// Equation(s):
// \D0|position_x[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[5]~feeder .extended_lut = "off";
defparam \D0|position_x[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|position_x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N42
cyclonev_lcell_comb \D0|Add11~29 (
// Equation(s):
// \D0|Add11~29_sumout  = SUM(( \D0|position_x [4] ) + ( GND ) + ( \D0|Add11~26  ))
// \D0|Add11~30  = CARRY(( \D0|position_x [4] ) + ( GND ) + ( \D0|Add11~26  ))

	.dataa(gnd),
	.datab(!\D0|position_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~29_sumout ),
	.cout(\D0|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~29 .extended_lut = "off";
defparam \D0|Add11~29 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N45
cyclonev_lcell_comb \D0|Add11~9 (
// Equation(s):
// \D0|Add11~9_sumout  = SUM(( \D0|position_x [5] ) + ( GND ) + ( \D0|Add11~30  ))
// \D0|Add11~10  = CARRY(( \D0|position_x [5] ) + ( GND ) + ( \D0|Add11~30  ))

	.dataa(!\D0|position_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~9_sumout ),
	.cout(\D0|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~9 .extended_lut = "off";
defparam \D0|Add11~9 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \D0|Equal6~1 (
// Equation(s):
// \D0|Equal6~1_combout  = ( \D0|Equal6~0_combout  & ( (\D0|position_x [2] & (\D0|position_x [5] & !\D0|position_x [3])) ) )

	.dataa(!\D0|position_x [2]),
	.datab(!\D0|position_x [5]),
	.datac(!\D0|position_x [3]),
	.datad(gnd),
	.datae(!\D0|Equal6~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal6~1 .extended_lut = "off";
defparam \D0|Equal6~1 .lut_mask = 64'h0000101000001010;
defparam \D0|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \D0|position_x[3]~1 (
// Equation(s):
// \D0|position_x[3]~1_combout  = ( \C0|current_state.display_mostLikely~q  & ( \D0|doneResettingForDrawing~q  & ( (!\D0|Equal6~1_combout  & \D0|doneResettingForDrawingSelect~q ) ) ) ) # ( !\C0|current_state.display_mostLikely~q  & ( 
// \D0|doneResettingForDrawing~q  & ( (!\D0|Equal19~1_combout  & \C0|current_state.draw_image~q ) ) ) ) # ( \C0|current_state.display_mostLikely~q  & ( !\D0|doneResettingForDrawing~q  & ( (!\D0|Equal6~1_combout  & \D0|doneResettingForDrawingSelect~q ) ) ) )

	.dataa(!\D0|Equal19~1_combout ),
	.datab(!\D0|Equal6~1_combout ),
	.datac(!\C0|current_state.draw_image~q ),
	.datad(!\D0|doneResettingForDrawingSelect~q ),
	.datae(!\C0|current_state.display_mostLikely~q ),
	.dataf(!\D0|doneResettingForDrawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[3]~1 .extended_lut = "off";
defparam \D0|position_x[3]~1 .lut_mask = 64'h000000CC0A0A00CC;
defparam \D0|position_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \D0|position_x[3]~2 (
// Equation(s):
// \D0|position_x[3]~2_combout  = ( \D0|doneResettingForDrawingSelect~q  & ( (\D0|firstPixel~q  & (((\C0|current_state.draw_image~q  & \D0|doneResettingForDrawing~q )) # (\C0|current_state.display_mostLikely~q ))) ) ) # ( !\D0|doneResettingForDrawingSelect~q 
//  & ( (\C0|current_state.draw_image~q  & (\D0|doneResettingForDrawing~q  & (\D0|firstPixel~q  & !\C0|current_state.display_mostLikely~q ))) ) )

	.dataa(!\C0|current_state.draw_image~q ),
	.datab(!\D0|doneResettingForDrawing~q ),
	.datac(!\D0|firstPixel~q ),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(gnd),
	.dataf(!\D0|doneResettingForDrawingSelect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[3]~2 .extended_lut = "off";
defparam \D0|position_x[3]~2 .lut_mask = 64'h01000100010F010F;
defparam \D0|position_x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \D0|position_x[3]~3 (
// Equation(s):
// \D0|position_x[3]~3_combout  = ( \D0|imageRAM_address~0_combout  & ( \D0|position_x[3]~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\D0|imageRAM_address~0_combout  & ( \D0|position_x[3]~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( 
// \D0|imageRAM_address~0_combout  & ( !\D0|position_x[3]~2_combout  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.display_mostLikely~q ) # ((!\D0|donePositionSetSelecting~q  & \D0|draw_Selected~q ))) ) ) ) # ( !\D0|imageRAM_address~0_combout  & ( 
// !\D0|position_x[3]~2_combout  & ( (!\KEY[0]~input_o ) # ((\C0|current_state.display_mostLikely~q  & (!\D0|donePositionSetSelecting~q  & \D0|draw_Selected~q ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|donePositionSetSelecting~q ),
	.datad(!\D0|draw_Selected~q ),
	.datae(!\D0|imageRAM_address~0_combout ),
	.dataf(!\D0|position_x[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[3]~3 .extended_lut = "off";
defparam \D0|position_x[3]~3 .lut_mask = 64'hAABAEEFEAAAAAAAA;
defparam \D0|position_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N56
dffeas \D0|position_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[5]~feeder_combout ),
	.asdata(\D0|Add11~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[5] .is_wysiwyg = "true";
defparam \D0|position_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \D0|Equal19~0 (
// Equation(s):
// \D0|Equal19~0_combout  = ( !\D0|position_x [5] & ( (\D0|position_x [3] & !\D0|position_x [2]) ) )

	.dataa(gnd),
	.datab(!\D0|position_x [3]),
	.datac(!\D0|position_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|position_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal19~0 .extended_lut = "off";
defparam \D0|Equal19~0 .lut_mask = 64'h3030303000000000;
defparam \D0|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \D0|position_x[3]~0 (
// Equation(s):
// \D0|position_x[3]~0_combout  = ( \D0|Equal6~0_combout  & ( \D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.display_mostLikely~q  & ((!\C0|current_state.draw_image~q ) # (\D0|Equal19~0_combout )))) ) ) ) # ( 
// !\D0|Equal6~0_combout  & ( \D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.draw_image~q  & !\C0|current_state.display_mostLikely~q )) ) ) ) # ( \D0|Equal6~0_combout  & ( !\D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) 
// # (!\C0|current_state.display_mostLikely~q ) ) ) ) # ( !\D0|Equal6~0_combout  & ( !\D0|doneResettingForDrawing~q  & ( (!\KEY[0]~input_o ) # (!\C0|current_state.display_mostLikely~q ) ) ) )

	.dataa(!\C0|current_state.draw_image~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|Equal19~0_combout ),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(!\D0|Equal6~0_combout ),
	.dataf(!\D0|doneResettingForDrawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[3]~0 .extended_lut = "off";
defparam \D0|position_x[3]~0 .lut_mask = 64'hFFCCFFCCEECCEFCC;
defparam \D0|position_x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N14
dffeas \D0|position_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[0]~feeder_combout ),
	.asdata(\D0|Add11~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[0] .is_wysiwyg = "true";
defparam \D0|position_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N33
cyclonev_lcell_comb \D0|Add11~17 (
// Equation(s):
// \D0|Add11~17_sumout  = SUM(( \D0|position_x [1] ) + ( GND ) + ( \D0|Add11~14  ))
// \D0|Add11~18  = CARRY(( \D0|position_x [1] ) + ( GND ) + ( \D0|Add11~14  ))

	.dataa(!\D0|position_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~17_sumout ),
	.cout(\D0|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~17 .extended_lut = "off";
defparam \D0|Add11~17 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N2
dffeas \D0|position_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[1]~feeder_combout ),
	.asdata(\D0|Add11~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[1] .is_wysiwyg = "true";
defparam \D0|position_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N36
cyclonev_lcell_comb \D0|Add11~21 (
// Equation(s):
// \D0|Add11~21_sumout  = SUM(( \D0|position_x [2] ) + ( GND ) + ( \D0|Add11~18  ))
// \D0|Add11~22  = CARRY(( \D0|position_x [2] ) + ( GND ) + ( \D0|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~21_sumout ),
	.cout(\D0|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~21 .extended_lut = "off";
defparam \D0|Add11~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N5
dffeas \D0|position_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[2]~feeder_combout ),
	.asdata(\D0|Add11~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[2] .is_wysiwyg = "true";
defparam \D0|position_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N39
cyclonev_lcell_comb \D0|Add11~25 (
// Equation(s):
// \D0|Add11~25_sumout  = SUM(( \D0|position_x [3] ) + ( GND ) + ( \D0|Add11~22  ))
// \D0|Add11~26  = CARRY(( \D0|position_x [3] ) + ( GND ) + ( \D0|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~25_sumout ),
	.cout(\D0|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~25 .extended_lut = "off";
defparam \D0|Add11~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N8
dffeas \D0|position_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[3]~feeder_combout ),
	.asdata(\D0|Add11~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[3] .is_wysiwyg = "true";
defparam \D0|position_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y56_N11
dffeas \D0|position_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[4]~feeder_combout ),
	.asdata(\D0|Add11~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[4] .is_wysiwyg = "true";
defparam \D0|position_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N57
cyclonev_lcell_comb \D0|position_x[6]~feeder (
// Equation(s):
// \D0|position_x[6]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[6]~feeder .extended_lut = "off";
defparam \D0|position_x[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|position_x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N48
cyclonev_lcell_comb \D0|Add11~5 (
// Equation(s):
// \D0|Add11~5_sumout  = SUM(( \D0|position_x [6] ) + ( GND ) + ( \D0|Add11~10  ))
// \D0|Add11~6  = CARRY(( \D0|position_x [6] ) + ( GND ) + ( \D0|Add11~10  ))

	.dataa(gnd),
	.datab(!\D0|position_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~5_sumout ),
	.cout(\D0|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~5 .extended_lut = "off";
defparam \D0|Add11~5 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N59
dffeas \D0|position_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[6]~feeder_combout ),
	.asdata(\D0|Add11~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[6] .is_wysiwyg = "true";
defparam \D0|position_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N15
cyclonev_lcell_comb \D0|position_x[7]~feeder (
// Equation(s):
// \D0|position_x[7]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_x[7]~feeder .extended_lut = "off";
defparam \D0|position_x[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \D0|position_x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N51
cyclonev_lcell_comb \D0|Add11~1 (
// Equation(s):
// \D0|Add11~1_sumout  = SUM(( \D0|position_x [7] ) + ( GND ) + ( \D0|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add11~1 .extended_lut = "off";
defparam \D0|Add11~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N17
dffeas \D0|position_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|position_x[7]~feeder_combout ),
	.asdata(\D0|Add11~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_x[3]~0_combout ),
	.sload(\D0|position_x[3]~1_combout ),
	.ena(\D0|position_x[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_x[7] .is_wysiwyg = "true";
defparam \D0|position_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N24
cyclonev_lcell_comb \D0|Equal6~0 (
// Equation(s):
// \D0|Equal6~0_combout  = ( !\D0|position_x [6] & ( !\D0|position_x [7] & ( (\D0|position_x [4] & (\D0|position_x [1] & \D0|position_x [0])) ) ) )

	.dataa(gnd),
	.datab(!\D0|position_x [4]),
	.datac(!\D0|position_x [1]),
	.datad(!\D0|position_x [0]),
	.datae(!\D0|position_x [6]),
	.dataf(!\D0|position_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal6~0 .extended_lut = "off";
defparam \D0|Equal6~0 .lut_mask = 64'h0003000000000000;
defparam \D0|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \D0|Equal19~1 (
// Equation(s):
// \D0|Equal19~1_combout  = ( \D0|Equal19~0_combout  & ( \D0|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Equal6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal19~1 .extended_lut = "off";
defparam \D0|Equal19~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \D0|Equal19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \D0|position_y[2]~2 (
// Equation(s):
// \D0|position_y[2]~2_combout  = ( \D0|Equal6~1_combout  & ( (\D0|position_y[2]~1_combout  & (((!\C0|current_state.display_mostLikely~q  & !\D0|Equal19~1_combout )) # (\D0|firstPixel~q ))) ) ) # ( !\D0|Equal6~1_combout  & ( (\D0|position_y[2]~1_combout  & 
// (((!\D0|Equal19~1_combout ) # (\D0|firstPixel~q )) # (\C0|current_state.display_mostLikely~q ))) ) )

	.dataa(!\C0|current_state.display_mostLikely~q ),
	.datab(!\D0|position_y[2]~1_combout ),
	.datac(!\D0|Equal19~1_combout ),
	.datad(!\D0|firstPixel~q ),
	.datae(gnd),
	.dataf(!\D0|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_y[2]~2 .extended_lut = "off";
defparam \D0|position_y[2]~2 .lut_mask = 64'h3133313320332033;
defparam \D0|position_y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N51
cyclonev_lcell_comb \D0|position_y[2]~3 (
// Equation(s):
// \D0|position_y[2]~3_combout  = ( \D0|imageRAM_address~0_combout  & ( \D0|position_y[2]~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\D0|imageRAM_address~0_combout  & ( \D0|position_y[2]~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( 
// \D0|imageRAM_address~0_combout  & ( !\D0|position_y[2]~2_combout  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.display_mostLikely~q ) # ((\D0|draw_Selected~q  & !\D0|donePositionSetSelecting~q ))) ) ) ) # ( !\D0|imageRAM_address~0_combout  & ( 
// !\D0|position_y[2]~2_combout  & ( (!\KEY[0]~input_o ) # ((\C0|current_state.display_mostLikely~q  & (\D0|draw_Selected~q  & !\D0|donePositionSetSelecting~q ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|draw_Selected~q ),
	.datad(!\D0|donePositionSetSelecting~q ),
	.datae(!\D0|imageRAM_address~0_combout ),
	.dataf(!\D0|position_y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|position_y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|position_y[2]~3 .extended_lut = "off";
defparam \D0|position_y[2]~3 .lut_mask = 64'hABAAEFEEAAAAAAAA;
defparam \D0|position_y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N32
dffeas \D0|position_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[0] .is_wysiwyg = "true";
defparam \D0|position_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N33
cyclonev_lcell_comb \D0|Add10~25 (
// Equation(s):
// \D0|Add10~25_sumout  = SUM(( \D0|position_y [1] ) + ( GND ) + ( \D0|Add10~22  ))
// \D0|Add10~26  = CARRY(( \D0|position_y [1] ) + ( GND ) + ( \D0|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~25_sumout ),
	.cout(\D0|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~25 .extended_lut = "off";
defparam \D0|Add10~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N35
dffeas \D0|position_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[1] .is_wysiwyg = "true";
defparam \D0|position_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N36
cyclonev_lcell_comb \D0|Add10~17 (
// Equation(s):
// \D0|Add10~17_sumout  = SUM(( \D0|position_y [2] ) + ( GND ) + ( \D0|Add10~26  ))
// \D0|Add10~18  = CARRY(( \D0|position_y [2] ) + ( GND ) + ( \D0|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~17_sumout ),
	.cout(\D0|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~17 .extended_lut = "off";
defparam \D0|Add10~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N38
dffeas \D0|position_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[2] .is_wysiwyg = "true";
defparam \D0|position_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N39
cyclonev_lcell_comb \D0|Add10~9 (
// Equation(s):
// \D0|Add10~9_sumout  = SUM(( \D0|position_y [3] ) + ( GND ) + ( \D0|Add10~18  ))
// \D0|Add10~10  = CARRY(( \D0|position_y [3] ) + ( GND ) + ( \D0|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~9_sumout ),
	.cout(\D0|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~9 .extended_lut = "off";
defparam \D0|Add10~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N41
dffeas \D0|position_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[3] .is_wysiwyg = "true";
defparam \D0|position_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N42
cyclonev_lcell_comb \D0|Add10~5 (
// Equation(s):
// \D0|Add10~5_sumout  = SUM(( \D0|position_y [4] ) + ( GND ) + ( \D0|Add10~10  ))
// \D0|Add10~6  = CARRY(( \D0|position_y [4] ) + ( GND ) + ( \D0|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~5_sumout ),
	.cout(\D0|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~5 .extended_lut = "off";
defparam \D0|Add10~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N44
dffeas \D0|position_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[4] .is_wysiwyg = "true";
defparam \D0|position_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N45
cyclonev_lcell_comb \D0|Add10~13 (
// Equation(s):
// \D0|Add10~13_sumout  = SUM(( \D0|position_y [5] ) + ( GND ) + ( \D0|Add10~6  ))
// \D0|Add10~14  = CARRY(( \D0|position_y [5] ) + ( GND ) + ( \D0|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~13_sumout ),
	.cout(\D0|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~13 .extended_lut = "off";
defparam \D0|Add10~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N47
dffeas \D0|position_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[5] .is_wysiwyg = "true";
defparam \D0|position_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N48
cyclonev_lcell_comb \D0|Add10~1 (
// Equation(s):
// \D0|Add10~1_sumout  = SUM(( \D0|position_y [6] ) + ( GND ) + ( \D0|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|position_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add10~1 .extended_lut = "off";
defparam \D0|Add10~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N50
dffeas \D0|position_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|position_y[2]~0_combout ),
	.sload(gnd),
	.ena(\D0|position_y[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|position_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|position_y[6] .is_wysiwyg = "true";
defparam \D0|position_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N54
cyclonev_lcell_comb \D0|done_Selecting~0 (
// Equation(s):
// \D0|done_Selecting~0_combout  = ( \D0|position_y [0] & ( (!\D0|position_y [6] & (!\D0|position_y [5] & \D0|position_y [1])) ) )

	.dataa(!\D0|position_y [6]),
	.datab(!\D0|position_y [5]),
	.datac(!\D0|position_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|position_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Selecting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Selecting~0 .extended_lut = "off";
defparam \D0|done_Selecting~0 .lut_mask = 64'h0000000008080808;
defparam \D0|done_Selecting~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N3
cyclonev_lcell_comb \D0|done_Selecting~1 (
// Equation(s):
// \D0|done_Selecting~1_combout  = ( !\D0|position_y [2] & ( (\D0|position_y [4] & (\D0|position_y [3] & \D0|done_Selecting~0_combout )) ) )

	.dataa(!\D0|position_y [4]),
	.datab(gnd),
	.datac(!\D0|position_y [3]),
	.datad(!\D0|done_Selecting~0_combout ),
	.datae(gnd),
	.dataf(!\D0|position_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Selecting~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Selecting~1 .extended_lut = "off";
defparam \D0|done_Selecting~1 .lut_mask = 64'h0005000500000000;
defparam \D0|done_Selecting~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N9
cyclonev_lcell_comb \D0|done_Selecting~2 (
// Equation(s):
// \D0|done_Selecting~2_combout  = ( \D0|Equal6~1_combout  & ( (\D0|donePositionSetSelecting~q  & \D0|done_Selecting~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|donePositionSetSelecting~q ),
	.datad(!\D0|done_Selecting~1_combout ),
	.datae(gnd),
	.dataf(!\D0|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Selecting~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Selecting~2 .extended_lut = "off";
defparam \D0|done_Selecting~2 .lut_mask = 64'h00000000000F000F;
defparam \D0|done_Selecting~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N30
cyclonev_lcell_comb \D0|layerOutput_result_address[0]~3 (
// Equation(s):
// \D0|layerOutput_result_address[0]~3_combout  = ( !\C0|current_state.load_outputRAM~q  & ( !\C0|current_state.display_mostLikely~q  ) )

	.dataa(gnd),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address[0]~3 .extended_lut = "off";
defparam \D0|layerOutput_result_address[0]~3 .lut_mask = 64'hCCCCCCCC00000000;
defparam \D0|layerOutput_result_address[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N24
cyclonev_lcell_comb \D0|layerOutput_result_address~6 (
// Equation(s):
// \D0|layerOutput_result_address~6_combout  = ( \C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & (!\D0|layerOutput_result_address [0] $ (!\D0|layerOutput_result_address [1]))) ) ) # ( !\C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & 
// (\C0|current_state.display_mostLikely~q  & (!\D0|layerOutput_result_address [0] $ (!\D0|layerOutput_result_address [1])))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|layerOutput_result_address [0]),
	.datad(!\D0|layerOutput_result_address [1]),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address~6 .extended_lut = "off";
defparam \D0|layerOutput_result_address~6 .lut_mask = 64'h0110011005500550;
defparam \D0|layerOutput_result_address~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N36
cyclonev_lcell_comb \D0|layerOutput_result_address[0]~1 (
// Equation(s):
// \D0|layerOutput_result_address[0]~1_combout  = ( \D0|Equal4~0_combout  & ( (\C0|current_state.load_outputRAM~q  & (((!\D0|increment_address~q ) # (\D0|increment~q )) # (\D0|Equal4~1_combout ))) ) ) # ( !\D0|Equal4~0_combout  & ( 
// (\C0|current_state.load_outputRAM~q  & ((!\D0|increment_address~q ) # (\D0|increment~q ))) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\D0|Equal4~1_combout ),
	.datac(!\D0|increment_address~q ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\D0|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address[0]~1 .extended_lut = "off";
defparam \D0|layerOutput_result_address[0]~1 .lut_mask = 64'h5055505551555155;
defparam \D0|layerOutput_result_address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N9
cyclonev_lcell_comb \D0|resultingNumber[0]~1 (
// Equation(s):
// \D0|resultingNumber[0]~1_combout  = ( !\C0|current_state.load_resetOutput~q  & ( !\C0|current_state.load_outputRAM~q  ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetOutput~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[0]~1 .extended_lut = "off";
defparam \D0|resultingNumber[0]~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \D0|resultingNumber[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N21
cyclonev_lcell_comb \D0|clockCycleReset~0 (
// Equation(s):
// \D0|clockCycleReset~0_combout  = ( \D0|layerOutput_result_address [1] & ( (\C0|current_state.display_mostLikely~q  & ((!\D0|layerOutput_result_address [3]) # ((!\D0|layerOutput_result_address [0]) # (\D0|layerOutput_result_address [2])))) ) ) # ( 
// !\D0|layerOutput_result_address [1] & ( \C0|current_state.display_mostLikely~q  ) )

	.dataa(!\D0|layerOutput_result_address [3]),
	.datab(!\D0|layerOutput_result_address [2]),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(!\D0|layerOutput_result_address [0]),
	.datae(gnd),
	.dataf(!\D0|layerOutput_result_address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|clockCycleReset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|clockCycleReset~0 .extended_lut = "off";
defparam \D0|clockCycleReset~0 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \D0|clockCycleReset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N42
cyclonev_lcell_comb \D0|clockCycleReset~1 (
// Equation(s):
// \D0|clockCycleReset~1_combout  = ( \D0|clockCycleReset~q  & ( \C0|current_state.load_resetOutput~q  & ( (!\D0|resultingNumber[0]~2_combout ) # (\C0|current_state.load_outputRAM~q ) ) ) ) # ( \D0|clockCycleReset~q  & ( !\C0|current_state.load_resetOutput~q 
//  & ( (!\C0|current_state.startOver~q ) # (((!\D0|resultingNumber[0]~2_combout ) # (\C0|current_state.load_outputRAM~q )) # (\D0|clockCycleReset~0_combout )) ) ) ) # ( !\D0|clockCycleReset~q  & ( !\C0|current_state.load_resetOutput~q  & ( 
// (\D0|clockCycleReset~0_combout  & (!\C0|current_state.load_outputRAM~q  & \D0|resultingNumber[0]~2_combout )) ) ) )

	.dataa(!\C0|current_state.startOver~q ),
	.datab(!\D0|clockCycleReset~0_combout ),
	.datac(!\C0|current_state.load_outputRAM~q ),
	.datad(!\D0|resultingNumber[0]~2_combout ),
	.datae(!\D0|clockCycleReset~q ),
	.dataf(!\C0|current_state.load_resetOutput~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|clockCycleReset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|clockCycleReset~1 .extended_lut = "off";
defparam \D0|clockCycleReset~1 .lut_mask = 64'h0030FFBF0000FF0F;
defparam \D0|clockCycleReset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N43
dffeas \D0|clockCycleReset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|clockCycleReset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|clockCycleReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|clockCycleReset .is_wysiwyg = "true";
defparam \D0|clockCycleReset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N33
cyclonev_lcell_comb \D0|maxAddress~0 (
// Equation(s):
// \D0|maxAddress~0_combout  = ( \D0|layerOutput_result_address [1] & ( \D0|clockCycleReset~q  & ( (\C0|current_state.display_mostLikely~q  & (((!\D0|layerOutput_result_address [3]) # (!\D0|layerOutput_result_address [0])) # (\D0|layerOutput_result_address 
// [2]))) ) ) ) # ( !\D0|layerOutput_result_address [1] & ( \D0|clockCycleReset~q  & ( \C0|current_state.display_mostLikely~q  ) ) )

	.dataa(!\D0|layerOutput_result_address [2]),
	.datab(!\D0|layerOutput_result_address [3]),
	.datac(!\D0|layerOutput_result_address [0]),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(!\D0|layerOutput_result_address [1]),
	.dataf(!\D0|clockCycleReset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxAddress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxAddress~0 .extended_lut = "off";
defparam \D0|maxAddress~0 .lut_mask = 64'h0000000000FF00FD;
defparam \D0|maxAddress~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N42
cyclonev_lcell_comb \D0|resultingNumber~3 (
// Equation(s):
// \D0|resultingNumber~3_combout  = ( \C0|current_state.startOver~q  & ( !\C0|current_state.display_mostLikely~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~3 .extended_lut = "off";
defparam \D0|resultingNumber~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \D0|resultingNumber~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \D0|layerOutput_result_address[0]~2 (
// Equation(s):
// \D0|layerOutput_result_address[0]~2_combout  = ( \D0|resultingNumber[0]~2_combout  & ( \D0|resultingNumber~3_combout  & ( (!\D0|layerOutput_result_address[0]~1_combout ) # (!\KEY[0]~input_o ) ) ) ) # ( !\D0|resultingNumber[0]~2_combout  & ( 
// \D0|resultingNumber~3_combout  & ( !\KEY[0]~input_o  ) ) ) # ( \D0|resultingNumber[0]~2_combout  & ( !\D0|resultingNumber~3_combout  & ( (!\KEY[0]~input_o ) # ((!\D0|layerOutput_result_address[0]~1_combout  & ((!\D0|resultingNumber[0]~1_combout ) # 
// (\D0|maxAddress~0_combout )))) ) ) ) # ( !\D0|resultingNumber[0]~2_combout  & ( !\D0|resultingNumber~3_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\D0|layerOutput_result_address[0]~1_combout ),
	.datab(!\D0|resultingNumber[0]~1_combout ),
	.datac(!\D0|maxAddress~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|resultingNumber[0]~2_combout ),
	.dataf(!\D0|resultingNumber~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address[0]~2 .extended_lut = "off";
defparam \D0|layerOutput_result_address[0]~2 .lut_mask = 64'hFF00FF8AFF00FFAA;
defparam \D0|layerOutput_result_address[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N26
dffeas \D0|layerOutput_result_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layerOutput_result_address~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layerOutput_result_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_result_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_result_address[1] .is_wysiwyg = "true";
defparam \D0|layerOutput_result_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N54
cyclonev_lcell_comb \D0|layerOutput_result_address~4 (
// Equation(s):
// \D0|layerOutput_result_address~4_combout  = ( \D0|layerOutput_result_address [3] & ( \D0|layerOutput_result_address [2] & ( (\KEY[0]~input_o  & (!\D0|layerOutput_result_address[0]~3_combout  & ((!\D0|layerOutput_result_address [1]) # 
// (!\D0|layerOutput_result_address [0])))) ) ) ) # ( !\D0|layerOutput_result_address [3] & ( \D0|layerOutput_result_address [2] & ( (\KEY[0]~input_o  & (!\D0|layerOutput_result_address[0]~3_combout  & (\D0|layerOutput_result_address [1] & 
// \D0|layerOutput_result_address [0]))) ) ) ) # ( \D0|layerOutput_result_address [3] & ( !\D0|layerOutput_result_address [2] & ( (\KEY[0]~input_o  & !\D0|layerOutput_result_address[0]~3_combout ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|layerOutput_result_address[0]~3_combout ),
	.datac(!\D0|layerOutput_result_address [1]),
	.datad(!\D0|layerOutput_result_address [0]),
	.datae(!\D0|layerOutput_result_address [3]),
	.dataf(!\D0|layerOutput_result_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address~4 .extended_lut = "off";
defparam \D0|layerOutput_result_address~4 .lut_mask = 64'h0000444400044440;
defparam \D0|layerOutput_result_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N56
dffeas \D0|layerOutput_result_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layerOutput_result_address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layerOutput_result_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_result_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_result_address[3] .is_wysiwyg = "true";
defparam \D0|layerOutput_result_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N33
cyclonev_lcell_comb \D0|Equal8~0 (
// Equation(s):
// \D0|Equal8~0_combout  = ( \D0|layerOutput_result_address [1] & ( (\D0|layerOutput_result_address [3] & (!\D0|layerOutput_result_address [2] & \D0|layerOutput_result_address [0])) ) )

	.dataa(!\D0|layerOutput_result_address [3]),
	.datab(gnd),
	.datac(!\D0|layerOutput_result_address [2]),
	.datad(!\D0|layerOutput_result_address [0]),
	.datae(gnd),
	.dataf(!\D0|layerOutput_result_address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal8~0 .extended_lut = "off";
defparam \D0|Equal8~0 .lut_mask = 64'h0000000000500050;
defparam \D0|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N6
cyclonev_lcell_comb \D0|draw_Selected~0 (
// Equation(s):
// \D0|draw_Selected~0_combout  = ( \C0|current_state.startOver~q  & ( (\C0|current_state.display_mostLikely~q  & (((!\D0|done_Selecting~2_combout  & \D0|draw_Selected~q )) # (\D0|Equal8~0_combout ))) ) ) # ( !\C0|current_state.startOver~q  & ( 
// (!\C0|current_state.display_mostLikely~q  & (((\D0|draw_Selected~q )))) # (\C0|current_state.display_mostLikely~q  & (((!\D0|done_Selecting~2_combout  & \D0|draw_Selected~q )) # (\D0|Equal8~0_combout ))) ) )

	.dataa(!\D0|done_Selecting~2_combout ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|Equal8~0_combout ),
	.datad(!\D0|draw_Selected~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|draw_Selected~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|draw_Selected~0 .extended_lut = "off";
defparam \D0|draw_Selected~0 .lut_mask = 64'h03EF03EF03230323;
defparam \D0|draw_Selected~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N8
dffeas \D0|draw_Selected (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|draw_Selected~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|draw_Selected~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|draw_Selected .is_wysiwyg = "true";
defparam \D0|draw_Selected .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \D0|doneResettingForDrawingSelect~0 (
// Equation(s):
// \D0|doneResettingForDrawingSelect~0_combout  = ( \C0|current_state.startOver~q  & ( (\C0|current_state.display_mostLikely~q  & (((\D0|draw_Selected~q  & !\D0|donePositionSetSelecting~q )) # (\D0|doneResettingForDrawingSelect~q ))) ) ) # ( 
// !\C0|current_state.startOver~q  & ( ((\D0|draw_Selected~q  & (!\D0|donePositionSetSelecting~q  & \C0|current_state.display_mostLikely~q ))) # (\D0|doneResettingForDrawingSelect~q ) ) )

	.dataa(!\D0|draw_Selected~q ),
	.datab(!\D0|donePositionSetSelecting~q ),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(!\D0|doneResettingForDrawingSelect~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|doneResettingForDrawingSelect~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|doneResettingForDrawingSelect~0 .extended_lut = "off";
defparam \D0|doneResettingForDrawingSelect~0 .lut_mask = 64'h04FF04FF040F040F;
defparam \D0|doneResettingForDrawingSelect~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N17
dffeas \D0|doneResettingForDrawingSelect (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|doneResettingForDrawingSelect~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|doneResettingForDrawingSelect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|doneResettingForDrawingSelect .is_wysiwyg = "true";
defparam \D0|doneResettingForDrawingSelect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N33
cyclonev_lcell_comb \D0|firstPixel~0 (
// Equation(s):
// \D0|firstPixel~0_combout  = (!\C0|current_state.display_mostLikely~q  & (\C0|current_state.draw_image~q  & (!\D0|doneResettingForDrawing~q ))) # (\C0|current_state.display_mostLikely~q  & (((!\D0|doneResettingForDrawingSelect~q ))))

	.dataa(!\C0|current_state.draw_image~q ),
	.datab(!\D0|doneResettingForDrawing~q ),
	.datac(!\D0|doneResettingForDrawingSelect~q ),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|firstPixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|firstPixel~0 .extended_lut = "off";
defparam \D0|firstPixel~0 .lut_mask = 64'h44F044F044F044F0;
defparam \D0|firstPixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \D0|firstPixel~1 (
// Equation(s):
// \D0|firstPixel~1_combout  = ( \D0|firstPixel~q  & ( \D0|draw_Selected~q  & ( ((!\C0|current_state.display_mostLikely~q  & (!\D0|imageRAM_address~0_combout )) # (\C0|current_state.display_mostLikely~q  & ((\D0|donePositionSetSelecting~q )))) # 
// (\D0|firstPixel~0_combout ) ) ) ) # ( !\D0|firstPixel~q  & ( \D0|draw_Selected~q  & ( (\D0|firstPixel~0_combout  & ((!\C0|current_state.display_mostLikely~q  & (\D0|imageRAM_address~0_combout )) # (\C0|current_state.display_mostLikely~q  & 
// ((!\D0|donePositionSetSelecting~q ))))) ) ) ) # ( \D0|firstPixel~q  & ( !\D0|draw_Selected~q  & ( ((!\D0|imageRAM_address~0_combout ) # (\C0|current_state.display_mostLikely~q )) # (\D0|firstPixel~0_combout ) ) ) ) # ( !\D0|firstPixel~q  & ( 
// !\D0|draw_Selected~q  & ( (\D0|firstPixel~0_combout  & (\D0|imageRAM_address~0_combout  & !\C0|current_state.display_mostLikely~q )) ) ) )

	.dataa(!\D0|firstPixel~0_combout ),
	.datab(!\D0|imageRAM_address~0_combout ),
	.datac(!\D0|donePositionSetSelecting~q ),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(!\D0|firstPixel~q ),
	.dataf(!\D0|draw_Selected~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|firstPixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|firstPixel~1 .extended_lut = "off";
defparam \D0|firstPixel~1 .lut_mask = 64'h1100DDFF1150DD5F;
defparam \D0|firstPixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N38
dffeas \D0|firstPixel (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|firstPixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|firstPixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|firstPixel .is_wysiwyg = "true";
defparam \D0|firstPixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N27
cyclonev_lcell_comb \D0|imageRAM_address~1 (
// Equation(s):
// \D0|imageRAM_address~1_combout  = (\D0|doneResettingForDrawing~q  & (\D0|firstPixel~q  & \C0|current_state.draw_image~q ))

	.dataa(!\D0|doneResettingForDrawing~q ),
	.datab(!\D0|firstPixel~q ),
	.datac(gnd),
	.datad(!\C0|current_state.draw_image~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~1 .extended_lut = "off";
defparam \D0|imageRAM_address~1 .lut_mask = 64'h0011001100110011;
defparam \D0|imageRAM_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N39
cyclonev_lcell_comb \D0|Add12~13 (
// Equation(s):
// \D0|Add12~13_sumout  = SUM(( \D0|imageRAM_address [3] ) + ( GND ) + ( \D0|Add12~10  ))
// \D0|Add12~14  = CARRY(( \D0|imageRAM_address [3] ) + ( GND ) + ( \D0|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~13_sumout ),
	.cout(\D0|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~13 .extended_lut = "off";
defparam \D0|Add12~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N42
cyclonev_lcell_comb \D0|Add12~17 (
// Equation(s):
// \D0|Add12~17_sumout  = SUM(( \D0|imageRAM_address [4] ) + ( GND ) + ( \D0|Add12~14  ))
// \D0|Add12~18  = CARRY(( \D0|imageRAM_address [4] ) + ( GND ) + ( \D0|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~17_sumout ),
	.cout(\D0|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~17 .extended_lut = "off";
defparam \D0|Add12~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N6
cyclonev_lcell_comb \D0|imageRAM_address~2 (
// Equation(s):
// \D0|imageRAM_address~2_combout  = ( \C0|current_state.draw_image~q  & ( \C0|current_state.startOver~q  & ( (!\D0|donePositionSet~q  & !\C0|current_state.load_firstResultRAM~q ) ) ) ) # ( !\C0|current_state.draw_image~q  & ( \C0|current_state.startOver~q  
// & ( !\C0|current_state.load_firstResultRAM~q  ) ) ) # ( \C0|current_state.draw_image~q  & ( !\C0|current_state.startOver~q  & ( (!\D0|donePositionSet~q  & !\C0|current_state.load_firstResultRAM~q ) ) ) )

	.dataa(!\D0|donePositionSet~q ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|current_state.draw_image~q ),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~2 .extended_lut = "off";
defparam \D0|imageRAM_address~2 .lut_mask = 64'h00008888CCCC8888;
defparam \D0|imageRAM_address~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N33
cyclonev_lcell_comb \D0|Add0~37 (
// Equation(s):
// \D0|Add0~37_sumout  = SUM(( \D0|layer1_weight_address [11] ) + ( GND ) + ( \D0|Add0~34  ))
// \D0|Add0~38  = CARRY(( \D0|layer1_weight_address [11] ) + ( GND ) + ( \D0|Add0~34  ))

	.dataa(!\D0|layer1_weight_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~37_sumout ),
	.cout(\D0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~37 .extended_lut = "off";
defparam \D0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N36
cyclonev_lcell_comb \D0|Add0~41 (
// Equation(s):
// \D0|Add0~41_sumout  = SUM(( \D0|layer1_weight_address [12] ) + ( GND ) + ( \D0|Add0~38  ))
// \D0|Add0~42  = CARRY(( \D0|layer1_weight_address [12] ) + ( GND ) + ( \D0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~41_sumout ),
	.cout(\D0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~41 .extended_lut = "off";
defparam \D0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N38
dffeas \D0|layer1_weight_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[12] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N54
cyclonev_lcell_comb \D0|Equal0~2 (
// Equation(s):
// \D0|Equal0~2_combout  = ( \D0|layer1_weight_address [5] & ( !\D0|layer1_weight_address [12] & ( (\D0|layer1_weight_address [8] & (\D0|layer1_weight_address [6] & (\D0|layer1_weight_address [3] & \D0|layer1_weight_address [4]))) ) ) )

	.dataa(!\D0|layer1_weight_address [8]),
	.datab(!\D0|layer1_weight_address [6]),
	.datac(!\D0|layer1_weight_address [3]),
	.datad(!\D0|layer1_weight_address [4]),
	.datae(!\D0|layer1_weight_address [5]),
	.dataf(!\D0|layer1_weight_address [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~2 .extended_lut = "off";
defparam \D0|Equal0~2 .lut_mask = 64'h0000000100000000;
defparam \D0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N39
cyclonev_lcell_comb \D0|Add0~9 (
// Equation(s):
// \D0|Add0~9_sumout  = SUM(( \D0|layer1_weight_address [13] ) + ( GND ) + ( \D0|Add0~42  ))
// \D0|Add0~10  = CARRY(( \D0|layer1_weight_address [13] ) + ( GND ) + ( \D0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~9_sumout ),
	.cout(\D0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~9 .extended_lut = "off";
defparam \D0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N41
dffeas \D0|layer1_weight_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[13] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N42
cyclonev_lcell_comb \D0|Add0~5 (
// Equation(s):
// \D0|Add0~5_sumout  = SUM(( \D0|layer1_weight_address [14] ) + ( GND ) + ( \D0|Add0~10  ))
// \D0|Add0~6  = CARRY(( \D0|layer1_weight_address [14] ) + ( GND ) + ( \D0|Add0~10  ))

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~5_sumout ),
	.cout(\D0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~5 .extended_lut = "off";
defparam \D0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N44
dffeas \D0|layer1_weight_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[14] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N45
cyclonev_lcell_comb \D0|Add0~13 (
// Equation(s):
// \D0|Add0~13_sumout  = SUM(( \D0|layer1_weight_address [15] ) + ( GND ) + ( \D0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~13 .extended_lut = "off";
defparam \D0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N47
dffeas \D0|layer1_weight_address[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[15] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N18
cyclonev_lcell_comb \D0|Equal0~0 (
// Equation(s):
// \D0|Equal0~0_combout  = ( !\D0|layer1_weight_address [13] & ( (\D0|layer1_weight_address [14] & \D0|layer1_weight_address [15]) ) )

	.dataa(!\D0|layer1_weight_address [14]),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~0 .extended_lut = "off";
defparam \D0|Equal0~0 .lut_mask = 64'h0505050500000000;
defparam \D0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N21
cyclonev_lcell_comb \D0|tempResultRAM_1~0 (
// Equation(s):
// \D0|tempResultRAM_1~0_combout  = ( \D0|layer1_weight_address [7] & ( \C0|current_state.load_firstResultRAM~q  & ( (!\D0|Equal0~2_combout ) # ((!\D0|increment~q ) # ((!\D0|Equal0~0_combout ) # (!\D0|Equal0~1_combout ))) ) ) ) # ( !\D0|layer1_weight_address 
// [7] & ( \C0|current_state.load_firstResultRAM~q  ) )

	.dataa(!\D0|Equal0~2_combout ),
	.datab(!\D0|increment~q ),
	.datac(!\D0|Equal0~0_combout ),
	.datad(!\D0|Equal0~1_combout ),
	.datae(!\D0|layer1_weight_address [7]),
	.dataf(!\C0|current_state.load_firstResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1~0 .extended_lut = "off";
defparam \D0|tempResultRAM_1~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \D0|tempResultRAM_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N3
cyclonev_lcell_comb \D0|imageRAM_address[9]~16 (
// Equation(s):
// \D0|imageRAM_address[9]~16_combout  = ( \D0|layer1_weight_address~2_combout  & ( (!\KEY[0]~input_o ) # ((!\D0|imageRAM_address~1_combout  & \D0|imageRAM_address~2_combout )) ) ) # ( !\D0|layer1_weight_address~2_combout  & ( (!\KEY[0]~input_o ) # 
// ((!\D0|imageRAM_address~1_combout  & ((\D0|tempResultRAM_1~0_combout ) # (\D0|imageRAM_address~2_combout )))) ) )

	.dataa(!\D0|imageRAM_address~1_combout ),
	.datab(!\D0|imageRAM_address~2_combout ),
	.datac(!\D0|tempResultRAM_1~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|layer1_weight_address~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address[9]~16 .extended_lut = "off";
defparam \D0|imageRAM_address[9]~16 .lut_mask = 64'hFF2AFF2AFF22FF22;
defparam \D0|imageRAM_address[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N44
dffeas \D0|imageRAM_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[4] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N45
cyclonev_lcell_comb \D0|Add12~21 (
// Equation(s):
// \D0|Add12~21_sumout  = SUM(( \D0|imageRAM_address [5] ) + ( GND ) + ( \D0|Add12~18  ))
// \D0|Add12~22  = CARRY(( \D0|imageRAM_address [5] ) + ( GND ) + ( \D0|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~21_sumout ),
	.cout(\D0|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~21 .extended_lut = "off";
defparam \D0|Add12~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N47
dffeas \D0|imageRAM_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[5] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N48
cyclonev_lcell_comb \D0|Add12~25 (
// Equation(s):
// \D0|Add12~25_sumout  = SUM(( \D0|imageRAM_address [6] ) + ( GND ) + ( \D0|Add12~22  ))
// \D0|Add12~26  = CARRY(( \D0|imageRAM_address [6] ) + ( GND ) + ( \D0|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~25_sumout ),
	.cout(\D0|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~25 .extended_lut = "off";
defparam \D0|Add12~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N50
dffeas \D0|imageRAM_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[6] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N51
cyclonev_lcell_comb \D0|Add12~29 (
// Equation(s):
// \D0|Add12~29_sumout  = SUM(( \D0|imageRAM_address [7] ) + ( GND ) + ( \D0|Add12~26  ))
// \D0|Add12~30  = CARRY(( \D0|imageRAM_address [7] ) + ( GND ) + ( \D0|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~29_sumout ),
	.cout(\D0|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~29 .extended_lut = "off";
defparam \D0|Add12~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N53
dffeas \D0|imageRAM_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[7] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N54
cyclonev_lcell_comb \D0|Add12~33 (
// Equation(s):
// \D0|Add12~33_sumout  = SUM(( \D0|imageRAM_address [8] ) + ( GND ) + ( \D0|Add12~30  ))
// \D0|Add12~34  = CARRY(( \D0|imageRAM_address [8] ) + ( GND ) + ( \D0|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~33_sumout ),
	.cout(\D0|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~33 .extended_lut = "off";
defparam \D0|Add12~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N56
dffeas \D0|imageRAM_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[8] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N57
cyclonev_lcell_comb \D0|Add12~37 (
// Equation(s):
// \D0|Add12~37_sumout  = SUM(( \D0|imageRAM_address [9] ) + ( GND ) + ( \D0|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~37 .extended_lut = "off";
defparam \D0|Add12~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N59
dffeas \D0|imageRAM_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[9] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N24
cyclonev_lcell_comb \D0|Equal1~0 (
// Equation(s):
// \D0|Equal1~0_combout  = ( \D0|imageRAM_address [9] & ( !\D0|imageRAM_address [4] & ( (\D0|imageRAM_address [8] & (!\D0|imageRAM_address [5] & (!\D0|imageRAM_address [6] & !\D0|imageRAM_address [7]))) ) ) )

	.dataa(!\D0|imageRAM_address [8]),
	.datab(!\D0|imageRAM_address [5]),
	.datac(!\D0|imageRAM_address [6]),
	.datad(!\D0|imageRAM_address [7]),
	.datae(!\D0|imageRAM_address [9]),
	.dataf(!\D0|imageRAM_address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~0 .extended_lut = "off";
defparam \D0|Equal1~0 .lut_mask = 64'h0000400000000000;
defparam \D0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N54
cyclonev_lcell_comb \D0|Equal1~2 (
// Equation(s):
// \D0|Equal1~2_combout  = ( \D0|Equal1~1_combout  & ( \D0|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~2 .extended_lut = "off";
defparam \D0|Equal1~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \D0|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N30
cyclonev_lcell_comb \D0|layer1_weight_address~2 (
// Equation(s):
// \D0|layer1_weight_address~2_combout  = ( \D0|Equal1~2_combout  & ( !\D0|increment~q  ) ) # ( !\D0|Equal1~2_combout  & ( !\D0|increment~q  & ( (((\D0|increment_address~q ) # (\D0|maxCalculation_wait~q )) # (\D0|maxCalculation~q )) # 
// (\D0|completeCalculation~q ) ) ) )

	.dataa(!\D0|completeCalculation~q ),
	.datab(!\D0|maxCalculation~q ),
	.datac(!\D0|maxCalculation_wait~q ),
	.datad(!\D0|increment_address~q ),
	.datae(!\D0|Equal1~2_combout ),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_weight_address~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_weight_address~2 .extended_lut = "off";
defparam \D0|layer1_weight_address~2 .lut_mask = 64'h7FFFFFFF00000000;
defparam \D0|layer1_weight_address~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N24
cyclonev_lcell_comb \D0|imageRAM_address~4 (
// Equation(s):
// \D0|imageRAM_address~4_combout  = ( \C0|current_state.draw_image~q  & ( (!\C0|current_state.load_firstResultRAM~q  & (\D0|doneResettingForDrawing~q  & (!\D0|firstPixel~q ))) # (\C0|current_state.load_firstResultRAM~q  & (((!\D0|increment~q )))) ) ) # ( 
// !\C0|current_state.draw_image~q  & ( (!\D0|increment~q  & \C0|current_state.load_firstResultRAM~q ) ) )

	.dataa(!\D0|doneResettingForDrawing~q ),
	.datab(!\D0|firstPixel~q ),
	.datac(!\D0|increment~q ),
	.datad(!\C0|current_state.load_firstResultRAM~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.draw_image~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~4 .extended_lut = "off";
defparam \D0|imageRAM_address~4 .lut_mask = 64'h00F000F044F044F0;
defparam \D0|imageRAM_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N54
cyclonev_lcell_comb \D0|imageRAM_address~15 (
// Equation(s):
// \D0|imageRAM_address~15_combout  = ( \KEY[0]~input_o  & ( \D0|imageRAM_address~2_combout  & ( (!\D0|imageRAM_address~1_combout  & !\D0|imageRAM_address~4_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( \D0|imageRAM_address~2_combout  ) ) # ( \KEY[0]~input_o  & 
// ( !\D0|imageRAM_address~2_combout  & ( (!\D0|imageRAM_address~1_combout  & (!\D0|layer1_weight_address~2_combout  & (!\D0|imageRAM_address~4_combout  & \D0|tempResultRAM_1~0_combout ))) ) ) ) # ( !\KEY[0]~input_o  & ( !\D0|imageRAM_address~2_combout  ) )

	.dataa(!\D0|imageRAM_address~1_combout ),
	.datab(!\D0|layer1_weight_address~2_combout ),
	.datac(!\D0|imageRAM_address~4_combout ),
	.datad(!\D0|tempResultRAM_1~0_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|imageRAM_address~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~15 .extended_lut = "off";
defparam \D0|imageRAM_address~15 .lut_mask = 64'hFFFF0080FFFFA0A0;
defparam \D0|imageRAM_address~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N32
dffeas \D0|imageRAM_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[0] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N33
cyclonev_lcell_comb \D0|Add12~5 (
// Equation(s):
// \D0|Add12~5_sumout  = SUM(( \D0|imageRAM_address [1] ) + ( GND ) + ( \D0|Add12~2  ))
// \D0|Add12~6  = CARRY(( \D0|imageRAM_address [1] ) + ( GND ) + ( \D0|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~5_sumout ),
	.cout(\D0|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~5 .extended_lut = "off";
defparam \D0|Add12~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N35
dffeas \D0|imageRAM_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[1] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N36
cyclonev_lcell_comb \D0|Add12~9 (
// Equation(s):
// \D0|Add12~9_sumout  = SUM(( \D0|imageRAM_address [2] ) + ( GND ) + ( \D0|Add12~6  ))
// \D0|Add12~10  = CARRY(( \D0|imageRAM_address [2] ) + ( GND ) + ( \D0|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|imageRAM_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add12~9_sumout ),
	.cout(\D0|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add12~9 .extended_lut = "off";
defparam \D0|Add12~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y52_N38
dffeas \D0|imageRAM_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[2] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y52_N41
dffeas \D0|imageRAM_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add12~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|imageRAM_address~15_combout ),
	.sload(gnd),
	.ena(\D0|imageRAM_address[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|imageRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|imageRAM_address[3] .is_wysiwyg = "true";
defparam \D0|imageRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N6
cyclonev_lcell_comb \D0|Equal1~1 (
// Equation(s):
// \D0|Equal1~1_combout  = ( \D0|imageRAM_address [0] & ( (\D0|imageRAM_address [3] & (\D0|imageRAM_address [1] & \D0|imageRAM_address [2])) ) )

	.dataa(gnd),
	.datab(!\D0|imageRAM_address [3]),
	.datac(!\D0|imageRAM_address [1]),
	.datad(!\D0|imageRAM_address [2]),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal1~1 .extended_lut = "off";
defparam \D0|Equal1~1 .lut_mask = 64'h0000000000030003;
defparam \D0|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N51
cyclonev_lcell_comb \D0|completeCalculation~4 (
// Equation(s):
// \D0|completeCalculation~4_combout  = ( \D0|completeCalculation~q  & ( (!\D0|maxCalculation~0_combout  & \C0|current_state.load_firstResultRAM~q ) ) ) # ( !\D0|completeCalculation~q  & ( (\D0|maxCalculation~0_combout  & 
// (\C0|current_state.load_firstResultRAM~q  & (\D0|Equal1~1_combout  & \D0|Equal1~0_combout ))) ) )

	.dataa(!\D0|maxCalculation~0_combout ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\D0|Equal1~1_combout ),
	.datad(!\D0|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\D0|completeCalculation~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~4 .extended_lut = "off";
defparam \D0|completeCalculation~4 .lut_mask = 64'h0001000122222222;
defparam \D0|completeCalculation~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N42
cyclonev_lcell_comb \D0|completeCalculation~3 (
// Equation(s):
// \D0|completeCalculation~3_combout  = ( !\C0|current_state.load_resetSecond~q  & ( \D0|maxCalculation~0_combout  & ( (!\C0|current_state.load_resetOutput~q  & (!\C0|current_state.startOver~q  & (!\C0|current_state.load_outputRAM~q  & 
// !\C0|current_state.load_secondResultRAM~q ))) ) ) ) # ( \C0|current_state.load_resetSecond~q  & ( !\D0|maxCalculation~0_combout  & ( \C0|current_state.load_secondResultRAM~q  ) ) ) # ( !\C0|current_state.load_resetSecond~q  & ( 
// !\D0|maxCalculation~0_combout  & ( (((!\C0|current_state.load_resetOutput~q  & !\C0|current_state.startOver~q )) # (\C0|current_state.load_secondResultRAM~q )) # (\C0|current_state.load_outputRAM~q ) ) ) )

	.dataa(!\C0|current_state.load_resetOutput~q ),
	.datab(!\C0|current_state.startOver~q ),
	.datac(!\C0|current_state.load_outputRAM~q ),
	.datad(!\C0|current_state.load_secondResultRAM~q ),
	.datae(!\C0|current_state.load_resetSecond~q ),
	.dataf(!\D0|maxCalculation~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~3 .extended_lut = "off";
defparam \D0|completeCalculation~3 .lut_mask = 64'h8FFF00FF80000000;
defparam \D0|completeCalculation~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N48
cyclonev_lcell_comb \D0|layer1_result_address~6 (
// Equation(s):
// \D0|layer1_result_address~6_combout  = ( !\D0|layer1_result_address [0] & ( \D0|increment~q  & ( (\C0|current_state.load_firstResultRAM~q  & \KEY[0]~input_o ) ) ) ) # ( !\D0|layer1_result_address [0] & ( !\D0|increment~q  & ( (\KEY[0]~input_o  & 
// ((\C0|current_state.load_secondResultRAM~q ) # (\C0|current_state.load_firstResultRAM~q ))) ) ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\D0|layer1_result_address [0]),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~6 .extended_lut = "off";
defparam \D0|layer1_result_address~6 .lut_mask = 64'h0707000005050000;
defparam \D0|layer1_result_address~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
cyclonev_lcell_comb \D0|layer1_result_address[4]~1 (
// Equation(s):
// \D0|layer1_result_address[4]~1_combout  = ( \D0|Equal0~2_combout  & ( \D0|increment_address~q  & ( (!\D0|increment~q  & ((!\D0|Equal0~1_combout ) # ((!\D0|Equal0~0_combout ) # (!\D0|layer1_weight_address [7])))) ) ) ) # ( !\D0|Equal0~2_combout  & ( 
// \D0|increment_address~q  & ( !\D0|increment~q  ) ) )

	.dataa(!\D0|Equal0~1_combout ),
	.datab(!\D0|Equal0~0_combout ),
	.datac(!\D0|layer1_weight_address [7]),
	.datad(!\D0|increment~q ),
	.datae(!\D0|Equal0~2_combout ),
	.dataf(!\D0|increment_address~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address[4]~1 .extended_lut = "off";
defparam \D0|layer1_result_address[4]~1 .lut_mask = 64'h00000000FF00FE00;
defparam \D0|layer1_result_address[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N0
cyclonev_lcell_comb \D0|Add2~29 (
// Equation(s):
// \D0|Add2~29_sumout  = SUM(( \D0|layer2_weight_address [0] ) + ( VCC ) + ( !VCC ))
// \D0|Add2~30  = CARRY(( \D0|layer2_weight_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer2_weight_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~29_sumout ),
	.cout(\D0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~29 .extended_lut = "off";
defparam \D0|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \D0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N45
cyclonev_lcell_comb \C0|current_state~23 (
// Equation(s):
// \C0|current_state~23_combout  = ( \C0|current_state.load_secondResultRAM~q  & ( !\KEY[0]~input_o  ) ) # ( !\C0|current_state.load_secondResultRAM~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~23 .extended_lut = "off";
defparam \C0|current_state~23 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \C0|current_state~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N48
cyclonev_lcell_comb \D0|completeCalculation~1 (
// Equation(s):
// \D0|completeCalculation~1_combout  = ( !\C0|current_state.load_resetFirst~q  & ( !\C0|current_state.load_firstResultRAM~q  ) )

	.dataa(gnd),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~1 .extended_lut = "off";
defparam \D0|completeCalculation~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \D0|completeCalculation~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N33
cyclonev_lcell_comb \D0|layerOutput_weight_address~0 (
// Equation(s):
// \D0|layerOutput_weight_address~0_combout  = ( !\D0|increment_address~q  & ( (!\D0|maxCalculation~q  & !\D0|maxCalculation_wait~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|maxCalculation~q ),
	.datad(!\D0|maxCalculation_wait~q ),
	.datae(gnd),
	.dataf(!\D0|increment_address~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_weight_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_weight_address~0 .extended_lut = "off";
defparam \D0|layerOutput_weight_address~0 .lut_mask = 64'hF000F00000000000;
defparam \D0|layerOutput_weight_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N48
cyclonev_lcell_comb \D0|layer2_weight_address[5]~0 (
// Equation(s):
// \D0|layer2_weight_address[5]~0_combout  = ( \D0|Equal3~0_combout  & ( \D0|completeCalculation~q  & ( (!\C0|current_state.load_secondResultRAM~q  & (!\C0|current_state.startOver~q )) # (\C0|current_state.load_secondResultRAM~q  & ((!\D0|increment~q ))) ) ) 
// ) # ( !\D0|Equal3~0_combout  & ( \D0|completeCalculation~q  & ( (!\C0|current_state.load_secondResultRAM~q  & (!\C0|current_state.startOver~q )) # (\C0|current_state.load_secondResultRAM~q  & ((!\D0|increment~q ))) ) ) ) # ( \D0|Equal3~0_combout  & ( 
// !\D0|completeCalculation~q  & ( (!\C0|current_state.load_secondResultRAM~q  & (!\C0|current_state.startOver~q )) # (\C0|current_state.load_secondResultRAM~q  & ((!\D0|increment~q ))) ) ) ) # ( !\D0|Equal3~0_combout  & ( !\D0|completeCalculation~q  & ( 
// (!\C0|current_state.load_secondResultRAM~q  & (((!\C0|current_state.startOver~q )))) # (\C0|current_state.load_secondResultRAM~q  & (!\D0|layerOutput_weight_address~0_combout  & ((!\D0|increment~q )))) ) ) )

	.dataa(!\D0|layerOutput_weight_address~0_combout ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\D0|increment~q ),
	.datae(!\D0|Equal3~0_combout ),
	.dataf(!\D0|completeCalculation~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_weight_address[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_weight_address[5]~0 .extended_lut = "off";
defparam \D0|layer2_weight_address[5]~0 .lut_mask = 64'hE2C0F3C0F3C0F3C0;
defparam \D0|layer2_weight_address[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N3
cyclonev_lcell_comb \D0|Add2~25 (
// Equation(s):
// \D0|Add2~25_sumout  = SUM(( \D0|layer2_weight_address [1] ) + ( GND ) + ( \D0|Add2~30  ))
// \D0|Add2~26  = CARRY(( \D0|layer2_weight_address [1] ) + ( GND ) + ( \D0|Add2~30  ))

	.dataa(!\D0|layer2_weight_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~25_sumout ),
	.cout(\D0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~25 .extended_lut = "off";
defparam \D0|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N5
dffeas \D0|layer2_weight_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[1] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N6
cyclonev_lcell_comb \D0|Add2~21 (
// Equation(s):
// \D0|Add2~21_sumout  = SUM(( \D0|layer2_weight_address [2] ) + ( GND ) + ( \D0|Add2~26  ))
// \D0|Add2~22  = CARRY(( \D0|layer2_weight_address [2] ) + ( GND ) + ( \D0|Add2~26  ))

	.dataa(gnd),
	.datab(!\D0|layer2_weight_address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~21_sumout ),
	.cout(\D0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~21 .extended_lut = "off";
defparam \D0|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N8
dffeas \D0|layer2_weight_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[2] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N9
cyclonev_lcell_comb \D0|Add2~17 (
// Equation(s):
// \D0|Add2~17_sumout  = SUM(( \D0|layer2_weight_address [3] ) + ( GND ) + ( \D0|Add2~22  ))
// \D0|Add2~18  = CARRY(( \D0|layer2_weight_address [3] ) + ( GND ) + ( \D0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer2_weight_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~17_sumout ),
	.cout(\D0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~17 .extended_lut = "off";
defparam \D0|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N11
dffeas \D0|layer2_weight_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[3] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N12
cyclonev_lcell_comb \D0|Add2~5 (
// Equation(s):
// \D0|Add2~5_sumout  = SUM(( \D0|layer2_weight_address [4] ) + ( GND ) + ( \D0|Add2~18  ))
// \D0|Add2~6  = CARRY(( \D0|layer2_weight_address [4] ) + ( GND ) + ( \D0|Add2~18  ))

	.dataa(gnd),
	.datab(!\D0|layer2_weight_address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~5_sumout ),
	.cout(\D0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~5 .extended_lut = "off";
defparam \D0|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N14
dffeas \D0|layer2_weight_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[4] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N15
cyclonev_lcell_comb \D0|Add2~1 (
// Equation(s):
// \D0|Add2~1_sumout  = SUM(( \D0|layer2_weight_address [5] ) + ( GND ) + ( \D0|Add2~6  ))
// \D0|Add2~2  = CARRY(( \D0|layer2_weight_address [5] ) + ( GND ) + ( \D0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer2_weight_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~1_sumout ),
	.cout(\D0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~1 .extended_lut = "off";
defparam \D0|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N17
dffeas \D0|layer2_weight_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[5] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N18
cyclonev_lcell_comb \D0|Add2~37 (
// Equation(s):
// \D0|Add2~37_sumout  = SUM(( \D0|layer2_weight_address [6] ) + ( GND ) + ( \D0|Add2~2  ))
// \D0|Add2~38  = CARRY(( \D0|layer2_weight_address [6] ) + ( GND ) + ( \D0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer2_weight_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~37_sumout ),
	.cout(\D0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~37 .extended_lut = "off";
defparam \D0|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N20
dffeas \D0|layer2_weight_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[6] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N21
cyclonev_lcell_comb \D0|Add2~33 (
// Equation(s):
// \D0|Add2~33_sumout  = SUM(( \D0|layer2_weight_address [7] ) + ( GND ) + ( \D0|Add2~38  ))
// \D0|Add2~34  = CARRY(( \D0|layer2_weight_address [7] ) + ( GND ) + ( \D0|Add2~38  ))

	.dataa(!\D0|layer2_weight_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~33_sumout ),
	.cout(\D0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~33 .extended_lut = "off";
defparam \D0|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N23
dffeas \D0|layer2_weight_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[7] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N24
cyclonev_lcell_comb \D0|Add2~13 (
// Equation(s):
// \D0|Add2~13_sumout  = SUM(( \D0|layer2_weight_address [8] ) + ( GND ) + ( \D0|Add2~34  ))
// \D0|Add2~14  = CARRY(( \D0|layer2_weight_address [8] ) + ( GND ) + ( \D0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer2_weight_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~13_sumout ),
	.cout(\D0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~13 .extended_lut = "off";
defparam \D0|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N26
dffeas \D0|layer2_weight_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[8] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N27
cyclonev_lcell_comb \D0|Add2~9 (
// Equation(s):
// \D0|Add2~9_sumout  = SUM(( \D0|layer2_weight_address [9] ) + ( GND ) + ( \D0|Add2~14  ))
// \D0|Add2~10  = CARRY(( \D0|layer2_weight_address [9] ) + ( GND ) + ( \D0|Add2~14  ))

	.dataa(!\D0|layer2_weight_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~9_sumout ),
	.cout(\D0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~9 .extended_lut = "off";
defparam \D0|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N29
dffeas \D0|layer2_weight_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[9] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N48
cyclonev_lcell_comb \D0|Equal2~0 (
// Equation(s):
// \D0|Equal2~0_combout  = ( \D0|layer2_weight_address [9] & ( \D0|layer2_weight_address [5] & ( (\D0|layer2_weight_address [3] & (\D0|layer2_weight_address [4] & (\D0|layer2_weight_address [8] & \D0|layer2_weight_address [2]))) ) ) )

	.dataa(!\D0|layer2_weight_address [3]),
	.datab(!\D0|layer2_weight_address [4]),
	.datac(!\D0|layer2_weight_address [8]),
	.datad(!\D0|layer2_weight_address [2]),
	.datae(!\D0|layer2_weight_address [9]),
	.dataf(!\D0|layer2_weight_address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal2~0 .extended_lut = "off";
defparam \D0|Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \D0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N24
cyclonev_lcell_comb \D0|layer2_weight_address[5]~1 (
// Equation(s):
// \D0|layer2_weight_address[5]~1_combout  = ( \D0|layer2_weight_address[5]~0_combout  & ( \D0|Equal2~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\D0|layer2_weight_address[5]~0_combout  & ( \D0|Equal2~0_combout  & ( (!\KEY[0]~input_o ) # 
// ((\D0|completeCalculation~1_combout  & ((!\C0|current_state.load_secondResultRAM~q ) # (!\D0|Equal2~1_combout )))) ) ) ) # ( \D0|layer2_weight_address[5]~0_combout  & ( !\D0|Equal2~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( 
// !\D0|layer2_weight_address[5]~0_combout  & ( !\D0|Equal2~0_combout  & ( (!\KEY[0]~input_o ) # (\D0|completeCalculation~1_combout ) ) ) )

	.dataa(!\C0|current_state.load_secondResultRAM~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|completeCalculation~1_combout ),
	.datad(!\D0|Equal2~1_combout ),
	.datae(!\D0|layer2_weight_address[5]~0_combout ),
	.dataf(!\D0|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_weight_address[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_weight_address[5]~1 .extended_lut = "off";
defparam \D0|layer2_weight_address[5]~1 .lut_mask = 64'hCFCFCCCCCFCECCCC;
defparam \D0|layer2_weight_address[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N2
dffeas \D0|layer2_weight_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[0] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N30
cyclonev_lcell_comb \D0|Add2~41 (
// Equation(s):
// \D0|Add2~41_sumout  = SUM(( \D0|layer2_weight_address [10] ) + ( GND ) + ( \D0|Add2~10  ))

	.dataa(gnd),
	.datab(!\D0|layer2_weight_address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add2~41 .extended_lut = "off";
defparam \D0|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N32
dffeas \D0|layer2_weight_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~23_combout ),
	.sload(gnd),
	.ena(\D0|layer2_weight_address[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_weight_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_weight_address[10] .is_wysiwyg = "true";
defparam \D0|layer2_weight_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N42
cyclonev_lcell_comb \D0|Equal2~1 (
// Equation(s):
// \D0|Equal2~1_combout  = ( \D0|layer2_weight_address [6] & ( (\D0|layer2_weight_address [0] & (\D0|layer2_weight_address [10] & (\D0|layer2_weight_address [7] & \D0|layer2_weight_address [1]))) ) )

	.dataa(!\D0|layer2_weight_address [0]),
	.datab(!\D0|layer2_weight_address [10]),
	.datac(!\D0|layer2_weight_address [7]),
	.datad(!\D0|layer2_weight_address [1]),
	.datae(gnd),
	.dataf(!\D0|layer2_weight_address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal2~1 .extended_lut = "off";
defparam \D0|Equal2~1 .lut_mask = 64'h0000000000010001;
defparam \D0|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N57
cyclonev_lcell_comb \D0|done_Second~0 (
// Equation(s):
// \D0|done_Second~0_combout  = ( \D0|increment~q  & ( (\C0|current_state.load_secondResultRAM~q  & (\D0|Equal2~1_combout  & \D0|Equal2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|Equal2~1_combout ),
	.datad(!\D0|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Second~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Second~0 .extended_lut = "off";
defparam \D0|done_Second~0 .lut_mask = 64'h0000000000030003;
defparam \D0|done_Second~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N48
cyclonev_lcell_comb \D0|layer1_result_address[4]~2 (
// Equation(s):
// \D0|layer1_result_address[4]~2_combout  = ( \D0|layer2_weight_address[5]~0_combout  & ( \C0|current_state.load_resetFirst~q  & ( ((!\C0|current_state.load_firstResultRAM~q ) # (!\KEY[0]~input_o )) # (\D0|layer1_result_address[4]~1_combout ) ) ) ) # ( 
// !\D0|layer2_weight_address[5]~0_combout  & ( \C0|current_state.load_resetFirst~q  & ( ((!\C0|current_state.load_firstResultRAM~q ) # (!\KEY[0]~input_o )) # (\D0|layer1_result_address[4]~1_combout ) ) ) ) # ( \D0|layer2_weight_address[5]~0_combout  & ( 
// !\C0|current_state.load_resetFirst~q  & ( (!\KEY[0]~input_o ) # ((\D0|layer1_result_address[4]~1_combout  & (!\D0|done_Second~0_combout  & \C0|current_state.load_firstResultRAM~q ))) ) ) ) # ( !\D0|layer2_weight_address[5]~0_combout  & ( 
// !\C0|current_state.load_resetFirst~q  & ( (!\KEY[0]~input_o ) # ((!\D0|done_Second~0_combout  & ((!\C0|current_state.load_firstResultRAM~q ) # (\D0|layer1_result_address[4]~1_combout )))) ) ) )

	.dataa(!\D0|layer1_result_address[4]~1_combout ),
	.datab(!\D0|done_Second~0_combout ),
	.datac(!\C0|current_state.load_firstResultRAM~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|layer2_weight_address[5]~0_combout ),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address[4]~2 .extended_lut = "off";
defparam \D0|layer1_result_address[4]~2 .lut_mask = 64'hFFC4FF04FFF5FFF5;
defparam \D0|layer1_result_address[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N50
dffeas \D0|layer1_result_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[0] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N21
cyclonev_lcell_comb \D0|layer1_result_address~7 (
// Equation(s):
// \D0|layer1_result_address~7_combout  = ( \D0|layer1_result_address [1] & ( \D0|increment~q  & ( (\KEY[0]~input_o  & (\C0|current_state.load_firstResultRAM~q  & !\D0|layer1_result_address [0])) ) ) ) # ( !\D0|layer1_result_address [1] & ( \D0|increment~q  
// & ( (\KEY[0]~input_o  & (\C0|current_state.load_firstResultRAM~q  & \D0|layer1_result_address [0])) ) ) ) # ( \D0|layer1_result_address [1] & ( !\D0|increment~q  & ( (\KEY[0]~input_o  & (!\D0|layer1_result_address [0] & 
// ((\C0|current_state.load_secondResultRAM~q ) # (\C0|current_state.load_firstResultRAM~q )))) ) ) ) # ( !\D0|layer1_result_address [1] & ( !\D0|increment~q  & ( (\KEY[0]~input_o  & (\D0|layer1_result_address [0] & ((\C0|current_state.load_secondResultRAM~q 
// ) # (\C0|current_state.load_firstResultRAM~q )))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(!\D0|layer1_result_address [0]),
	.datae(!\D0|layer1_result_address [1]),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~7 .extended_lut = "off";
defparam \D0|layer1_result_address~7 .lut_mask = 64'h0015150000111100;
defparam \D0|layer1_result_address~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \D0|layer1_result_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[1] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N9
cyclonev_lcell_comb \D0|Add3~2 (
// Equation(s):
// \D0|Add3~2_combout  = ( \D0|layer1_result_address [0] & ( !\D0|layer1_result_address [2] $ (!\D0|layer1_result_address [1]) ) ) # ( !\D0|layer1_result_address [0] & ( \D0|layer1_result_address [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_result_address [2]),
	.datad(!\D0|layer1_result_address [1]),
	.datae(gnd),
	.dataf(!\D0|layer1_result_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~2 .extended_lut = "off";
defparam \D0|Add3~2 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \D0|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N6
cyclonev_lcell_comb \D0|layer1_result_address~5 (
// Equation(s):
// \D0|layer1_result_address~5_combout  = ( \D0|Add3~2_combout  & ( (\KEY[0]~input_o  & (((!\D0|increment~q  & \C0|current_state.load_secondResultRAM~q )) # (\C0|current_state.load_firstResultRAM~q ))) ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\D0|increment~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\C0|current_state.load_secondResultRAM~q ),
	.datae(gnd),
	.dataf(!\D0|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~5 .extended_lut = "off";
defparam \D0|layer1_result_address~5 .lut_mask = 64'h00000000050D050D;
defparam \D0|layer1_result_address~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N8
dffeas \D0|layer1_result_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[2] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N57
cyclonev_lcell_comb \D0|Add3~1 (
// Equation(s):
// \D0|Add3~1_combout  = ( \D0|layer1_result_address [1] & ( \D0|layer1_result_address [0] & ( !\D0|layer1_result_address [3] $ (!\D0|layer1_result_address [2]) ) ) ) # ( !\D0|layer1_result_address [1] & ( \D0|layer1_result_address [0] & ( 
// \D0|layer1_result_address [3] ) ) ) # ( \D0|layer1_result_address [1] & ( !\D0|layer1_result_address [0] & ( \D0|layer1_result_address [3] ) ) ) # ( !\D0|layer1_result_address [1] & ( !\D0|layer1_result_address [0] & ( \D0|layer1_result_address [3] ) ) )

	.dataa(!\D0|layer1_result_address [3]),
	.datab(gnd),
	.datac(!\D0|layer1_result_address [2]),
	.datad(gnd),
	.datae(!\D0|layer1_result_address [1]),
	.dataf(!\D0|layer1_result_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~1 .extended_lut = "off";
defparam \D0|Add3~1 .lut_mask = 64'h5555555555555A5A;
defparam \D0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N36
cyclonev_lcell_comb \D0|layer1_result_address~4 (
// Equation(s):
// \D0|layer1_result_address~4_combout  = ( \C0|current_state.load_secondResultRAM~q  & ( \D0|Add3~1_combout  & ( (\KEY[0]~input_o  & ((!\D0|increment~q ) # (\C0|current_state.load_firstResultRAM~q ))) ) ) ) # ( !\C0|current_state.load_secondResultRAM~q  & ( 
// \D0|Add3~1_combout  & ( (\C0|current_state.load_firstResultRAM~q  & \KEY[0]~input_o ) ) ) )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D0|increment~q ),
	.datae(!\C0|current_state.load_secondResultRAM~q ),
	.dataf(!\D0|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~4 .extended_lut = "off";
defparam \D0|layer1_result_address~4 .lut_mask = 64'h0000000005050F05;
defparam \D0|layer1_result_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N38
dffeas \D0|layer1_result_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[3] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N3
cyclonev_lcell_comb \D0|Add3~0 (
// Equation(s):
// \D0|Add3~0_combout  = ( \D0|layer1_result_address [1] & ( \D0|layer1_result_address [0] & ( !\D0|layer1_result_address [4] $ (((!\D0|layer1_result_address [3]) # (!\D0|layer1_result_address [2]))) ) ) ) # ( !\D0|layer1_result_address [1] & ( 
// \D0|layer1_result_address [0] & ( \D0|layer1_result_address [4] ) ) ) # ( \D0|layer1_result_address [1] & ( !\D0|layer1_result_address [0] & ( \D0|layer1_result_address [4] ) ) ) # ( !\D0|layer1_result_address [1] & ( !\D0|layer1_result_address [0] & ( 
// \D0|layer1_result_address [4] ) ) )

	.dataa(!\D0|layer1_result_address [3]),
	.datab(gnd),
	.datac(!\D0|layer1_result_address [2]),
	.datad(!\D0|layer1_result_address [4]),
	.datae(!\D0|layer1_result_address [1]),
	.dataf(!\D0|layer1_result_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add3~0 .extended_lut = "off";
defparam \D0|Add3~0 .lut_mask = 64'h00FF00FF00FF05FA;
defparam \D0|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N33
cyclonev_lcell_comb \D0|layer1_result_address~3 (
// Equation(s):
// \D0|layer1_result_address~3_combout  = ( \D0|Add3~0_combout  & ( \C0|current_state.load_firstResultRAM~q  & ( \KEY[0]~input_o  ) ) ) # ( \D0|Add3~0_combout  & ( !\C0|current_state.load_firstResultRAM~q  & ( (\KEY[0]~input_o  & 
// (\C0|current_state.load_secondResultRAM~q  & !\D0|increment~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|increment~q ),
	.datad(gnd),
	.datae(!\D0|Add3~0_combout ),
	.dataf(!\C0|current_state.load_firstResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~3 .extended_lut = "off";
defparam \D0|layer1_result_address~3 .lut_mask = 64'h0000101000005555;
defparam \D0|layer1_result_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N35
dffeas \D0|layer1_result_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[4] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N42
cyclonev_lcell_comb \D0|Equal3~1 (
// Equation(s):
// \D0|Equal3~1_combout  = ( \D0|layer1_result_address [1] & ( \D0|layer1_result_address [0] & ( (\D0|layer1_result_address [4] & (\D0|layer1_result_address [2] & \D0|layer1_result_address [3])) ) ) )

	.dataa(!\D0|layer1_result_address [4]),
	.datab(!\D0|layer1_result_address [2]),
	.datac(!\D0|layer1_result_address [3]),
	.datad(gnd),
	.datae(!\D0|layer1_result_address [1]),
	.dataf(!\D0|layer1_result_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal3~1 .extended_lut = "off";
defparam \D0|Equal3~1 .lut_mask = 64'h0000000000000101;
defparam \D0|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N12
cyclonev_lcell_comb \D0|layer1_result_address~0 (
// Equation(s):
// \D0|layer1_result_address~0_combout  = ( \D0|layer1_result_address [5] & ( \D0|increment~q  & ( (\C0|current_state.load_firstResultRAM~q  & (!\D0|Equal3~1_combout  & \KEY[0]~input_o )) ) ) ) # ( !\D0|layer1_result_address [5] & ( \D0|increment~q  & ( 
// (\C0|current_state.load_firstResultRAM~q  & (\D0|Equal3~1_combout  & \KEY[0]~input_o )) ) ) ) # ( \D0|layer1_result_address [5] & ( !\D0|increment~q  & ( (!\D0|Equal3~1_combout  & (\KEY[0]~input_o  & ((\C0|current_state.load_secondResultRAM~q ) # 
// (\C0|current_state.load_firstResultRAM~q )))) ) ) ) # ( !\D0|layer1_result_address [5] & ( !\D0|increment~q  & ( (\D0|Equal3~1_combout  & (\KEY[0]~input_o  & ((\C0|current_state.load_secondResultRAM~q ) # (\C0|current_state.load_firstResultRAM~q )))) ) ) 
// )

	.dataa(!\C0|current_state.load_firstResultRAM~q ),
	.datab(!\D0|Equal3~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\C0|current_state.load_secondResultRAM~q ),
	.datae(!\D0|layer1_result_address [5]),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_result_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_result_address~0 .extended_lut = "off";
defparam \D0|layer1_result_address~0 .lut_mask = 64'h0103040C01010404;
defparam \D0|layer1_result_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N14
dffeas \D0|layer1_result_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer1_result_address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layer1_result_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_result_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_result_address[5] .is_wysiwyg = "true";
defparam \D0|layer1_result_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N24
cyclonev_lcell_comb \D0|Equal3~0 (
// Equation(s):
// \D0|Equal3~0_combout  = ( \D0|layer1_result_address [1] & ( \D0|layer1_result_address [4] & ( (\D0|layer1_result_address [0] & (\D0|layer1_result_address [2] & (\D0|layer1_result_address [3] & \D0|layer1_result_address [5]))) ) ) )

	.dataa(!\D0|layer1_result_address [0]),
	.datab(!\D0|layer1_result_address [2]),
	.datac(!\D0|layer1_result_address [3]),
	.datad(!\D0|layer1_result_address [5]),
	.datae(!\D0|layer1_result_address [1]),
	.dataf(!\D0|layer1_result_address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal3~0 .extended_lut = "off";
defparam \D0|Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \D0|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N0
cyclonev_lcell_comb \D0|layer2_result_address~5 (
// Equation(s):
// \D0|layer2_result_address~5_combout  = ( \C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & !\D0|layer2_result_address [0]) ) ) # ( !\C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & (\C0|current_state.load_outputRAM~q  & 
// (!\D0|increment~q  & !\D0|layer2_result_address [0]))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.load_outputRAM~q ),
	.datac(!\D0|increment~q ),
	.datad(!\D0|layer2_result_address [0]),
	.datae(gnd),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address~5 .extended_lut = "off";
defparam \D0|layer2_result_address~5 .lut_mask = 64'h1000100055005500;
defparam \D0|layer2_result_address~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N0
cyclonev_lcell_comb \D0|layer2_result_address[0]~1 (
// Equation(s):
// \D0|layer2_result_address[0]~1_combout  = ( \D0|Equal4~1_combout  & ( \D0|completeCalculation~q  & ( (!\D0|increment~q ) # (\D0|Equal4~0_combout ) ) ) ) # ( !\D0|Equal4~1_combout  & ( \D0|completeCalculation~q  & ( !\D0|increment~q  ) ) ) # ( 
// \D0|Equal4~1_combout  & ( !\D0|completeCalculation~q  & ( (!\D0|increment~q  & (((!\D0|layerOutput_weight_address~0_combout ) # (\D0|Equal5~0_combout )))) # (\D0|increment~q  & (\D0|Equal4~0_combout )) ) ) ) # ( !\D0|Equal4~1_combout  & ( 
// !\D0|completeCalculation~q  & ( (!\D0|increment~q  & ((!\D0|layerOutput_weight_address~0_combout ) # (\D0|Equal5~0_combout ))) ) ) )

	.dataa(!\D0|Equal4~0_combout ),
	.datab(!\D0|Equal5~0_combout ),
	.datac(!\D0|layerOutput_weight_address~0_combout ),
	.datad(!\D0|increment~q ),
	.datae(!\D0|Equal4~1_combout ),
	.dataf(!\D0|completeCalculation~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address[0]~1 .extended_lut = "off";
defparam \D0|layer2_result_address[0]~1 .lut_mask = 64'hF300F355FF00FF55;
defparam \D0|layer2_result_address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N42
cyclonev_lcell_comb \D0|layer2_result_address[0]~2 (
// Equation(s):
// \D0|layer2_result_address[0]~2_combout  = ( \D0|increment_address~q  & ( \D0|increment~q  & ( (!\D0|completeCalculation~1_combout ) # (\C0|current_state.load_secondResultRAM~q ) ) ) ) # ( !\D0|increment_address~q  & ( \D0|increment~q  & ( 
// (!\D0|completeCalculation~1_combout ) # (\C0|current_state.load_secondResultRAM~q ) ) ) ) # ( \D0|increment_address~q  & ( !\D0|increment~q  & ( (!\D0|completeCalculation~1_combout ) # ((\D0|Equal2~0_combout  & (\D0|Equal2~1_combout  & 
// \C0|current_state.load_secondResultRAM~q ))) ) ) ) # ( !\D0|increment_address~q  & ( !\D0|increment~q  & ( (!\D0|completeCalculation~1_combout ) # (\C0|current_state.load_secondResultRAM~q ) ) ) )

	.dataa(!\D0|Equal2~0_combout ),
	.datab(!\D0|Equal2~1_combout ),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(!\D0|completeCalculation~1_combout ),
	.datae(!\D0|increment_address~q ),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address[0]~2 .extended_lut = "off";
defparam \D0|layer2_result_address[0]~2 .lut_mask = 64'hFF0FFF01FF0FFF0F;
defparam \D0|layer2_result_address[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N54
cyclonev_lcell_comb \D0|layer2_result_address[0]~7 (
// Equation(s):
// \D0|layer2_result_address[0]~7_combout  = ( !\C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & (((!\C0|current_state.load_resetSecond~q  & (!\C0|current_state.load_secondResultRAM~q  & !\C0|current_state.startOver~q ))) # 
// (\D0|layer2_result_address[0]~2_combout ))) ) ) # ( \C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & (((!\C0|current_state.load_resetSecond~q  & (!\C0|current_state.load_secondResultRAM~q  & \D0|layer2_result_address[0]~1_combout ))) # 
// (\D0|layer2_result_address[0]~2_combout ))) ) )

	.dataa(!\C0|current_state.load_resetSecond~q ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|layer2_result_address[0]~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\C0|current_state.load_outputRAM~q ),
	.dataf(!\D0|layer2_result_address[0]~2_combout ),
	.datag(!\C0|current_state.startOver~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address[0]~7 .extended_lut = "on";
defparam \D0|layer2_result_address[0]~7 .lut_mask = 64'h0080000800FF00FF;
defparam \D0|layer2_result_address[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N2
dffeas \D0|layer2_result_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer2_result_address~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\D0|layer2_result_address[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_result_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_result_address[0] .is_wysiwyg = "true";
defparam \D0|layer2_result_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N6
cyclonev_lcell_comb \D0|layer2_result_address~6 (
// Equation(s):
// \D0|layer2_result_address~6_combout  = ( \D0|layer2_result_address [1] & ( \C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & !\D0|layer2_result_address [0]) ) ) ) # ( !\D0|layer2_result_address [1] & ( 
// \C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & \D0|layer2_result_address [0]) ) ) ) # ( \D0|layer2_result_address [1] & ( !\C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & (\C0|current_state.load_outputRAM~q  & 
// (!\D0|layer2_result_address [0] & !\D0|increment~q ))) ) ) ) # ( !\D0|layer2_result_address [1] & ( !\C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & (\C0|current_state.load_outputRAM~q  & (\D0|layer2_result_address [0] & !\D0|increment~q 
// ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.load_outputRAM~q ),
	.datac(!\D0|layer2_result_address [0]),
	.datad(!\D0|increment~q ),
	.datae(!\D0|layer2_result_address [1]),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address~6 .extended_lut = "off";
defparam \D0|layer2_result_address~6 .lut_mask = 64'h0100100005055050;
defparam \D0|layer2_result_address~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N8
dffeas \D0|layer2_result_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer2_result_address~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\D0|layer2_result_address[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_result_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_result_address[1] .is_wysiwyg = "true";
defparam \D0|layer2_result_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N12
cyclonev_lcell_comb \D0|Add6~2 (
// Equation(s):
// \D0|Add6~2_combout  = !\D0|layer2_result_address [2] $ (((!\D0|layer2_result_address [0]) # (!\D0|layer2_result_address [1])))

	.dataa(!\D0|layer2_result_address [0]),
	.datab(!\D0|layer2_result_address [1]),
	.datac(!\D0|layer2_result_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~2 .extended_lut = "off";
defparam \D0|Add6~2 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \D0|Add6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N3
cyclonev_lcell_comb \D0|layer2_result_address~4 (
// Equation(s):
// \D0|layer2_result_address~4_combout  = ( \C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & \D0|Add6~2_combout ) ) ) # ( !\C0|current_state.load_secondResultRAM~q  & ( (\KEY[0]~input_o  & (\C0|current_state.load_outputRAM~q  & 
// (\D0|Add6~2_combout  & !\D0|increment~q ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.load_outputRAM~q ),
	.datac(!\D0|Add6~2_combout ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address~4 .extended_lut = "off";
defparam \D0|layer2_result_address~4 .lut_mask = 64'h0100010005050505;
defparam \D0|layer2_result_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N5
dffeas \D0|layer2_result_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer2_result_address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\D0|layer2_result_address[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_result_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_result_address[2] .is_wysiwyg = "true";
defparam \D0|layer2_result_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N57
cyclonev_lcell_comb \D0|Add6~1 (
// Equation(s):
// \D0|Add6~1_combout  = ( \D0|layer2_result_address [3] & ( (!\D0|layer2_result_address [0]) # ((!\D0|layer2_result_address [1]) # (!\D0|layer2_result_address [2])) ) ) # ( !\D0|layer2_result_address [3] & ( (\D0|layer2_result_address [0] & 
// (\D0|layer2_result_address [1] & \D0|layer2_result_address [2])) ) )

	.dataa(!\D0|layer2_result_address [0]),
	.datab(gnd),
	.datac(!\D0|layer2_result_address [1]),
	.datad(!\D0|layer2_result_address [2]),
	.datae(gnd),
	.dataf(!\D0|layer2_result_address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~1 .extended_lut = "off";
defparam \D0|Add6~1 .lut_mask = 64'h00050005FFFAFFFA;
defparam \D0|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N39
cyclonev_lcell_comb \D0|layer2_result_address~3 (
// Equation(s):
// \D0|layer2_result_address~3_combout  = ( \C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & (\D0|Add6~1_combout  & ((!\D0|increment~q ) # (\C0|current_state.load_secondResultRAM~q )))) ) ) # ( !\C0|current_state.load_outputRAM~q  & ( 
// (\C0|current_state.load_secondResultRAM~q  & (\KEY[0]~input_o  & \D0|Add6~1_combout )) ) )

	.dataa(!\C0|current_state.load_secondResultRAM~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|Add6~1_combout ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address~3 .extended_lut = "off";
defparam \D0|layer2_result_address~3 .lut_mask = 64'h0101010103010301;
defparam \D0|layer2_result_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N41
dffeas \D0|layer2_result_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer2_result_address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\D0|layer2_result_address[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_result_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_result_address[3] .is_wysiwyg = "true";
defparam \D0|layer2_result_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N54
cyclonev_lcell_comb \D0|Add6~0 (
// Equation(s):
// \D0|Add6~0_combout  = ( \D0|layer2_result_address [3] & ( !\D0|layer2_result_address [4] $ (((!\D0|layer2_result_address [0]) # ((!\D0|layer2_result_address [1]) # (!\D0|layer2_result_address [2])))) ) ) # ( !\D0|layer2_result_address [3] & ( 
// \D0|layer2_result_address [4] ) )

	.dataa(!\D0|layer2_result_address [0]),
	.datab(!\D0|layer2_result_address [1]),
	.datac(!\D0|layer2_result_address [4]),
	.datad(!\D0|layer2_result_address [2]),
	.datae(gnd),
	.dataf(!\D0|layer2_result_address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add6~0 .extended_lut = "off";
defparam \D0|Add6~0 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \D0|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y31_N36
cyclonev_lcell_comb \D0|layer2_result_address~0 (
// Equation(s):
// \D0|layer2_result_address~0_combout  = ( \C0|current_state.load_outputRAM~q  & ( (\KEY[0]~input_o  & (\D0|Add6~0_combout  & ((!\D0|increment~q ) # (\C0|current_state.load_secondResultRAM~q )))) ) ) # ( !\C0|current_state.load_outputRAM~q  & ( 
// (\C0|current_state.load_secondResultRAM~q  & (\KEY[0]~input_o  & \D0|Add6~0_combout )) ) )

	.dataa(!\C0|current_state.load_secondResultRAM~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|increment~q ),
	.datad(!\D0|Add6~0_combout ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer2_result_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer2_result_address~0 .extended_lut = "off";
defparam \D0|layer2_result_address~0 .lut_mask = 64'h0011001100310031;
defparam \D0|layer2_result_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y31_N38
dffeas \D0|layer2_result_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layer2_result_address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\D0|layer2_result_address[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer2_result_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer2_result_address[4] .is_wysiwyg = "true";
defparam \D0|layer2_result_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N15
cyclonev_lcell_comb \D0|Equal5~0 (
// Equation(s):
// \D0|Equal5~0_combout  = ( \D0|layer2_result_address [3] & ( (\D0|layer2_result_address [0] & (\D0|layer2_result_address [1] & (\D0|layer2_result_address [4] & \D0|layer2_result_address [2]))) ) )

	.dataa(!\D0|layer2_result_address [0]),
	.datab(!\D0|layer2_result_address [1]),
	.datac(!\D0|layer2_result_address [4]),
	.datad(!\D0|layer2_result_address [2]),
	.datae(gnd),
	.dataf(!\D0|layer2_result_address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal5~0 .extended_lut = "off";
defparam \D0|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \D0|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N30
cyclonev_lcell_comb \D0|completeCalculation~2 (
// Equation(s):
// \D0|completeCalculation~2_combout  = ( \D0|Equal5~0_combout  & ( (!\C0|current_state.load_secondResultRAM~q  & (((\C0|current_state.load_outputRAM~q  & !\C0|current_state.load_resetSecond~q )))) # (\C0|current_state.load_secondResultRAM~q  & 
// (\D0|Equal3~0_combout )) ) ) # ( !\D0|Equal5~0_combout  & ( (\D0|Equal3~0_combout  & \C0|current_state.load_secondResultRAM~q ) ) )

	.dataa(!\D0|Equal3~0_combout ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\C0|current_state.load_outputRAM~q ),
	.datad(!\C0|current_state.load_resetSecond~q ),
	.datae(gnd),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~2 .extended_lut = "off";
defparam \D0|completeCalculation~2 .lut_mask = 64'h111111111D111D11;
defparam \D0|completeCalculation~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N12
cyclonev_lcell_comb \D0|completeCalculation~5 (
// Equation(s):
// \D0|completeCalculation~5_combout  = ( \D0|completeCalculation~q  & ( \D0|completeCalculation~1_combout  & ( (\D0|completeCalculation~3_combout ) # (\D0|completeCalculation~4_combout ) ) ) ) # ( !\D0|completeCalculation~q  & ( 
// \D0|completeCalculation~1_combout  & ( ((\D0|maxCalculation~0_combout  & \D0|completeCalculation~2_combout )) # (\D0|completeCalculation~4_combout ) ) ) ) # ( \D0|completeCalculation~q  & ( !\D0|completeCalculation~1_combout  & ( 
// \D0|completeCalculation~4_combout  ) ) ) # ( !\D0|completeCalculation~q  & ( !\D0|completeCalculation~1_combout  & ( \D0|completeCalculation~4_combout  ) ) )

	.dataa(!\D0|completeCalculation~4_combout ),
	.datab(!\D0|completeCalculation~3_combout ),
	.datac(!\D0|maxCalculation~0_combout ),
	.datad(!\D0|completeCalculation~2_combout ),
	.datae(!\D0|completeCalculation~q ),
	.dataf(!\D0|completeCalculation~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~5 .extended_lut = "off";
defparam \D0|completeCalculation~5 .lut_mask = 64'h55555555555F7777;
defparam \D0|completeCalculation~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N14
dffeas \D0|completeCalculation (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|completeCalculation~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|completeCalculation~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|completeCalculation .is_wysiwyg = "true";
defparam \D0|completeCalculation .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N24
cyclonev_lcell_comb \D0|layerOutput_weight_address[1]~1 (
// Equation(s):
// \D0|layerOutput_weight_address[1]~1_combout  = ( \C0|current_state.startOver~q  & ( \D0|Equal5~0_combout  & ( (\C0|current_state.load_outputRAM~q  & !\D0|increment~q ) ) ) ) # ( !\C0|current_state.startOver~q  & ( \D0|Equal5~0_combout  & ( 
// (!\C0|current_state.load_outputRAM~q ) # (!\D0|increment~q ) ) ) ) # ( \C0|current_state.startOver~q  & ( !\D0|Equal5~0_combout  & ( (\C0|current_state.load_outputRAM~q  & (!\D0|increment~q  & ((!\D0|layerOutput_weight_address~0_combout ) # 
// (\D0|completeCalculation~q )))) ) ) ) # ( !\C0|current_state.startOver~q  & ( !\D0|Equal5~0_combout  & ( (!\C0|current_state.load_outputRAM~q ) # ((!\D0|increment~q  & ((!\D0|layerOutput_weight_address~0_combout ) # (\D0|completeCalculation~q )))) ) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\D0|completeCalculation~q ),
	.datac(!\D0|layerOutput_weight_address~0_combout ),
	.datad(!\D0|increment~q ),
	.datae(!\C0|current_state.startOver~q ),
	.dataf(!\D0|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_weight_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_weight_address[1]~1 .extended_lut = "off";
defparam \D0|layerOutput_weight_address[1]~1 .lut_mask = 64'hFBAA5100FFAA5500;
defparam \D0|layerOutput_weight_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N6
cyclonev_lcell_comb \D0|layerOutput_weight_address[1]~2 (
// Equation(s):
// \D0|layerOutput_weight_address[1]~2_combout  = ( \D0|resultingNumber[0]~2_combout  & ( \D0|layerOutput_weight_address[1]~1_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\D0|resultingNumber[0]~2_combout  & ( \D0|layerOutput_weight_address[1]~1_combout  & ( 
// !\KEY[0]~input_o  ) ) ) # ( \D0|resultingNumber[0]~2_combout  & ( !\D0|layerOutput_weight_address[1]~1_combout  & ( (!\D0|Equal4~1_combout ) # ((!\KEY[0]~input_o ) # ((!\C0|current_state.load_outputRAM~q ) # (!\D0|Equal4~0_combout ))) ) ) ) # ( 
// !\D0|resultingNumber[0]~2_combout  & ( !\D0|layerOutput_weight_address[1]~1_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\D0|Equal4~1_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C0|current_state.load_outputRAM~q ),
	.datad(!\D0|Equal4~0_combout ),
	.datae(!\D0|resultingNumber[0]~2_combout ),
	.dataf(!\D0|layerOutput_weight_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_weight_address[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_weight_address[1]~2 .extended_lut = "off";
defparam \D0|layerOutput_weight_address[1]~2 .lut_mask = 64'hCCCCFFFECCCCCCCC;
defparam \D0|layerOutput_weight_address[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N32
dffeas \D0|layerOutput_weight_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[0] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N54
cyclonev_lcell_comb \D0|Add5~29 (
// Equation(s):
// \D0|Add5~29_sumout  = SUM(( \D0|layerOutput_weight_address [8] ) + ( GND ) + ( \D0|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|layerOutput_weight_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add5~29 .extended_lut = "off";
defparam \D0|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y27_N56
dffeas \D0|layerOutput_weight_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~21_combout ),
	.sload(gnd),
	.ena(\D0|layerOutput_weight_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_weight_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_weight_address[8] .is_wysiwyg = "true";
defparam \D0|layerOutput_weight_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y27_N18
cyclonev_lcell_comb \D0|Equal4~1 (
// Equation(s):
// \D0|Equal4~1_combout  = ( !\D0|layerOutput_weight_address [6] & ( (\D0|layerOutput_weight_address [0] & \D0|layerOutput_weight_address [8]) ) )

	.dataa(gnd),
	.datab(!\D0|layerOutput_weight_address [0]),
	.datac(!\D0|layerOutput_weight_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|layerOutput_weight_address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal4~1 .extended_lut = "off";
defparam \D0|Equal4~1 .lut_mask = 64'h0303030300000000;
defparam \D0|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N0
cyclonev_lcell_comb \D0|done_Output~1 (
// Equation(s):
// \D0|done_Output~1_combout  = ( !\D0|done_Output~q  & ( (\C0|current_state.load_outputRAM~q  & (\D0|Equal4~1_combout  & (\D0|increment~q  & (\D0|Equal4~0_combout  & \D0|resultingNumber[0]~2_combout )))) ) ) # ( \D0|done_Output~q  & ( 
// (((!\C0|current_state.startOver~q ) # ((!\D0|resultingNumber[0]~2_combout )))) # (\C0|current_state.load_outputRAM~q ) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\D0|Equal4~1_combout ),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\D0|Equal4~0_combout ),
	.datae(!\D0|done_Output~q ),
	.dataf(!\D0|resultingNumber[0]~2_combout ),
	.datag(!\D0|increment~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Output~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Output~1 .extended_lut = "on";
defparam \D0|done_Output~1 .lut_mask = 64'h0000FFFF0001F5F5;
defparam \D0|done_Output~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N2
dffeas \D0|done_Output (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|done_Output~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|done_Output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|done_Output .is_wysiwyg = "true";
defparam \D0|done_Output .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N6
cyclonev_lcell_comb \C0|current_state~18 (
// Equation(s):
// \C0|current_state~18_combout  = (\C0|current_state.load_outputRAM~q  & (\KEY[0]~input_o  & \D0|done_Output~q ))

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|done_Output~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~18 .extended_lut = "off";
defparam \C0|current_state~18 .lut_mask = 64'h0101010101010101;
defparam \C0|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N8
dffeas \C0|current_state.load_resetOutput (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_resetOutput~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_resetOutput .is_wysiwyg = "true";
defparam \C0|current_state.load_resetOutput .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N48
cyclonev_lcell_comb \C0|Selector4~0 (
// Equation(s):
// \C0|Selector4~0_combout  = ( \C0|current_state.display_mostLikely~q  & ( \C0|current_state.load_resetOutput~q  ) ) # ( !\C0|current_state.display_mostLikely~q  & ( \C0|current_state.load_resetOutput~q  ) ) # ( \C0|current_state.display_mostLikely~q  & ( 
// !\C0|current_state.load_resetOutput~q  & ( !\D0|done_Selecting~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|done_Selecting~q ),
	.datad(gnd),
	.datae(!\C0|current_state.display_mostLikely~q ),
	.dataf(!\C0|current_state.load_resetOutput~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Selector4~0 .extended_lut = "off";
defparam \C0|Selector4~0 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \C0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N50
dffeas \C0|current_state.display_mostLikely (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.display_mostLikely~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.display_mostLikely .is_wysiwyg = "true";
defparam \C0|current_state.display_mostLikely .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \D0|done_Selecting~3 (
// Equation(s):
// \D0|done_Selecting~3_combout  = ( \C0|current_state.startOver~q  & ( (\C0|current_state.display_mostLikely~q  & (\D0|draw_Selected~q  & \D0|done_Selecting~2_combout )) ) ) # ( !\C0|current_state.startOver~q  & ( ((\C0|current_state.display_mostLikely~q  & 
// (\D0|draw_Selected~q  & \D0|done_Selecting~2_combout ))) # (\D0|done_Selecting~q ) ) )

	.dataa(!\C0|current_state.display_mostLikely~q ),
	.datab(!\D0|draw_Selected~q ),
	.datac(!\D0|done_Selecting~2_combout ),
	.datad(!\D0|done_Selecting~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Selecting~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Selecting~3 .extended_lut = "off";
defparam \D0|done_Selecting~3 .lut_mask = 64'h01FF01FF01010101;
defparam \D0|done_Selecting~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N14
dffeas \D0|done_Selecting (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|done_Selecting~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|done_Selecting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|done_Selecting .is_wysiwyg = "true";
defparam \D0|done_Selecting .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \D0|done_Drawing~0 (
// Equation(s):
// \D0|done_Drawing~0_combout  = ( \D0|done_Drawing~q  & ( \D0|Equal19~1_combout  & ( (!\C0|current_state.startOver~q ) # ((\D0|done_Selecting~1_combout  & (\C0|current_state.draw_image~q  & \D0|donePositionSet~q ))) ) ) ) # ( !\D0|done_Drawing~q  & ( 
// \D0|Equal19~1_combout  & ( (\D0|done_Selecting~1_combout  & (\C0|current_state.draw_image~q  & \D0|donePositionSet~q )) ) ) ) # ( \D0|done_Drawing~q  & ( !\D0|Equal19~1_combout  & ( !\C0|current_state.startOver~q  ) ) )

	.dataa(!\D0|done_Selecting~1_combout ),
	.datab(!\C0|current_state.startOver~q ),
	.datac(!\C0|current_state.draw_image~q ),
	.datad(!\D0|donePositionSet~q ),
	.datae(!\D0|done_Drawing~q ),
	.dataf(!\D0|Equal19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Drawing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Drawing~0 .extended_lut = "off";
defparam \D0|done_Drawing~0 .lut_mask = 64'h0000CCCC0005CCCD;
defparam \D0|done_Drawing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N20
dffeas \D0|done_Drawing (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|done_Drawing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|done_Drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|done_Drawing .is_wysiwyg = "true";
defparam \D0|done_Drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N0
cyclonev_lcell_comb \C0|Selector5~0 (
// Equation(s):
// \C0|Selector5~0_combout  = ( \C0|current_state.display_mostLikely~q  & ( ((!\D0|done_Drawing~q  & \C0|current_state.draw_image~q )) # (\D0|done_Selecting~q ) ) ) # ( !\C0|current_state.display_mostLikely~q  & ( (!\D0|done_Drawing~q  & 
// \C0|current_state.draw_image~q ) ) )

	.dataa(gnd),
	.datab(!\D0|done_Selecting~q ),
	.datac(!\D0|done_Drawing~q ),
	.datad(!\C0|current_state.draw_image~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.display_mostLikely~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Selector5~0 .extended_lut = "off";
defparam \C0|Selector5~0 .lut_mask = 64'h00F000F033F333F3;
defparam \C0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N2
dffeas \C0|current_state.draw_image (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.draw_image~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.draw_image .is_wysiwyg = "true";
defparam \C0|current_state.draw_image .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N57
cyclonev_lcell_comb \C0|current_state~20 (
// Equation(s):
// \C0|current_state~20_combout  = ( \KEY[0]~input_o  & ( (\C0|current_state.draw_image~q  & \D0|done_Drawing~q ) ) )

	.dataa(!\C0|current_state.draw_image~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|done_Drawing~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~20 .extended_lut = "off";
defparam \C0|current_state~20 .lut_mask = 64'h0000005500000055;
defparam \C0|current_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N59
dffeas \C0|current_state.startOver (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.startOver~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.startOver .is_wysiwyg = "true";
defparam \C0|current_state.startOver .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N42
cyclonev_lcell_comb \D0|layer1_weight_address~0 (
// Equation(s):
// \D0|layer1_weight_address~0_combout  = ( \D0|Equal1~0_combout  & ( !\D0|maxCalculation_wait~q  & ( (!\D0|increment_address~q  & (!\D0|maxCalculation~q  & (!\D0|completeCalculation~q  & !\D0|Equal1~1_combout ))) ) ) ) # ( !\D0|Equal1~0_combout  & ( 
// !\D0|maxCalculation_wait~q  & ( (!\D0|increment_address~q  & (!\D0|maxCalculation~q  & !\D0|completeCalculation~q )) ) ) )

	.dataa(!\D0|increment_address~q ),
	.datab(!\D0|maxCalculation~q ),
	.datac(!\D0|completeCalculation~q ),
	.datad(!\D0|Equal1~1_combout ),
	.datae(!\D0|Equal1~0_combout ),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_weight_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_weight_address~0 .extended_lut = "off";
defparam \D0|layer1_weight_address~0 .lut_mask = 64'h8080800000000000;
defparam \D0|layer1_weight_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N54
cyclonev_lcell_comb \D0|layer1_weight_address[2]~1 (
// Equation(s):
// \D0|layer1_weight_address[2]~1_combout  = ( \D0|increment~q  & ( \D0|Equal0~3_combout  & ( (!\KEY[0]~input_o ) # ((\C0|current_state.startOver~q  & !\C0|current_state.load_firstResultRAM~q )) ) ) ) # ( !\D0|increment~q  & ( \D0|Equal0~3_combout  & ( 
// (!\KEY[0]~input_o ) # ((\C0|current_state.startOver~q  & !\C0|current_state.load_firstResultRAM~q )) ) ) ) # ( \D0|increment~q  & ( !\D0|Equal0~3_combout  & ( ((!\KEY[0]~input_o ) # (\C0|current_state.load_firstResultRAM~q )) # 
// (\C0|current_state.startOver~q ) ) ) ) # ( !\D0|increment~q  & ( !\D0|Equal0~3_combout  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.load_firstResultRAM~q  & (\C0|current_state.startOver~q )) # (\C0|current_state.load_firstResultRAM~q  & 
// ((\D0|layer1_weight_address~0_combout )))) ) ) )

	.dataa(!\C0|current_state.startOver~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\C0|current_state.load_firstResultRAM~q ),
	.datad(!\D0|layer1_weight_address~0_combout ),
	.datae(!\D0|increment~q ),
	.dataf(!\D0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_weight_address[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_weight_address[2]~1 .extended_lut = "off";
defparam \D0|layer1_weight_address[2]~1 .lut_mask = 64'hDCDFDFDFDCDCDCDC;
defparam \D0|layer1_weight_address[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N2
dffeas \D0|layer1_weight_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[0] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N3
cyclonev_lcell_comb \D0|Add0~21 (
// Equation(s):
// \D0|Add0~21_sumout  = SUM(( \D0|layer1_weight_address [1] ) + ( GND ) + ( \D0|Add0~26  ))
// \D0|Add0~22  = CARRY(( \D0|layer1_weight_address [1] ) + ( GND ) + ( \D0|Add0~26  ))

	.dataa(!\D0|layer1_weight_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~21_sumout ),
	.cout(\D0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~21 .extended_lut = "off";
defparam \D0|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N5
dffeas \D0|layer1_weight_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[1] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N6
cyclonev_lcell_comb \D0|Add0~17 (
// Equation(s):
// \D0|Add0~17_sumout  = SUM(( \D0|layer1_weight_address [2] ) + ( GND ) + ( \D0|Add0~22  ))
// \D0|Add0~18  = CARRY(( \D0|layer1_weight_address [2] ) + ( GND ) + ( \D0|Add0~22  ))

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~17_sumout ),
	.cout(\D0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~17 .extended_lut = "off";
defparam \D0|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N8
dffeas \D0|layer1_weight_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[2] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N9
cyclonev_lcell_comb \D0|Add0~61 (
// Equation(s):
// \D0|Add0~61_sumout  = SUM(( \D0|layer1_weight_address [3] ) + ( GND ) + ( \D0|Add0~18  ))
// \D0|Add0~62  = CARRY(( \D0|layer1_weight_address [3] ) + ( GND ) + ( \D0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~61_sumout ),
	.cout(\D0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~61 .extended_lut = "off";
defparam \D0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \D0|layer1_weight_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[3] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N12
cyclonev_lcell_comb \D0|Add0~57 (
// Equation(s):
// \D0|Add0~57_sumout  = SUM(( \D0|layer1_weight_address [4] ) + ( GND ) + ( \D0|Add0~62  ))
// \D0|Add0~58  = CARRY(( \D0|layer1_weight_address [4] ) + ( GND ) + ( \D0|Add0~62  ))

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~57_sumout ),
	.cout(\D0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~57 .extended_lut = "off";
defparam \D0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N14
dffeas \D0|layer1_weight_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[4] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N15
cyclonev_lcell_comb \D0|Add0~53 (
// Equation(s):
// \D0|Add0~53_sumout  = SUM(( \D0|layer1_weight_address [5] ) + ( GND ) + ( \D0|Add0~58  ))
// \D0|Add0~54  = CARRY(( \D0|layer1_weight_address [5] ) + ( GND ) + ( \D0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~53_sumout ),
	.cout(\D0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~53 .extended_lut = "off";
defparam \D0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N17
dffeas \D0|layer1_weight_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[5] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N18
cyclonev_lcell_comb \D0|Add0~49 (
// Equation(s):
// \D0|Add0~49_sumout  = SUM(( \D0|layer1_weight_address [6] ) + ( GND ) + ( \D0|Add0~54  ))
// \D0|Add0~50  = CARRY(( \D0|layer1_weight_address [6] ) + ( GND ) + ( \D0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~49_sumout ),
	.cout(\D0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~49 .extended_lut = "off";
defparam \D0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N20
dffeas \D0|layer1_weight_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[6] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N21
cyclonev_lcell_comb \D0|Add0~1 (
// Equation(s):
// \D0|Add0~1_sumout  = SUM(( \D0|layer1_weight_address [7] ) + ( GND ) + ( \D0|Add0~50  ))
// \D0|Add0~2  = CARRY(( \D0|layer1_weight_address [7] ) + ( GND ) + ( \D0|Add0~50  ))

	.dataa(!\D0|layer1_weight_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~1_sumout ),
	.cout(\D0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~1 .extended_lut = "off";
defparam \D0|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \D0|layer1_weight_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[7] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N24
cyclonev_lcell_comb \D0|Add0~45 (
// Equation(s):
// \D0|Add0~45_sumout  = SUM(( \D0|layer1_weight_address [8] ) + ( GND ) + ( \D0|Add0~2  ))
// \D0|Add0~46  = CARRY(( \D0|layer1_weight_address [8] ) + ( GND ) + ( \D0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~45_sumout ),
	.cout(\D0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~45 .extended_lut = "off";
defparam \D0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N26
dffeas \D0|layer1_weight_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[8] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N27
cyclonev_lcell_comb \D0|Add0~29 (
// Equation(s):
// \D0|Add0~29_sumout  = SUM(( \D0|layer1_weight_address [9] ) + ( GND ) + ( \D0|Add0~46  ))
// \D0|Add0~30  = CARRY(( \D0|layer1_weight_address [9] ) + ( GND ) + ( \D0|Add0~46  ))

	.dataa(!\D0|layer1_weight_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~29_sumout ),
	.cout(\D0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~29 .extended_lut = "off";
defparam \D0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \D0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \D0|layer1_weight_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[9] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N30
cyclonev_lcell_comb \D0|Add0~33 (
// Equation(s):
// \D0|Add0~33_sumout  = SUM(( \D0|layer1_weight_address [10] ) + ( GND ) + ( \D0|Add0~30  ))
// \D0|Add0~34  = CARRY(( \D0|layer1_weight_address [10] ) + ( GND ) + ( \D0|Add0~30  ))

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add0~33_sumout ),
	.cout(\D0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add0~33 .extended_lut = "off";
defparam \D0|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \D0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N32
dffeas \D0|layer1_weight_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[10] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N35
dffeas \D0|layer1_weight_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|current_state~22_combout ),
	.sload(gnd),
	.ena(\D0|layer1_weight_address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layer1_weight_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layer1_weight_address[11] .is_wysiwyg = "true";
defparam \D0|layer1_weight_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N3
cyclonev_lcell_comb \D0|Equal0~1 (
// Equation(s):
// \D0|Equal0~1_combout  = ( \D0|layer1_weight_address [1] & ( \D0|layer1_weight_address [9] & ( (!\D0|layer1_weight_address [11] & (!\D0|layer1_weight_address [10] & (\D0|layer1_weight_address [2] & \D0|layer1_weight_address [0]))) ) ) )

	.dataa(!\D0|layer1_weight_address [11]),
	.datab(!\D0|layer1_weight_address [10]),
	.datac(!\D0|layer1_weight_address [2]),
	.datad(!\D0|layer1_weight_address [0]),
	.datae(!\D0|layer1_weight_address [1]),
	.dataf(!\D0|layer1_weight_address [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~1 .extended_lut = "off";
defparam \D0|Equal0~1 .lut_mask = 64'h0000000000000008;
defparam \D0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
cyclonev_lcell_comb \D0|Equal0~3 (
// Equation(s):
// \D0|Equal0~3_combout  = ( \D0|layer1_weight_address [7] & ( (\D0|Equal0~1_combout  & (\D0|Equal0~0_combout  & \D0|Equal0~2_combout )) ) )

	.dataa(!\D0|Equal0~1_combout ),
	.datab(!\D0|Equal0~0_combout ),
	.datac(!\D0|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Equal0~3 .extended_lut = "off";
defparam \D0|Equal0~3 .lut_mask = 64'h0000010100000101;
defparam \D0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N51
cyclonev_lcell_comb \D0|done_First~0 (
// Equation(s):
// \D0|done_First~0_combout  = ( \C0|current_state.startOver~q  & ( (\C0|current_state.load_firstResultRAM~q  & (\D0|Equal0~3_combout  & \D0|increment~q )) ) ) # ( !\C0|current_state.startOver~q  & ( ((\C0|current_state.load_firstResultRAM~q  & 
// (\D0|Equal0~3_combout  & \D0|increment~q ))) # (\D0|done_First~q ) ) )

	.dataa(!\D0|done_First~q ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\D0|Equal0~3_combout ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_First~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_First~0 .extended_lut = "off";
defparam \D0|done_First~0 .lut_mask = 64'h5557555700030003;
defparam \D0|done_First~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N53
dffeas \D0|done_First (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|done_First~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|done_First~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|done_First .is_wysiwyg = "true";
defparam \D0|done_First .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N48
cyclonev_lcell_comb \C0|Selector1~0 (
// Equation(s):
// \C0|Selector1~0_combout  = ( \go~q  & ( (!\C0|current_state.load_imageRAM~q ) # ((!\D0|done_First~q  & \C0|current_state.load_firstResultRAM~q )) ) ) # ( !\go~q  & ( (!\D0|done_First~q  & (((!\C0|current_state.load_imageRAM~q  & !\KEY[2]~input_o )) # 
// (\C0|current_state.load_firstResultRAM~q ))) # (\D0|done_First~q  & (((!\C0|current_state.load_imageRAM~q  & !\KEY[2]~input_o )))) ) )

	.dataa(!\D0|done_First~q ),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\C0|current_state.load_imageRAM~q ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\go~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Selector1~0 .extended_lut = "off";
defparam \C0|Selector1~0 .lut_mask = 64'hF222F222F2F2F2F2;
defparam \C0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N50
dffeas \C0|current_state.load_firstResultRAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_firstResultRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_firstResultRAM .is_wysiwyg = "true";
defparam \C0|current_state.load_firstResultRAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N51
cyclonev_lcell_comb \C0|current_state~16 (
// Equation(s):
// \C0|current_state~16_combout  = ( \C0|current_state.load_firstResultRAM~q  & ( \D0|done_First~q  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\C0|current_state.load_firstResultRAM~q ),
	.dataf(!\D0|done_First~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~16 .extended_lut = "off";
defparam \C0|current_state~16 .lut_mask = 64'h0000000000005555;
defparam \C0|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N53
dffeas \C0|current_state.load_resetFirst (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_resetFirst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_resetFirst .is_wysiwyg = "true";
defparam \C0|current_state.load_resetFirst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N54
cyclonev_lcell_comb \D0|done_Second~1 (
// Equation(s):
// \D0|done_Second~1_combout  = ( \D0|done_Second~0_combout  & ( (!\D0|completeCalculation~1_combout  & ((\D0|done_Second~q ))) # (\D0|completeCalculation~1_combout  & (\C0|current_state.load_secondResultRAM~q )) ) ) # ( !\D0|done_Second~0_combout  & ( 
// (\D0|done_Second~q  & ((!\C0|current_state.startOver~q ) # ((!\D0|completeCalculation~1_combout ) # (\C0|current_state.load_secondResultRAM~q )))) ) )

	.dataa(!\C0|current_state.startOver~q ),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|completeCalculation~1_combout ),
	.datad(!\D0|done_Second~q ),
	.datae(gnd),
	.dataf(!\D0|done_Second~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Second~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Second~1 .extended_lut = "off";
defparam \D0|done_Second~1 .lut_mask = 64'h00FB00FB03F303F3;
defparam \D0|done_Second~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y33_N56
dffeas \D0|done_Second (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|done_Second~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|done_Second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|done_Second .is_wysiwyg = "true";
defparam \D0|done_Second .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N39
cyclonev_lcell_comb \C0|Selector2~0 (
// Equation(s):
// \C0|Selector2~0_combout  = ( \C0|current_state.load_secondResultRAM~q  & ( \D0|done_Second~q  & ( \C0|current_state.load_resetFirst~q  ) ) ) # ( !\C0|current_state.load_secondResultRAM~q  & ( \D0|done_Second~q  & ( \C0|current_state.load_resetFirst~q  ) ) 
// ) # ( \C0|current_state.load_secondResultRAM~q  & ( !\D0|done_Second~q  ) ) # ( !\C0|current_state.load_secondResultRAM~q  & ( !\D0|done_Second~q  & ( \C0|current_state.load_resetFirst~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.load_resetFirst~q ),
	.datad(gnd),
	.datae(!\C0|current_state.load_secondResultRAM~q ),
	.dataf(!\D0|done_Second~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Selector2~0 .extended_lut = "off";
defparam \C0|Selector2~0 .lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam \C0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y33_N41
dffeas \C0|current_state.load_secondResultRAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_secondResultRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_secondResultRAM .is_wysiwyg = "true";
defparam \C0|current_state.load_secondResultRAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N9
cyclonev_lcell_comb \C0|current_state~17 (
// Equation(s):
// \C0|current_state~17_combout  = ( \KEY[0]~input_o  & ( \D0|done_Second~q  & ( \C0|current_state.load_secondResultRAM~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|done_Second~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|current_state~17 .extended_lut = "off";
defparam \C0|current_state~17 .lut_mask = 64'h0000000000000F0F;
defparam \C0|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y33_N11
dffeas \C0|current_state.load_resetSecond (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|current_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_resetSecond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_resetSecond .is_wysiwyg = "true";
defparam \C0|current_state.load_resetSecond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N21
cyclonev_lcell_comb \C0|Selector3~0 (
// Equation(s):
// \C0|Selector3~0_combout  = ( \C0|current_state.load_outputRAM~q  & ( (!\D0|done_Output~q ) # (\C0|current_state.load_resetSecond~q ) ) ) # ( !\C0|current_state.load_outputRAM~q  & ( \C0|current_state.load_resetSecond~q  ) )

	.dataa(!\C0|current_state.load_resetSecond~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|done_Output~q ),
	.datae(!\C0|current_state.load_outputRAM~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|Selector3~0 .extended_lut = "off";
defparam \C0|Selector3~0 .lut_mask = 64'h5555FF555555FF55;
defparam \C0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \C0|current_state.load_outputRAM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\C0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.load_outputRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.load_outputRAM .is_wysiwyg = "true";
defparam \C0|current_state.load_outputRAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N39
cyclonev_lcell_comb \D0|layerOutput_result_address~5 (
// Equation(s):
// \D0|layerOutput_result_address~5_combout  = ( \C0|current_state.display_mostLikely~q  & ( (\KEY[0]~input_o  & !\D0|layerOutput_result_address [0]) ) ) # ( !\C0|current_state.display_mostLikely~q  & ( (\C0|current_state.load_outputRAM~q  & (\KEY[0]~input_o 
//  & !\D0|layerOutput_result_address [0])) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D0|layerOutput_result_address [0]),
	.datae(gnd),
	.dataf(!\C0|current_state.display_mostLikely~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address~5 .extended_lut = "off";
defparam \D0|layerOutput_result_address~5 .lut_mask = 64'h050005000F000F00;
defparam \D0|layerOutput_result_address~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N41
dffeas \D0|layerOutput_result_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layerOutput_result_address~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layerOutput_result_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_result_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_result_address[0] .is_wysiwyg = "true";
defparam \D0|layerOutput_result_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N12
cyclonev_lcell_comb \D0|layerOutput_result_address~0 (
// Equation(s):
// \D0|layerOutput_result_address~0_combout  = ( \D0|layerOutput_result_address [2] & ( \KEY[0]~input_o  & ( (!\D0|layerOutput_result_address [0] & (((\C0|current_state.load_outputRAM~q )) # (\C0|current_state.display_mostLikely~q ))) # 
// (\D0|layerOutput_result_address [0] & (!\D0|layerOutput_result_address [1] & ((\C0|current_state.load_outputRAM~q ) # (\C0|current_state.display_mostLikely~q )))) ) ) ) # ( !\D0|layerOutput_result_address [2] & ( \KEY[0]~input_o  & ( 
// (\D0|layerOutput_result_address [0] & (\D0|layerOutput_result_address [1] & ((\C0|current_state.load_outputRAM~q ) # (\C0|current_state.display_mostLikely~q )))) ) ) )

	.dataa(!\D0|layerOutput_result_address [0]),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\D0|layerOutput_result_address [1]),
	.datad(!\C0|current_state.load_outputRAM~q ),
	.datae(!\D0|layerOutput_result_address [2]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layerOutput_result_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layerOutput_result_address~0 .extended_lut = "off";
defparam \D0|layerOutput_result_address~0 .lut_mask = 64'h00000000010532FA;
defparam \D0|layerOutput_result_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N14
dffeas \D0|layerOutput_result_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|layerOutput_result_address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D0|layerOutput_result_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|layerOutput_result_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|layerOutput_result_address[2] .is_wysiwyg = "true";
defparam \D0|layerOutput_result_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N27
cyclonev_lcell_comb \D0|currentMaxVal[5]~0 (
// Equation(s):
// \D0|currentMaxVal[5]~0_combout  = (!\KEY[0]~input_o ) # (!\C0|current_state.display_mostLikely~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|currentMaxVal[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|currentMaxVal[5]~0 .extended_lut = "off";
defparam \D0|currentMaxVal[5]~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \D0|currentMaxVal[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\D0|layerOutput_weight_address [8],\D0|layerOutput_weight_address [7],\D0|layerOutput_weight_address [6],\D0|layerOutput_weight_address [5],\D0|layerOutput_weight_address [4],\D0|layerOutput_weight_address [3],\D0|layerOutput_weight_address [2],\D0|layerOutput_weight_address [1],
\D0|layerOutput_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 320;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002513FA305F4FBD08267EDB40FF24AF11B8020BC184C60F562F29D4036B91C13";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FF3FE6EDF8BFC7E0FD1A118714ECEC80A80118163052E40C08CFD470EFF99F24F406072FA3A2FDE0102DBB0C1E7FC11E08385FADAFF43CA08B3C0D860FFB6D0491EED07B14672F7532F922BF708F017EDF96E0019881F816FC0D8F22D701B90044B2F93D8E96E7041FAF21DA0749208B45F5982FBF50182AFF77F71361AEF90603FA9F728EF6831E7EA3F14E40229903764FE013F32491097AFC2F003B2B0A24E21134F24320B6D8FD0BDF78CF1885FF9FF909AADF6E93F209EF91F3F3CFBF9621F860C1EBAFF664904651F619F03650F686CFFAE613F56F0E180D4C906EA5EEB21FFA78FE70510DEFF8F930BB8EE70AAF9A460ADC2F61481B2BD09111FB7950";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "D983F2B290DC54F5BCEFA813FD92B107C206E2EF17960E20FFA48B043BAE977A09D99FD4F6FA496140FC2BDE701E17FD055F88B501636F6EE4EB550FBC8D197AFF296200F13E3EF409E84FE7B7F6CA7FF7B5EC1AB0A636F17BD06ADDF5563F7AE8FCFB40698DF3400093E2F42200014C08201029B8F7960F4E6AF44A406012EC8FFFEAAB0E15E0B548FFBC211FD2F484FF7C7EE95B1FDC1BF463C1DCD9F8A95FDB8FFBD12F407F0B29DF94A81D32A097FBF44EC0BA9609EB1F7AB1F545718D7E0533FE5D88054301121F0345109DCD052C4F024803399F146E242D1F5B961876E118DDFDDD908208F528DFC9210248BF31BBF303EFCB4707DF7F5C93F7AD4F5E";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "DBEE3D3EEA5CF670D03DF303CA7F685EED4520B413F3A46ED3ACF67E3F6217238CDEDFC3E7FE20BECA0EF0B07240FD962F5E77164310CF3D1103C01091F6792FF9BCF3634F3D28FECC004AAFF8C09F8BAF0704D06B63EFE8F00127FB0981318809EFB1B72FF8610084C7F22A4064650D0B008A4DED20509335F18840B883EA8A41F39DEC659FFAABFBFA5F27CCF3264FD49EF815102A63F74840A8E10A2BEFA6D203F5DEEA5B0D9CC0C5B9FD580FEE1E0813AF69740E7D7047DEF6B0D07CD7F197E19DA4F7F4BF7754F8E78FF3E3F2836F4D93174600B1DEF3799FE8EA09531087FC06C3BFE920FEB1F012C3F5BBB06DB0131940379DF3AC60049BFB85EEC9D5";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "C1F8B2509CFBF2FE02985C6C488D42B51491BCE120B7967E7533C8B21BE8A5717CCCF2D9AB6A9BFF0B261D62572ECFBD09559534513856632FC1E460FC7845664635B2EA8836D18C1992B47C43C060FD44F850748D6BE014E3B21D9FF5C14FB410B507C5C1ACFE64C08E9FD24972F695123CE3F8F789070C8A6AE4BA84589C3097394749C1F4D7E2DA5F2805453BAB450B40748987095B8034E53307BB8D66D0A29063900B023C6757399435674AD5DB052FA02C6A8578D36F42F6717CA0FDB9E968EB15B0C3D82EDF8984ABC830B7373511469AD5E66E16E8FAB5821131DB39B5223439A894E99D00AB8AA506E0A97E06F20668B15D29754444E510C24F6EB5";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "C39437832830ACFDE1039DA1DBB9714C86830180966A13CA0EB14169E9290AD7DDDCCE1DCADCC77AABE5C3E86B3E8A8DDA2D8BB9E43C8640DE987583154AB031DABD1C64CE8C1E178E0EB653D82DBCDD7911939D97B27B1F6998488CB455A192AADDC427AB8EBFAA869980FC97B5B7EC5BC7C40E66ED2A98690565112B592561350BCBD16BC2DB2E2CAA50E397D087EEAD60EFC9AFF5675470480C1E418ED11CB4E3B22BEA72086B32B6A156D0475B57B848243DEBD04C5C2B4B0BC0E6D3D8FB4D64F274D040B54906C825724D1B455704027B50881B82FE2A71B401A15E933ED9B7EA60E7375C5D5F15E456B53D62093E393B62140DE653ABAF60AF6B0A0CD3";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "AF1C4885D300BB3920DA960BAEFDB7D9CE987D6BD42369E81EDF60D029B0269E0BE1E3A016676332E7E264B42373B7EE29CD64FC1118058CC27343E12554F824B4FF2ED9469A2DCE869AEB033CCE23BA03A8EA5F5FD3AEB0708646B12FC212E1441CBB7CEAEF0B67C0C8EB7FECBD75FFB9312667B112AB603C2EAD99329AD8836D6F486A43612E001615BCE1CD9F9F8B1780645B9ECB508DC721DF9588C22AE4A8810A830FC53162A12B7C71B3A1008F1375B90E3516CCF514AAF7C010FAD5F63005CF717E6131E459E75BEF37874E93F6C802BF80E70230F15C5B3EE6978D48336793711853EAEA84A2A8C9FB81B3AF9DCD995CAD16146EE7F8C92A33551E2F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "E3A52299E90137AEA4F696EFCFCB2F3AF409BA7F66B20568B789C5250542AD6830EFC019E17933D60E2D0A3FA617D8D8409C1B993777546378CFB9C009D9FA6BECC5C6E5349F110B3A7566FA5D5C147A7097CE856CD2AB41BD8465FB1C16D3664489BAA5A7168FC28203FB1DDB2E14E1D51631C60326BD7F9B92DD44C290C76497C19DB3C4553FE38DD3B5F4BF9BA3C5323DD7DFC9C4C94A023DAFE9FAE28F908A1678762A23F6CDB72D580B6D31BE7D613D820CFBFD43238F4D894C79A9FCB130DB8C1146F4E079C97B0C729FA7F240772D01DE103B35B869F8EE65B276A605466B342DA36F12174C158DF87B028A6F5EDE6993E8C7C6A2A8E190FA8F18F0B6";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "A1AED47A252A1C93FE125B912B667B592644E755DFC6FD364208E103B122CE33CDE27711FB3CBB0A27684E038123907BBC35F4426F5BA339137496028B4AEDCBD0B12394E24A9AD52B0B6E7170A7B1C0EF1568F4D222B4A2E589EE7EAA1590D444F3BCFD95FEC3DC2A6A8D7630AC07C51A459ED1D52FB3A32C3B38B5B656DCB1A1DCA0A9295E81C8AAB5E72E511C8EDBB25AFC81CF3F1173DAC6115544D3B40228B4CE065CB8EAE30832977AD06D24EB1B322656B265BF94ADA814E0A911D2DC90F0BFA1B8ED21AD51DF87018CC66E24E6E71E63B09F3D3241CA6BC7B1CA4D5FDBB3314C37E1FC7C43482743B93E87792049AC23DE6CFC335E715623C9C39262";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "EEA686D96004D112DAEAC6281A5CFFADC3D85CD08FB8770C4A40AC1777D311442E36E3821CE109774451B0DD99487E23CE6716BF3A6E7CD72DE04BF55CB1F297105C143AAEA769E3E442CE628D5A5BDD7C20366F89F7223957A87488FFF0F843EEB203C5364DE97FF3B72B9DB1A64E84B042B398CE78D94ABADCB663C04422C083D3DC1299D7469DB770F7F1E7BE4EDA1DB3EC436034E43B5AE23DC6DEF0A1A220D1A9A4DEE7E78EB5DFBD82FD492851F4F20649FDD815587490F328B65E453104AE719906CA074030562B7D90E00255C4E483DEE846F6FF6183E65859790A72E7D36D81777E6F276F78768E735606287D5332A0872421F1CE9B7C0EFDC02867";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "93B8A9A46CBCA4E8A8F8B7D93DB0384CAB52196CEADD525ACFEB33DB5946587DE67678C7B4C18404E36FF7FE562E5AC02076ED1BCB0E7621108848DD2C2F6049E8EB571F0203B7156587F7497FA41597A7E1B3AC578E62DE076802A9E797CE3A15760424D019E1548ADDD7ACCBE67DB1972739C115DA1BA4612884A34DDD5A25BDCF1F7059B95310B40EC2E965AEFB8E05190AECD017EF282B39A46AB83E9FC3BB5D0CFB0AB5501049D97CFB0C917804B8D479B7333FF67D0A0154ECFA1DF369A5334F0DC8883CC8D010538FFC3355B2C6E9B19D43C4EA5151852ACB28F9FE16D0A570F2874FF6D0710432575D1EED66FEA2184D27006D80893CB0DD6BBBE489";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "D49333A6E28413C92AADA35A6E9519AC68447E9118A74E30E932106AEA237AC626CC434BBED06C12B33151FD80687EA8306AEB05128EB42BE16679D8B5B4D0929608141D660F82E7F3D63A7D0C5DB1F934D1CB02645F59C12DB7A850E97A7CDEFC4A75186C8E21FB9B81562D53DC2CC963204D25B0DF59A548D16419BEEB5A8B1FE6EE951C4E9D197EA191DAC9706CE2021116A8D31128CA7106FB9AE36848B762DC8863B8221843BEE5AAEF69A9E6982EFA0938EA7434F74C5AD029F3F335A8E79A53B9BFF3E3DA1A75D63199611B3C8B4B12489075429D6713DD5AAD95A45D0F458A107D3B69A12AC5D9E5551BDBD778451718FF66EFE75004466067D1366B";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "48381165FEED98D71480C76D6997D6781447F4679C2C326215897B9C1D2B6377A5FF31580B62491F0319E63599E24F3602C06AD874C7AB487DDA43AB776B8B1A492489AED7120A45E4DFE3C538916272AD98B987875E44DA4202E9A998A109D44F5EA3E0C3F731A4BFA4E4B40591E8917C76B64A4D315670608155FB1672A6CC1894743813CAC70FD04BCFDA9348D98DEC70CA7B83CDA5C2301EFC5E0A6FCA945D7892EF9EA3B4E70CAE10E7AB72230365172670797DC79EF9BA10B9DF49B931663D2A23C94320BC64F6D2626D156BAE057B8EEE96E067B95451041723D540D8D6EDE8D06CC4FC335F558D99585A28E663AFFCAECCA4502C1BB094E8F0F4BE4A";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "42D5D9CFF40272CA80173127914BBA4162B50FD10501929C7E3F0E6A9216A457C74893BEF6FA74BD26F353213BEB33BE390F43D63567F6859E27A20C24BF79C76952561C50FF79D8A02A50C73A4028C50A3D4ACB048A827BB97606E5FFA77EA61D38DFF465DBE93127874DC4E52BC6323F7801BFCB6AC2B9FD209641C7E5DABE557BFD7448739D094D957CDF9DEEC9A82465A39B327045DC9257C84EA01AF6D4C0C22AC881E618CD31FBA98F29E163DB86F73B2DC3FF16A333F2FF1F7062C98232C8CD1AACD202046C4A7338B354BF418A858EA00DA7C03C71D0B9305284871E3B890033CB529DDF9E285B73F4F627353AADEF25B7A6A0C8CF71FF83DF700195";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .mem_init4 = "FC404ECE1310512ED77785556E5D6950E6A0F972A07A3B342957D54061DA38C36D321C343A4E961D3F370C1A8EAC0FCBDC0257D64C5D66364B795FD7DA61B9AC27D563883AE2FE2151A7CCBF400B214850C5DEC12AA88910689824E775DAF6551F8DBE9EB455854A083075520D02BEA699F7F26BBC5A4BB5B5EA223653C9BF12DA220376652032339DC1BD2B3C86AAFE3F121EC84D1E45E38355459D6F65F93EE141616075E57DDCB6E52552BFA1DCAFBBF92BCA0E4E60FB2387A77D86F95B9D673A5E3A91C24062710B95A855A714655C1B72428FFF83F19C9C3A2632C7034427AC430C281BD4311C9B89B501B99FE0E92DF0FDF54CAE7B206A2ABF7A59462E";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "6F43D455C4A8710EE5C3C9A7D4B554925638C07AFAE24D48BD4092EEFA884ABE1558154CA4909B70014523E4456B452EDA2AFC384EF711981B67EC67E26B28B364E2D1A797FF31B7349250F8640B852ADDBE241809DB4688F5B02CA23175F1A54ED903E36CD756D1EBD664B7BC6302EE62E64D40C233881D54988653324D371EF591407580E2B64335378B091C51D4442D951B76E5C9D71A02D96487199CD109B5E881A0AA1AF2441DA981606B7185D852EF4E91783E08510F5E3D60549890A0E5A5C55A68670DDFB84D57D163B8BCDC0DD599A68755C882BC04053DD7D8B45E8D68ABB4C9F5691D512FF61AB81DB49809899BA59DF19A2B309CEA955AB450BD";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "F332C8B1E07B9EF37194D2FA3E278C4C866E92B11CCB282E98BC6E6F63051693F48AABF7715CDC8D0BAC2BFDF406EA25FB667AE07840D0D5AB80B9AF4B8D27D35328C409FC6C2E2D532D4D6FFE67349F6E48DC929E3C9E6DC63B1F0615BD3E81D0A098211408CE99CE73362210D54A78CB76A3930EC638DBA07D37D79EEC33C0FB9C74E0ABF05ACEF55C8DEEB2C754C5E6559EEA624FC3F8179C502362CAEB02E0843BAE804ACC48F28CD6C8D2E22250A23DD97C1EBD834D7642BE8479484931D5689C42F805002E36AFF0A4C46EB2751F21118F1044545F193205B3B36453B203434A849A49B399E02B9D2F64580A6C65922795698417694FBB44EC4012CBF8";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "4DD715F5F07B8C38C49981E6DE67E370C2AB6227646EAE80C1F75CF250D0A8AFC52C5153FC26707B6F9A78BC7E23E1D560CF32B5AC91F53E0D3B0C0C99A54F2905FE30C8D7EC0570C43C47763E0AEDD1563545D89072BF49C4B36504B30E5562291F44374831CE8C7C56FB50159F931B7BED016BC10B6A097BEFDEC2A15DB33633C2A4D39B683BB516EECB271D7376E5AF798447821A80B9B7C766A6F4E9894325081A1D401D8D09324852DF2BB626FCB1053AC702EE41F9F7CAC273E562B60DABDCD5353194510A223DFA7E26D07E90FCB2E82E3D40A29A053E5F48B25A0BC400E8425658A94ECF95D0C091259DD48E4009D626A4F209D100E620CDA58DCFDF";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "13CD978F75726EA6A1BD6F20E9D460AFFE509DADF0F05571E5D4A71E6609BC367CB28152FB2D1ABF5EFF208E920CABDFAD53FB130D7082C3E60D4BB13F7CC9F088203995830177636CAA9DEFA5CBD8B3FB69C31CAB007C3A671B3CC751A9904B62627C055B1C5BB0E80D5F06E1182ADD4FC6BAE13AEEB58E08A64B92C742E18784FDF71CB6ABB3BB099FC8ABC199462B269B982EB6CA82C2D76640A5E0944C0253EBA1EA379346F6F9BA4E57B60DC3F2B57FCA71AE9A45B01A353141F88E933FEC01AD232C63EB895D0626F448C1B72096C35303F5648A28653303F855F2124940B968E715DEE1191D9CA488CDB6E09DF3E93B5064B6F1A1D9F40DBF2E9D176C";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .mem_init4 = "FFC3FF03FFFFC1FF7FE007C00F83FF0041F0FC00FFC1FF8020FFC00083FFF8000FFFFFF83FF07FE000000F781F07FE1FFC1FFF81FFFC20FF81FF83E0F043F08421003DF07FE007FFE003FF07800F8020F841EFF820007FF083FF003FF0FFFF0FFFE07800FFFFFF801FF83FF0FC1FF801FF83DFF87E0FFFE0F03E0003FF07C1E003E00FC1FF843E07FE000000F80000781E0803FF8400F8020F7C1F00400F841FF843FF00400FC1EF001F07C210841E07C3EF83FF07FDF0FFBF0801FF87DEF0421F8000007E1F83FFFFFFF07C1F003FF0000007FFFFFFE007FFF003FF07FE007C3FFFFFF003E007C1F07C00003FF07FC107FC107C1F080210043FF043FFF800FF";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "BE0F87DF003FF003E1FF83E00020003FFFFC3F07BC008020F80200FBE0FFC01F84000FFE00001F0001E07820003FF003E0007C10FC1F003FFF001FF83FFFFBE1F07DEF83DF07FDEFF7E007FE000400003E107C1E083E0FFC1FFFFE0083E0003E1003E0F00000801FFFC1F08000003E0F83E1007FF07C000040107C1FF87FF00000F87E007C3FFFFFF003C0FFC00003E0003C1FFC01F003FF801FF7C1FF7FDF0FFC0F83C30781FF001EE803F0000100400FFBE0083E00040008000FFFFF00400FFC01FFFE000000F8000FFFC0FFC000001FF83DF07FE007FFF0000007C1FF83FEF801FF8802FFBFFF7C3F0001F0043FF7C200001F083FFFFFDFFFC3F00820FFC2";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00FFE0F8400F87FF17C22003E0FF801F00200FFFEFFBE100001003E1004200043F0041EF7C3FF841FFFC00FFFDF007FF003C107C5FF8400087C1F802007C1F07C1FF802007FC0F87FF07FFF003E0FFC00F7C1F083E107800007A0F7FDF07FC017801FFC3FF8000F8000F841F17C1FF0000FFBDD07FFF087E007C00FFFFEFFC01FFC000785F007E107FFFF07FF080000FFFFF83FFF801FFFC01FFFE007FFFF801F003E0FF8020FC00F7FFEF83E0007FF0780000BDF0040007FC1FFFE1F7C20FFFFF004010F81F083DF083C007C1FF7C1F0FBE008000F80000040107FE007FE0F801F07820F07E0FFC1FFFC00F7FE007C1F0801F0001FF7FC0FFFFE078010FFE0F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFC00083FF003E0FFFFF003E007C0007FE10FFE0003FFFFFE0F03FF0FFFFF7FFF083E007BC007C01003E0FFFE1F03E1FF83F083FEFFFE0FFC0007C200F81F07FFF0043EFFC00F87E007BE00841FFFC1FF801F0FFFFF84000FC3FFFFFF0781F08001F87E0F7C00F000000001F07FFF83FF07FE1F83E0FFC1FFFC00F83FE07FDEFFC0107C00FFC20FF800003FF003FFFFBE007C3F007E007C20FFC1F00001FFFFFFFC1F0001F003FFFFC1F07C0007FE10FC1FF83FFFFC1F07FE007FE000000F83FF07FDF08020FFC00F03C1F83E0007C1F8000FF8200FC00FFFE007FDEFFFC10FC00FFFFF07FC0003FF003E00FC0007C01F7C000FFE00841FFFFE0FF80007F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFF03DF07BFF003FFFFFE0003FF07FFFF0000F801EF83FF0801F07C00083FFF83E007C3F07FFF07FFE07C000000007BFEFFFE008020FFFE100000007FF07C3F00421003DFF87E1007FFF8420007E0003E0F83E1F7FE0FFC1F0FFC0F83FEFFFC00041EF7C1E083DE0FBE0078010FC3F07FE0003E0FFC1F0043F07FFEFFBC0007FFFFC00F83FF003E00801FFFFFFFFFE0F841FF83E007C1FFFFE000001F800007C00FFFFEFFC1FFFBFFFFFFFF83E107FDFFFFDEF801F07FFE07FE007FFE0001F07C00000000FFFEF80000FFFF083E0FF801003DFFFC0007C200FBE00FFE0F8041FFC20F8BC0F03E1F801F00401F83E00FC01F80010FFFF007FF0802007FFFF83E0";
// synopsys translate_on

// Location: FF_X33_Y33_N26
dffeas \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layer1_weight_address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y37_N44
dffeas \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layer1_weight_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],
\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 1023;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .mem_init4 = "69DEC54C0472C95F9FDF4BC94E03E79057F1F758832BA6886F8ADA075A7EEA322B8F57E238C44BB2112E1C41FCB7AB785E9574E777A46110E58A6CA2221B13F50BDDEEDC7B462D230937EF336629D627999E86DC835C659B11713CC356CA014EA9B3D2D3500CF0C449509035D45DDB8A895B14828DB497837A377F78E0D816977F85D7511A6CCE4513A1711701EB60775D691475C1859CA2794E37A3FC0ED002A50478A3626E306D1B2ADDF95E2C76F81BEF1D3420DA43D05FC52BDD637B69854468DEC9F30928CFEE1FDCF144255E18EFAA41CC8B91C6190A6FB28C1C78A95F14F631AAFFE98211E642392CD0E97A0CA87ECD10B9CA641B54864AD9A93AF8EB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .mem_init3 = "4322C7BDEDFAA8F7DBED8566E7FBE1571D121152B82E63899E4247E570F23717029E1DC2CBC2A0B5689B6012F147AF8B7E5C6447940F46C85615ACE1183743AC2F47A7D427B24F1AAAB5B7161870F7650F843F4962059C891B627079AACDDA5732F1DCD90DA93605A593B767660B4A6B9B8AAF1376595921A9FD05C85550749E3AFC63C8DBE6EA1ADECFEE05B5774FB232F1EA761E06CE9DC632F85D7632289D04C5914F4D837508CB421027265F8438C00A5E857802D984AE54F223BDC4190BDCDFB4FA46F9F951162DC12C2417D002797E309344241DD4DCF560A8514E3AB2E2BFCC60AED602FDF87610F5CBB4143F3F8C5E59695BF4C3C5140E94C1907359";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .mem_init2 = "1BBBDAC1408A3F774EFE7124181980BEAD4C82CDB8694A5278A9DA36E4FAED87FDA8553ECC1D1F3F1472FDE8F694BCE4F8C17363F86491194094D35344D9C4BEF6C0CAC69873FEDA94931E509D7755C54A7BCCCDB83331B84EF2FB6FC0FF7981910B05290C2562A2BE37B3A46B6419ECFF289AF6D3ABE9832913B7EF96FA528825CF0F9E060246EB75DDBBC4A0EA5CFF1A1C18BD2E8F01514DFC62F2721390B84D86E9FCA8E13EEC71A0B015D5D540F91566F120A74B9523408F81DA324043FB08B745FB30F6D92F9BFA002C1578AAD6B92D55D5B454ECB1EB69A465A39F355A7BEA55A51FDAAB88E59634724E372586F1A33C40CF047E2DFC15EE6160DEAD8C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .mem_init1 = "91E30555003BF9930DF8FC7AF09F597F14A967CD44EBE2CA547B8B72D32486D574C92987C8F64ABDD4889DD04D06B76FBEE00B8A4D37B8402EE4F2C8216662CFFB3336FAC6FF88E91AAFE357442534E19A6568A6E274708A7FFC056B56E8C4BB7713DEBF717FEF9DA2EB80E22CE0B22A2B03C0004D85E59C3BC38F58501D46268744A34F21BC53A96FFCFE89F97E596CF4077944D1004CC90556B184CFFBAF42E444FD2E2BAD4505EFEC034905D7472B527E4299B9AAA7ECD1575AE6F254A5FC1A99E122C55FFCCE21D78A46913031266E965A3EA18025B411413B2FF58C8C22F77ACD730AF633C42B54FFCD4F7B9F98731FEC1950F479C973DEA95C4B6E4C51";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192 .mem_init0 = "8D3D59B359EFB2C1CEC3165B84C1961B6B35E67B671265C23668B32E422B4096B055740D35894F151D71DAA2D4A5F585AEA9F70658DB89FC9BF1105634A02B42C1F319D4EB4CF71D21AA760C009E2B1122B66E186EA5DE3DC188198159C5DE9DE2D9413B61BB263F97FAEF4AA0ED6A8EEA368B5D9825F23CB1B6468CF19A219137EDF58F6533D78A85324CA1D0E0664853DF5FB2C2019E1575F909D52BA6C9FA19DBD23FB0CDE06202BB1C5916852413831864618B21BAA15FBA9FBE1BFF4F1E3B74A51CF6DA5CE5E6451C8A49C41583E74498E3951400A823C04727D52638F6C303FF1E08FA9D96BFD7AF9715E528DE64C8E2EF55F0F4C35832432FDC58CD2E";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout  = ( \D0|layer1_weight_address [15] & ( !\D0|layer1_weight_address [13] & ( !\D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [14]),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .mem_init3 = "14585BB60A3D9579E8E0A90C33CC56354E4931531F839BA555783D4E96B10F2C467E09555E20160001D3A30976A54A1E04FDDB936AB1924356CB1928F52A752C4E11C33DB8EA7A936618BD775E9CFB09B407B765E5FBF78CE4DC6D7BD880837E699C81CDBA2E7F864212D5CFB9142EDB2631104DC9C53D285DC08153F866FDFE39A4BEA711E29AE71DD59E68E188B8B2A577B28B22B8E6BEA3007CBC1D99AD619D44EF86CD80D05402D0A639D07B1F093BBE80C8C8A5484A5C6A36E7C87898BEF511F929CB10B769C5B32C809632157C6A00D9F1AA3C4BD0870F3F9668291196A9F1D78B2DDCE9D4AB520D5B7CA3F1B7864EC10DD847D4E427A8DEBC0BFB53FD";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .mem_init2 = "D9484647C29E7B5E1389592ECF29321BE660E42659887802ADDE32340F6C5A077C4148C804B8AA9F802E95857C6B469149A9FA173FDF9A95CCE3C97B526A4EFB095B82DA2F7FDB683A764C9667E874B130FA0EE2E1927A92E5CAACD92782B7A4ED621E48E8124FB1383A57F283570955CD004700595DB26A44F9443148F1DBB03740140FD24A886916D7270BDF9B5ECC1120497974577C0B3AD6BBD9EA8C8541F261BC1601B4C28C84B39A59D623BAD69DB0A8AD534EF721E180F4D720B1A524822973BB113BC7D703C49A89FD02184FD9B49B1312B20406A2074FC80749266468EE50D7F7E8177DC48AFCCF6E6C8FA2ADC4D9A2E9965274FE3AE8BD91AF1FD2";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .mem_init1 = "95DFBFCA75B802120823B2C5807A92632BDE6740E152498E9637FF38CF44F2DA098A250488673FACAB715E06E15D2E1CD3DF26B3EBF9E9F10AF6385818105BECD6CE068126213617587908BC83036B5A1541C0E2DB03A0476C07E877506FDD5BE1E0A27443B7C46AAA7B589E71B63FDD494ACBE952443149937704F4E7FBAACA51B727C1325EB09F972E6BE9EB951C5CF39652B87BDBBF07361EB3B492D78FB53EA5608CA1A4CB060E35C4EE6E450864F9BB6D4F6C92AAA07CBD1AE759ED3FB767FF42500D972D3C49945E262F4C9421463CEA1269A94561B1EB7384F5537155BDC6964AF40F347D872723FE8CAFD25A56CDCF8A7D4CA82778CB6615AA96A695";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128 .mem_init0 = "83BDB5D2901B819982E1719B0A185205A0FC7B39F4F40ECEE4620688A506E9CCC1886C84108B4C7B459F00A5AB23CD8B531429D695C6E615AF047AD213B7CA0DF8C76B88D43909C0BA8F9AE6469CD3A0C213486C2D7C6BD261A78E6D05A1AE63FA93E728E568081199B94681FC89F2102252405CBD19455BDEBE807048AF35E9CD0EF0440A39CC9C331EB7171F31D22F79860689802AFDFD59A3D187095ECD98DD6E1FA38403F9E4E735C752BB08A44B61D0478F675CE6EB13B0CD179DE1C6298F6FC4AEEE16D0A43CF70FF1FFDC8F28B32B508656C02D630B4FE3ED18A05B0A2C6A657898DB99D5C17DE08D59F74F1ED6E7C5F86070E44686BCEE2A7345C98C";
// synopsys translate_on

// Location: FF_X33_Y33_N53
dffeas \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layer1_weight_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout  = ( !\D0|layer1_weight_address [15] & ( !\D0|layer1_weight_address [13] & ( \D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0 .lut_mask = 64'h3333000000000000;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "6FA6F64DE8CEBA29B023A9EE67AA0547C11C7D4624702BA1CA9AE12F64328D3CC83B80203DABF6202F108DFD9068D5AEE58A608439A63542FFE72D84EEA86DEBC6B6E4518B40420BF79D0480F1A5A8E048DEA39B403DD60A53F4685B38E0B82F4B0F3ECFD0278F71BDC41C5FC0DD4F9C65EAF23E07D44C2BE54B95EBD642D4B90EE6BF5D7A83B389E34B4DD91F1726AF25F82E55683F64AD6BC5D37845D73E5E8BB93D5DFA67E200A7B40A045A310721E018D6836CF5ED8EDD4BD884C4E6F8840CEE3670F1A4F72BE7869EFD06210C847787BA307BD40C6AE8155CF1E06AC045B74615EF988B000EC2417B606C6DE3A0EA294DC9233E94038AD2B3C6839CBD2F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "40911245A3915446CBD26844A893A7E4D33FA4C18E27E9CF0ECF456DF213E52DB8A30083131A10783757E2E4ACBB7A4CC17F792073D4BBB4231791C6B16C77BAF1CE8D1EA666BF054F784F05AE2610023249BBB31106556C33CE25478C1B05A596D25BAF1463ABDAC060FB2043357B842F7F78D78102DF4AE51320F656D75C93D1ADC9529F08F4AB105637B7304DBF473AD35EACD8A4B3AF54A6B802FE3ABA7202E4F6F4F8AF41BA19B0D2CDEB9ACDD948F1CD2D029ADCC3EA18869E89A637B87DE3484C28C6F5770B768E2A1569F58043465C508AEA1B91F2D88192BAC874AA6C548FBE9315A863212E4F40848195C41F25136EB272BCC0DAC1F9E14D7ED058";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "99AB4BC2D837A91921C94E5AB81AABF4F77CECCB6D634E4BF69CCA7ECA5EC17FAE13765A37AF56E058B75B032E5A2B7443C95F5A714C046FFE291ED09E54FD7D370B0716F2B545CFB8D14CDE2F772E5A94D15252C41A8947C9B0C989FB0DA75B5FA2A2AF02D46048621A28E5DBD9EC647BE486CCB160A22200FC216A5E989CF013018AB4021A1C43784B7030DBB21B07BE707C573EA41C618EDED157669DA1FF4165CF429076A425B1177C9EF644196D26E67DBF436043759FF7C3B6E463CC8A9D26E7FD4CBBF2DE2C66BBC4F1DCC3FB6FE3B98EFE261F9B93CB3495AC30F3DC6982B65A9D5D89F6678BFA20CAADCA9974343C3E791FDCF3B3E5DB293D7E9874";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "9028E70CBB146DA2DD47898D19CEB311390D2A766940DEAAB73D5E82D77657ADCB0CEB492202653F59B34B73E2CFD57EA6C7E958E861257D79F1E67B24D40431B0FB9B65017B52E65734F47669E923FD92612788FDCAB2A28ADF8ED0707BCFB0433CDB012D26C497235B2D8B9AD7E1ABAFE1627300860E18C454AB0D1DFB7D3C8132161124A2CBAB46978794F73C4670CEE17DA5D6B17DC2F2DEA4FA448AB2B2E7BA19599E293C5F58D05ABFC54A8D20B14FFB769A77556C01AC4137EF871CF80F074971A9429C2EDA8FC49CB910C23799B80720A23A910DDCD61690EFA99EE23578FE8F778E86D220F4152F0E3FE27674523CEDF645AF05C37B216C8E09D82B";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N45
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout  = ( !\D0|layer1_weight_address [15] & ( \D0|layer1_weight_address [13] & ( !\D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [14]),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "F09E83F827DBB03F56D596C42ACD8B1FA3D40AD63901E63AC39EFF94FEB1A518AEAC3B59BB4C369E5B7A59435FD19584105BD71AEF59943E30E98AEA9CBF2F5448560F7BEDA3686C16E49F8C39927DE28628881619204FAA937D18CC3D22A472C8A8C0CB971D484787979ED775C80233FEFA95BAD4605B11ED88686BF4D36AFCC8AA4AB8264991ED0CB1A37431B7FA102FE498B1E3364A43BDBB07A56945ADE7EA12BFC8500B367DF8A31C1094B3E4B7D539C9ABBBA4968E0276580CA069F640222BAD7C6C87631282590E6366B6CCF4BE5CFADB923A086F18C24F605EE6E98A9E0D8D52DD23C421D42837F5D791BD2D19B318DA9BEACFD0605028B5663B88FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "A5B01065AFB3068DC5783A7837DD9D56EFE8A99AB1B7C0C8BA904E9E05856A3877ACB0C01987B32DD75ADFF758DF9EF6A94C1754FB7D5D13D89278E1B67B4A946239E7B5777464000EC2D559DC36083C2569151907650C8AEF66FFE4D74F48F79A13D9427B519B6CB45ED576A9B402233501D27A43F52B89E2F0964A3D3964D136E8EACD0A6A5FD0238613C19B2FEAA91C34D3C7BFC321A1C8B95FC8CE67690661841C45597C662027437074F4CB4A3B727213B4F9ECD6DA8183F8EEE42E551A4867E49CF5EBC3AED428213E12CA58E70C5259EBABBE8E9B4004784C9F9F6FBDBA8A2F23EF3BF44C78EC1F6BA0302AA0034E217DA562877E4078A14115E0F403";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "50AC52F1EC764C3760F5B867476EA84D6221F64AD67097F0CAB44E985E1C09CC396ECBD35495BF11DEAED3C4861EB4D71B4373783B0EFF2FF14E2E1507CCC45E6109002069831AA8FF331CD22D2BE90B510527009D0608D4F1CF5A80B2FDB6F6C300ABDA8187F7B90868EC7E16266BC266D06A581D8CFE5EBAE3FADCFC1CDF661D7B35F98169320C0CFF0AF0B699CA53750E9C96384A3A43D512C5BDF49B99C96BA0EE52CC48F6021D37B541FC38903C4B33BF38479AA131771BF56B80BE509279452BAC0FEEBD000DE44E62FCD1A89CCEE18F91CD106DB8551D8C3752A1AE4FF86024D0C9DD6BE0173AC06A0C34C194EDC3F96F13D759DBFD6DE3063D912DA2";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "A20586B1304FB0AA9314A7769D533660B29CEAA87BA180D9CA609F707F70FE520E5A1E173D83922CED355ABCC8C230D28775C73AA2ADC3F41B65D25D312CDA08377A7761C6F61A78C9668C854732CC17C744D453D1886A2C7639AA26F1A64B0EB8CBC63E056F426E2D5015ABB822CBB747C77B2197AE4C0A934F14A2391DDE9AFB082B5759276F83E33FC686B4806722385F35069CF1E28A74B53FFE6DEEF0824E29C3D26BCCB3FD2A48D26A945C0E1D8C53F87076C78B7D264AFE1B1A5256F9747EEEB77EF4524EEBA02BE2AB8F762902F09E58828F91D427EDB32665EC5404B4395E8C591CB04F1BA6B04AC55D549F3317F29368D52DE4632B382A9BED8091";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w[3] (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3] = ( !\D0|layer1_weight_address [15] & ( !\D0|layer1_weight_address [13] & ( !\D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w[3] .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w[3] .lut_mask = 64'hCCCC000000000000;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "A483134097F0C8841976536D82CF5CEDC8287512A837160789FEA929F504BF5E1D31F673F41C9E53A4271A0C6AE8CC7B4B0881030251A51D66A0E051EE97F2EAF784439ECEAD97D83C1CC468E7DC08B8875FB7D83E9865AB00F966D1F3E96F1DEE8F5D494EA06A2D19F0E80A193D324B87DBFF6EC8D7148F92708A14A7F1A544470EBF690120BB1D4150109CC9AFC3A1B4C0719C59DE5E3C00B7ABB307266B8A07127C8E50DFC2D2CEBCF375679B548F04DEEBDBAE7B596DCD0D822E10849CB9C52366CB2E5CF508C25BDB62AC56F87F2B0B11C6B74EB1E7EDE4C1EFF5F392139713E41820995E7314C29BA551AB4AA306073C66A3EDA225FEAE7EBA95E1FB51";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "B603E613D7D78A6197ECFBF5465D3794719AE035FCEF7BC3C426BB957C7D6BC866755436ADEBDA34590D7598DABE478EEF758DDEB85E6743014A1A2D61E25288313167B23C2A03733973B3EE046DBE0950DFCED42E72ECD44968636EC21A36EA62A44900682BD8DB35F7D2F58E24E1ABDAF22D51E6B0C00F7D8F5AF04834BFA12F8792904B216246A1D147515AF7415A74D1BC567783E07BD78E6AE1B0747A1EFB19BAB90E75241ED0D4F1A9F1C8F7CDF5268B92166194D3A99A133D9DD598B812A5E8C4DF779EC9A6729A314E5B845C0F65FD56A33CF7A4A7FBFB5D5D067C3BEEDBA4B0C0EE94491B2081B13621DB4401628E2B7DADD811EC83D84A8241B24A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "CAAAAB5288FC7645DD3A88ECA3BC689FEE193CA3FA464C0EBE0C5F83C53666A6C5F3769C3B96B4134C4052E9B4F5C4DF09FA5CB42331DEFF609D5D1D849316A150135679FFE506A082AC39A04883D7EA11A7E4E45C4BF9952A3BF6B37B02F76D6472227C5F5400AA2CBEED1DBBAE23C4041F17A8CBC6ED32FA029F413782AFBBFC582A49972F198A07F17312734CC92FC10567E9D7248163678DD42141EDBBCACC3A8207CA434CCDD6B06FBAB3B5B365D2B020AA3E941C878539D97067E2B65B027A54D778779D648D0AFE2EFF6C2F4E597CF7E8E135F5712B2D516D0B8EFFA3331C11B21E39F281216C343B75D3716C6BBF19604E160C7CD069B6E9CB34067C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "4B2296D1B2A290F9C9485571759149C0AB0CB089CC745A2D3AA8A23580A6AD6C6D47D6E3C4A6836F3FE542E050AC4D50697529C8B8DA22FBBC2EF2D1F92C6A6CFD215EE37081E624DA007A4C0FF71B163ABF407C044BCA8ABF4C24F950E8A65A7945FA3DF15AFD77A80D006E29380203EEC0FDB9C1E44E6EE05D4376F564C0C5F72D76E5F0EF84DF992F736824433FC4F466DB823CABBDF21659EEE93E5C4AAFA436E7509536E1ABF3759FF5D122180D0C35C99D060BD09F5C2344716AEB2D046BFC7C14589E32954CB5AABFA25DFA43F817048CAEDE9433CCE71BE83B14BB748520F1D34D096BE00E076E410CF164225D2F2940E60891ECB892372D94C6DACE";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N57
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w[3] (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3] = ( !\D0|layer1_weight_address [15] & ( \D0|layer1_weight_address [13] & ( \D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|layer1_weight_address [14]),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w[3] .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w[3] .lut_mask = 64'h000000000F0F0000;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "B09940F30AA092A8BB0796D2FAC5D5F05FECA5F175F5DCA71502A50445259DB883ACBDF814C476C4B6466C6B52BB2A01E7F6E6B5D9C7C6E2E4948E3982CB631CB3806340A2C3FBB8907D55E5BC2F4F2D0CEBB6C701758E64DD41384AF64A7B526F198B31AEE9F4A5A2C99D20F62A7BA2B549481E61D445FD2E815A95612B3FDDF0BFFB52E8998BD1C722B58B907906C3565B2371E1C130BF1D6A505F06B7127AAD87D6225FBB32E11F273D994F79AB61388C25348E7CE759EFBD2098A6A004E4D98530EFE946DB59A454327351E59448A992159C3519ECF0BF143AEF46CA60924A8EEE4313D74CF3E9AC81E9FFEACD9DC51A185163925E0095761CBF96DB0671";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "86A85706BB3ED729F7B94AFCD8FE59AC525AEA54A41C0A6755BBF08B4989B7AD91FD5B649B6419A2BFD48B81DB4E6388FFB4660DB5818FD8BA36F33A58BC84D2D13CB60C704DBEC84DA95D25AD629EF14BE8361A11BB175F9D092C521D9D931DA3D307D1DF939DA76347F9FABFC664B948894836A1E126C765E3AD802FF0A030BBDB8FD27185D4B6538A8B0D462E7DF84A112D4BFA4254ACBA3C3533455D63F8675F341CBC37C753CF5C0807FB4A56F28BB9784E7A4AE7D1AF2EDB8208150FDB864DBA465D35B2DCDD00A582B9DC4E58A795382B9CAF1621C38CB4283CC8EBC2C65D60380BC9E2B9357279568AC47B4133AC5A783E3A98B12611CECF52E99F4C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "06142BA144CC1E8378C949828CC530533E926868BCAB831726699A18B3986CC26E7229151D53079B8C347771FA794FBE150BE7C0770D0715AEED44EED414F0A7F6670301F4EF4F5894D5502C760E562C019EA64935EDAD4A934511894DD61292BA9BD9F103E3CA285FA2B4AF47222816FFE56E225C6DF8D07164365628E86661558D5460DAB7217E8ED96F5E1432777B417B7C69F84110A10559FF93FECAD5D9CA030F217EC545C0434E78E66DB477D7DCA4D483533AA0B0B362AB7AEC4F76AF4703C4F90221D87D29505220DE033633235C46D741F299D09E14FA3DC5127AC1C0E65B353AB26B7A40AB9A4EDEBAB15A330050D97EA915E75116B9B6ABAAF917";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "A95FB4A56FE824F4945679A639A55BDCC36DB951AFF2F346030075C56171F2F47D5C7BF4095DA9ECE86DFF87262A2F6EDFCC9E929A93F0F9EDE4F87E8384D414E033D77234E5C6471D4CB683957144C6F1EEFB62FE21FC39C6B9E2F7C272FD4A9F248F1D0CDFF92CC0EAE949D2FED3652C9F3CA451ACE604E584569752C5EECFE6169808672EF8E66618824C72E3BDA04DF3DE306C5E41D44CC34B3563DD399C0A78A5E274B90F2E84EB990AE5026E7C7F672286ED28B8283B16F8A79BF525CF2A6AD40AA066AA2B1AA8C802A11435D830E2FCE2A5F34960E5B046845D8370D442F07C6275E8410C97625B45BCC46A9A3E5FE469B8E46D3E87C7A41F033F82D9";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N48
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout  = ( \D0|layer1_weight_address [15] & ( \D0|layer1_weight_address [13] & ( !\D0|layer1_weight_address [14] ) ) )

	.dataa(gnd),
	.datab(!\D0|layer1_weight_address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|layer1_weight_address [15]),
	.dataf(!\D0|layer1_weight_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0 .lut_mask = 64'h000000000000CCCC;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .mem_init3 = "415928D5344BB30452AF5EDBEFA86CBAAD35812A3D6E5D525655EAAF63114DA8BBE448FF24B405E5FD99623395C578798CA7D0AAC7B041C335ADA07BFBF84FC30D7CF489CF5FD5653385789E5EED70DE5F61517BC2D84C51F8698672D9C64786BFAA4D400D1104949DD0556A91840E442D378DA77340E5F2A1E77B7EDF67CD9020A8790D5E636B4D318667B57EF8BAC46289DC6AD1AD3927A498B061F41613EF4304B9B7F8D4F7D0838636E83A37B35A008E67FD6873098481874D1C4A0DA0C65D557E578AF56911BADA20E7DB09526A8CB9F6A505A30D7FC890B417467A54766F9FDC69179A027D2D86D4241B5BD0042485C9C2C40F5D36384B222BED497E38";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .mem_init2 = "CDB42F31943BA6AE9E34E1B1FC10E6565D51303405D3321C5292E258954A8340CBD9745F4FA4FE5D921873545C5CA973BA32776F610D3848A0A48B5F612A3B027C13346EB54F1C608F00DC2F51F55A0C275427F04D5DB4A9E2486C4348AA12A28C7BD55AFB3625E93928B9DAF48CAFCE9D4461879A5B2D44466F8C99D2C7DAE58352ECA5CD1AE637612EB83049A80F2930BD3446964DEB255D04246CBC680034FB4018A382F08A6FFAD93AC291009A5D8FCFC777BF8126DF0563338220DC16FBBBC5E58EEE47DAF444939C9788BEE6A46E4079B29F51AD57EC3D3B962354CF890E7F2615A0C89FC992D1E08ABCA5CFBC1727A184FF32A3006AB3BDBA44F2F501";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .mem_init1 = "19EEC723A2093FF4161F4F11A0A0EB46F98F355B5FBDB9F733B2E2CEFCBB31D4491C3D046AFD75EF071D3BC5DE985FC4F3312E1B78CEAB645786092CDFE2B66066083DFC7239E179DFA6B3F610BF614FCBFE0CFC90CA5C8A80320905005D589B01FFB5C934B2658D1D24FA2C68CB4EFE5C48101F49BF1E2A9BEC6DF29F193B6898B19FE0656EF704E8636AE9BA6CF21EB95860CAF63DF927E770278366BCA4EC8EF32343547F945140666100A536765C1F6A69DE197E100BBA142532E9B4D6570027333DF370D40A8507477AFE1215C9AF3F3D6D80E27FCB076EA59AA5488F95F35758B8EB2DEA266A640F56830720787E1C3D5A93E466CCC10F0FF42582C677";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160 .mem_init0 = "3D6F07DC85E36338E6F9E155594FCCC22C39990097CAE99F4C5D6DACD779FF90C15C0F5ACEDB061B91B3DD21E5F8EADA877336A47CA12CFA3D7BB89B95DA61B08947E9535E74DC5DAAD48C7C1A32F7C1B5A0FCF379BBB0C5D842BB83E092D3A1066C828C1EA8A1E66FAAAE3C79BD16396E55935DB58BC66A09A0F35550B254AEEA47524888EB2023E84F2023018331B1C5F28AC6E9E01522F83BD4E32962639B4F7D378B80D716B8937DD701F6303A5F394C3CE5680C418326E3A7D5ACFAA1CCF291D25CF2A330D3E4B1203367FB6A639A83A9CFE531070AFFED55ECDFEE98A3F4938DA0F9138296D442482451243039555A11BC5EDB7F1BD5F377F5285D14FD";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192~portadataout ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a192~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a128~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .mem_init3 = "7611362B25889EF20D8F7ECE28E8E5039CBEDC1E562C101A017526313D313A7924C1DEE5A6112C9E5D2333BBF0BB139793D430380542DB4DAF1E0BF358FC58ABB0F95A5A242E308A034CF78C22944D8E50BC0550910CAF712D33148DB917EDEA03A5A6BDBF9DF227346FE5E7CDDA5174E8ED3DB00C9A6B2E032E188C9D9C960762C88CB3C3D8AED8AFC3BB2A979B5C6D5AA11BE5B65BA5F8107BAAAC9182B408CE716290178739F04FD0B9266FA75748316EB6C3953AC660E50CB5DB358ED67CD603A130050E8761D7D5D4B19488CF90A9CEC6C91D5441172A10E06A60DBD40AD74404A8104D0D2CFF7A2A35D01F426D9F83E2527E8C741DEC5FA02C5C9FD92A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .mem_init2 = "7EC0A532A8070A1385493CA1832B625AE419B27BB20995C5601D611BE8EEA9A11327E196EE88B3909C6AE4A919438DB621BFE7017367765C79056AF450254B45CD4FB61BA13B3E10DAB2842DC90BBCD3F84332C11DFC636C58BF5FB85D704DAB599BCE84B0491145F9B78D226371F475D6462877F5BFE54DB9AD1E371C50C951E3C24CF45AD94BE7ECF57A49E61EB030AED13B6804146F8C00B03ABC3D1B734D347B3E44BB2A0B39D538EC5DCFD85C4F0046F68141E5376DC1D41D434F7756B016BE7C762D7AD136110AA6DAA67E1B5E50E83968A76F962FBB453A62B4564F0FF6F3E32C9932484A732EABAC0B5BA61982A60B8C758609BC9CF71D24F7A883BE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .mem_init1 = "A0E5956369A10A1A10680CC20EBCB711B728E04111C51E5FB8F351C9BA6D133904374D151B15ECB5461F3DB88F991D5F5C619A605F718FB6C828EA1F9A49D8DE494F0B3A9BBCF93EDA3C3755EB926976E094D4E3A9191CD1ACA9019E1AC979D22E8A47E7EB162A88938C6CEE908B8B0A579BE5F12F93EF19FBE836F337C27CCD1504F451A70F218BEAB7729D9E6989CEA4DA16104259D4C4FABB65EB03C702C96C85E8E82CF98AAB3DAE27A53E8F18E410B83B979B98550A1A7833B598D3B6A1D865E58F25314D8AA255E0B83982F75BA4C3A1E6DBBD2B952F6732F57096C2B3BF6734B888EFE96FDCE0369202224032D3E19BD5221E64DA65F4A2639E129E6B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129 .mem_init0 = "3407724647793B58011DB2B1ADDE217E407D559F821A36DC22187C586CE4065784CE4D776FBEFD26E039E9080A8CF198F8DEF03838AA0A2355E835BA29F3245CCD27EC960AFDD2B2C8432F49D9850F954205E6DFD232BE9B3F4E444041FC2141DCC7D7621CE0F683019DB2033E473EF8B1BF1EA6C7C26EF9EF94F482531FD4D951171266B4C77816D410E80C6456297472B2EAED0A4247A99E2C7A6AD59A1F9583A5096A3176772CCBDEEC2F7AB271336B1213BFA891FE105130986FD65603A3101771FB81887C04BA6CDAD05A7DE84EBEDF32D6A9F412B0EA765909489A3ABFAEDD10FEB5D1E3958FC854D3D53FF7E46FD1AA62D501337E10C6CC6F5A794EF4";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "B020857285DD76DBF1AFA4D38651445E1A22B4C6AD42D92D6D7921ED3C6A382AF462641AF095E5948EAE0B277D3365D2F4FCDFE665BBCA8C3F0D340AF0DFC22A0795570E649FABC0679185C22950447419CB125A56BF28EBFFDE9F77F52C91A6EE47E933904E04630238E6FF9440B3E0DC4CFF8DD7F6DD8E9C74E69516D1B4D4B9BEE2749AC223D65D999DF3E015B59AA7E1B6D8536BF7FEB9E4716CE8668D2F76D6A3814AE63B94966FD2FB500A5991FF2316B287E43A35DC1BCDD568602030CD852B77C5410C1839B22A5E493935EC52F940315EB405F50FCA096B24C8FE27E192EAE9C001431FB4BD72EB813C2BC7C9BC4D4A484944407720818C904ADAB1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "B3DA21B0CCA61C8E59FACCB6856905A8E840FA8124993ADD79FBED66F7815E1FB9863E2DFDDFD840EC9AB20CC3747AD62E1CD0E7E4AFDA999C7BCD3FD951C46D974B211F90D5D71F087DEA42BA07BB16099A15B595A8DB7B042106B7ADEF1DDDE0BA2302CA3DA2CF26E85DD18454D88D31B92A69E4AB4E434DD5986DBE28F4D81AEA6F3F11B189B9DEC2CEF5F72B340F5DEBB538E6CB35E8C7C42360F801C45A171F7556E4C4CA20F77D258BF10AC8B8CE89EDC5AE95C638FF3A374C06507BF778BA77A898E7A6795EBC5643E52EBBCBCEC413A6E31DDA12CF0E0CDC728D9712FDC0335E684A9998436015D13BBF6E1142D51E064FBEED58D2D7BB2383E89E58";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "A36B45F54A9E4A97B33EA654C80438670CE9CC3EBC4BA786BA9A2EEA5CBCEA384D89C2D33F6437C025D61F006702AA1558BB7DF6BFE385A61EA3E93F41DB3FB094649FBB8E811795FDC4C62322F61DAE44CC26AAF70DFF7BEF7EF3BD2DDA376273471DE0C5DD316AD17D754EAEF8A6F2F74EDEF3CDA9AC01882AB9E79C7D7227F48CE3104588A54566FAC19A08ADF212D85DCB797855868AE3956267C1507A60F94AF90A756608E27B7E53C6BCC3A934DC951D159FC2D64780846572B55D039814DB86208F1C7311D24565450D3C5AA32298E16520CCECCC7E964F4F7C6FD56EA34C6A70CA636C7DD27EFBA5479F1CDDBCB432626BB384F09F15177F187A7E13";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "E4EF64573F8C4CCEE5F3B6FE4DE27295158CB67128FCC07826E8087010BFB582471568D0007D30E1103D7DDBF471D6A10B13E80D69DC11EF8014075A5D49597A80AA0FE962F77F81CA84EE24379E896108A2EEA236856C18BF5B2A60D69A77C09040AF7AC325830451F5DAEFD472946ED51F86CADA91AA141A2A3789C27375D9F1F3C36D160DD0DC5173329B3A53E0A82DEDF0CB067C143468CD017559ED039BE1EB383B23C0648DF8B1B46773606D82AFA621292BF9A9CFBD8F722FD283D9F0D5F8E0AEB1E39EAC77FE364116B611E9AAAA3E96E72171A09BEBC7A261F772B23C4E0134DF985DF3C9DA31D30C72ABC7DEA46EDA2F231FF29895B376AB58C9E3";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "2F92F59D371586DF1D8BDC14FD874CBDD30D201C6F6081FF8A2CE8D166670A3FE4B52E6DA2B2EBD0C53E868E1030780696CACF5B8F325448BC2E586A82FEFC46AF2F838623CA8BE98748C15864ED14E5721BD7BF66DAF4536A529AD9322AE56EF3EFEDB64E074EAF4B6E4D5CBE9C55764C4F91A3A01DD6F28A7B6D1703407285FD4D0356D360FFFF069BFCFCBF5D94C01DDCC22B13EB7728C197A551C8F721BF20D854CBBCB71D033C480ABDF29E953BBB0496B8DB4E990528FC4F2A07A627B9A429009496E8CDFB664A8D7F70AEA45F62E0F58EA5F2730483DBD00F28D1EE73E6210BEBB9099EFF58A6B29A2D33C939F46A5C98FE26E74C49277E7F375CEA90";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "733DE2BC8708C4F179B0F2E75B0C8640B7B1465A6E5976E6B5384642A813EDBF6D4B81AE2994A345CA247C32A85EB06EB3E01512655D86907822510CED42F104C47FF84D1550FC15D0BE7894045CF981B195537F9BECF40BC7E24D2064E88D165AA83E7BA39F6EFF51ACDC55C1CC7C201B8427BD5E9E06399C4DA91E393B923064B08AA8F148D82BD204141B54E74F2603E9B4536BEDB4A79D6D4858041931543DD1069CAFDC17FF1065DC54446B85F0F994263FA27D13F1FCA64799560B987A3728538A13AA575B1953A5AAAECE344212BA2D1084281DDF8E802637E0CEBCEF898A0F28626C36C172838EE32253E4658C1FBB67FE34E8E31C43CC82F9F2D97C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "D709AFFB0E184F7576C58297C7ECFF561725F9F92AD6FA1E0F7D2EA35E597959E379E9F3A3A2A910BC7399AB026E93A3CCBE1C1B4F0879E05E42456E7C2D1DC85AE088FB3FDB189355C970D526D0C293D9D899231F98FD75B4A212D9AD6651CAA717C7277990D5544FA44B59F1C3FEE558B787C8110774985611B080A69A46A0C257F2A135145F25596FF89C37EC20265DC2BB0135C7C03413194FC272DBFED0B5326FAD4864626A8280A736616B0C703591F44FF1AEF607D73B64AAFC6466EA52C7BA9BA41B7D362F72F74B5EB8BB803F77314D28F8A30E62B485FD9F641BEF881D12B06B5852B865B89192FA05D2E59F63D1D05A6B2819C7BF143A79FCCAE8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "ED6BD9991040B7F576546D5B585025B4AE60158BFA90069E9893E75B136EC41BD34794C0086F847F455D385A0A019B543FAC5A9E642A8EA1D04BEB5225837FCF95B8866C60E994B720EEBA94E4E4942FF6706A11D68D4F95DDEDDCD091144277F25CB31655460E39E97C27C199575E46ABD2FF6E0F619C7E48012940FDBA3BAC9727C029DF1F356D964A724B299EA76117A8A6BFF4EE505C4168755DBDE751585AD1B629FAE5C4CB29CAFD27AB86F77837737064FB3DC56FE4019A2C8B87F10EACA2BA7541550C0BFBEC888FC45DB75B9210065F3BAA2515286F77E9D92A1521FBA53DBB93F8985E8D2B9123591F1D0E3236B028F4ECAAE44586C1E50314F8AC";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "425F020C740B053D237CFA7B00AD9E6EA97FF92F86C7C79E3BE2A5F1E2FB3C374B918E7EC69BCC6EE106E52B21800651D38D74D056C290320CBEDD1A4502E44D2F1D825F320378D8C5CE0A261E4A06B0BF64C558A07251A3AE4CFD1E7B21A6EE5A9785616E0D9CD69AB656F0182B4EE0830D6A2BA2FF6436A1E1C3CE603DFEFF61C4111EA33770CC0947218425E94B7CE5A043D30C06A1FF5B0990CBC7F23B510D5B4668F8823B4BD30960AA4D75C27E9BA7788E4392E6D32E808CD43B18D1BD961598323C9E04F56194097A2376459740DE4F40AF05FE976CFEAA5F6C7F404682BF2C9D12DB31427DABF9F56F9B1228E630BBA35698B0C38ABE1D6B6B857BBE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "AB7A57F49C5089D90864E70C6AA640649CD91C846F9DB17F1ECCFEF5F3521398E783F9F68DA834A60CBB1690BED2BADA475489FB31DDB9263F89472F2D608464B5E70951CB653F7FCD799772417B44343A7FC67AD050942511EC3C960D58AE314A8E6C95B74B6E7A96A5878DD6F04F6002FF0BFE12B38DA642D1557BC793287A43F779EBAF86E2068F056699A22005A19C2D03FA32120198A72E6A6E89AFCDA5F383EAAD49B1F43AF2322CD59E2B403D54D3FDC28CE8AAD73E56E726AE0E7D25E1F2E786F93C5C137DF19B18DF32201278999324C5D30D0903EEA2029ABF260E95BF42446921C4BDCA7BEAE53C16DC755233D1F7BE6FEC02AA9B4ECE160B1F3A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "A28D2B885FD926E0828DAF2390E7769BDFDB031413DC0D521CBB06C948A11850307CC5832C2186461338E4887F2016088577F7185F800E002AED5611E1AB24B0EA8C856570AB0EC29B89677AE1AF9291BF5BD297CD450873E0D32AFDFDBDB6758C6DDE1579CEB196E25FCCEA53420380445F46D3C389B3DD4C347B31928B19773BF13CBF72B9DD2CFE554455C5E5DF503884842ECAA07C1A4BB6D39BB2F3FB3107A732A1A198E30518DC085E3BDBCE423BA7BB650878F7FB41FA76AC83342425BC00FA1848E497C9CF3B0428340E54C46D8FEF19BA46733F8CFDFDF710184510D5E7E335D1C80AC9305D7430428BC1EDEF65A929138214C8DA8E64CE7B4B0234";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "D695B58CF5A978594CE635FDFDA3BE7BEC4C1FA7D44A7A5B30C3FFC1BD3B907C2903ABF1F88D34AE296EE8AF4786F81831C080BAFC6028BE858B5827E05F259DD6FF86AB91EE54EDDEBF35B3875935BA6A1358593F570CCA3A6DE93785DA3E21F72BE403BF1BEB7E48ECCC6A1742E827757D127A40B16F510E58573D8C8480982F6B8B0ABBFCAEB61E48099164E1F1AB43C7B81368AF1D46845332A514EE770E67E56F82F315AE78A6BE36DC99668E47A25EDC248ABA58345A7AA6CF914BA8115BD9F84D8FA3F49167AE64BC5D78A6CD5DCFC2136DFE9CB47029E4F40FC245E9E1E5C1C27ACC4E5542066053BE0A24251DBBA2C55010266EB7E466E8B402B356";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "21F9C594A7E55B25FFD96B79CC009E18F440A68F2726F827C6ABE3ACC8A448576862AC84435FD25E16450CDBF2B6AA4C85869DD3D9254B7C55BFB23F7F65805887D4902BB07DB256B0802530471B86C4C562D0A9755C6A625F21C775F9086D87990A96ACB7940E2CBDEE3AE5B152BE866BE8DD408B463C1BD1FED39BC8787C0B908F6E39262137C23F92FF01575CB18212A676F3641EB654C3A17769B9636335EA68279F7B1960AB18727A97797B656CB1F20A4B38B44F5426F2C8CD4D4D6F4B1D5208F73E05C384A965D41CFE109DCC461F67EFA09C100F7F22FA06EAEEAA423D630907DE12819A3284CA26FCB3EF580BA33D5E3C205DC9C84AD3870AC86526";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "C1E029C3FE9CF116271FCA035ACEDF260AC680238192ABAFE533231DBF4A1DD362709AD98603751F53A0B437FD91CAD1187260A5D1D437D92C05F440362A64824752A43927448C4E3C709924A71E8E7596F34056931D82D0EF43B43C225D68BF4DE37B222843941C60B9ED7F0526B21EDBFDE3531E776123661EF028F3FD01CA46E21FF511019F89AEF186F369E343077A1697A2C1DD0F319AC1A81832EB611684EB24262A6FE03ABBE11C662C88911954D04FA5D11C1AC821C1EC9DE77722505891E62DF30CD9C8698C9D12F55FAEF5D8DC34FCADAB2AEE124B78228EA05C820D676CCC7175EC07A7E056F8E51D0F033B374DC73F2CA1B5C4C868690BBCA1DF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "E445EFB97CD56785A864E91A7FAC162BCB389A98566208C7E15EC93F729097F9B463943BD8A8068E4A2DAE8396A4AAC28EA25C158AC7F30ECA43B9FE68C30147227C3274E5D55F8BC7341CA942722187CFD7B4E56CF0A19E0DDAF1C63E0D1C1AE3593E59DA6A679C45B852601B598ED6C729DA1DD95385F52AD739DBB7034C4B597A75C1DB22E614C4BA00A4CD70A810F821060F566235791F5EA94F039B2EA66C95A689C0327CACCEE4422AFADD25CDAE69E5B7CA47C7B39A34CD429D6011A5FB4D6D76999905A27BF41AD6FC10612C87F52033D9BFC273C3117DD683DA696B9255BB6B9FD92D7C831ECCBAE3E13ECE701C6EAC3329A6FA4A50B4041C440EBA";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "B21B4B304F01DD9C2C7836F10804E4C4A78EC13D3C967BB882BB0B6780D215C9C56A88441C5CF4A6D2BE7777EA4F0374DF2C3A15194A1F6CCF7D7D36C3D9E6C1986BC00284C0590D7FCA6F67071B8DED5A5ECA3800A2F7E31FEA932490A8DD10732CF812E61565A8B154F6873B691FBBF91825EF22D0EFF2B0332F5B380971B44369731AA26E502E590516FD609234E039AD1A5A38651A99119F6C5899F93CE7BF3214744EA135C15451D46C7511F0E60C22380BBAC7FC22B7DD741A5D0941C36E1DA367C2EE8BE5BC2CD36ED7E9046E0AECE58686C5745CB242153640356FED3B0D636CA69F46D50F3E33419788F6F024BE50F698088174433816EA53EBDDDA";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .mem_init3 = "8DC3EEC6B6CF9C2E26C6A3A77365A9BD0A53C903F39B64AB2E491F981B1334036B98FEA3B680C0DEEFFC85E12DC5ABF60CD1E5113E576CC30F12E8977887E7469CB5407B4FABF3D458356C51E7ACD7FAADDE5F81E719ECAF44AB60EC30926DC81C4D96A741F2E90955AC47DF5918BF400A9D6E6DEC001A141FA3B44AC0FCA5C03B20ED3DA6E1244D0BE7AC58255AA916E5D87ED8FA570A9D7246E761784CECBA3675259D23828F239C456D97C4EA832381E69BA14CE9597919CB83D698936DA6BC727A0D76430956A8D0E4AF1EC55DD70E72378E50B77D1C2E2F0ADFE7C40B0CAEEDEA34BCD0E2AD7D642596AE5BB63E38D087B8855149C74F6C35895BD67D25";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .mem_init2 = "9245F665267FC966984F4B26DA89162A22605CFFAE9B893705DA0AD9E54233C3F61511CC0E8E0E018D08B8C9C372E739AF3392FE851DF6862AB6382F69B469B7CB016EDEA4D47E4C6A2F1E7DF53FE2872EA96BAC31C38EFBC5833B5E39C638A4ECBC5D3C412A04BCBB6F4D8FFEF81BC39173FC472397E49DBC014C99F5387B3DE110041B3C08273FD90B9F9B50CC56705565298BC510A77B4C4FECD7CBA4EDFD4B8D8BFCB69A28DD1867BF32144A476FF3CF07A9043F857E98ECF03EC292313B19803251466DE26DAB803289B2756BF188F2FB128EA196965FE55ADC4E0E67DB83D620F804270EF81C71F0245029808F0738F93753E68B5B1787A79031ACCD2C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .mem_init1 = "6969FF15C7EAA86EA3C04EAC810A8A68C24F576007EF5494BF5E708EFCAA339FBC432ABB9396524FEF8375E7BED7FBF8BEF418F34586B671E3C4D8475668E828EA9728964F9A4515C25D178FB62D125323315D33802856574DE1369B0354B35701B312D5438F8C3C775882E5F01FDABDFF3456818D7BC2952C7120AC38B9A077DC4358E69D76D1005ED76F94EB96D7A20491C51D5F57A08B2DAE03A6706D29C9789708EC152E4346366DCA90F73A1909D51B3E9807E77DE6A48D75CA8C446DD8342CDD5BCC214D6BAD88CA4692F02723D129AC00EE6615BDA5E4827B3E24DD2419114AC59E0C71D3C8A63F14B814A44AB20406FC33C7F321859B8AA5345F5F92";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161 .mem_init0 = "E7880FDB67A5FA5B6C9E70E8CC528CC8EBBB92EF5AAE5176379624E8E95A822F4BFA4E419148D59D8879330CBE17FCE728B3028357388A75B35AD7FA20BF0A318615917C5EABC63A4EBDE922D696C588D0D17072BB7EBFD59D9AC79BA4C64C093D21030E17FD8277DDAA5BF1781070F82977D35ED07D3E5D48E536D5A002342184E0AA5F96CBF2327594E6A12D445A0D6EDBE6B4EAA5F7AA4F35480F2F145743EDFF0B0FA13032FD173D11FC43948C38ED6CABFB2C61DAD928E1CAFE39CEFAD9D2AADAB591702EBC1314EDF85947417D5394A21AFE5C24F6ABCBA7F797FAB6591E7576A39F55D79D09C24AD4471F71B0D9A410BBB3F7B39D46F0E159BF498B9B";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a193 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a193 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a129~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a161~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .mem_init3 = "70F8588587EA0D482C5ABC3FC7F0FB453334D647C62A0CA1C52423EC132D9FCA665E54FDCB917F9E3E2CF1C203DF8ECF19B4ABE1F14E49186EF20E2CA75CCECAB232F1BE551F63A22089C117573E30034368079CFCFE1A51822CBF843FC1A2D84133D3AE7E58C46E7C3D8ACC09E43E095F32A4A4811106A2E1D04B91F812E2460445189F128DCFE3F7A45CEA9430E9992D158175435290C0A6D2876CF35239A8C15AC475A52B7A0E9B1B589143BA34FE982E9EA7AA000EA5995F4A4E0AF33FDAB86151BD3F230A92D288F330253D1702FEF45E2CB9661657A7AE170BF81832FF0096D5576B30409F08231AB27A0386E3F66E043B28C8086D1E757F64161838D7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .mem_init2 = "8BA25B71C294D99709E8CB480EC20402B5B260F6E250A701756B2B43539BBB86262A11F884713FBCC3B433F2AA64934E2821A6CACEFE89F94AF00D1649A0720430400FFBFD693C0B0917D19119EAE5B109227C582206F741C77242D8C019F556B110B515D58F144EF9DB02ABB381763F103755DA73D26D864940BFB27232C87C6963D90EAA9EAF8E5284107F8C8DAC07CC5280A4E900DF0D56AEB3F99911F39D3B08359D8CAFDDBC51E5CB3D24B3108F1BD5A7187835B92652BEE814FC7DB6273156FC5B4E93221063852ACC68BEAA732A2656D5EB691D85CF01DD6202E907715F195C7FF49847A843A581BCBF72EE72CC5D7E1B60347BE6C9AFC4FEF70E943C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .mem_init1 = "00A39B70139A2D0A9AE8C1B670DAFE66BEC257B469C947F88421875D802E870FD7D350FFB6EBB4C8A26F6DE1CA517F5CA56C997AA132F15C40E109B78CC6A55CECC77B2C541AC2456A37FDEB750BA0725A4FF7ACC4EF925594976D7D81160D9C8998D749548739E71308B0A89AA004522676825BEAEB6970F47D6F5F6A18895534ECED98C769B66A7EC77BE754E531BD8AF32C2D76F3E784EA77DF1E5FC075BF9DC2469968D3E58BD9DAC5764FE89281A2EA3048A431E501F20A5739B7D6215672D9C7BC939CCB33693D77C8B452B2F42DDEE54BCEE7632196BEBF449F82170EAD260845460925E1CBF315456A9C8112F87CBBCFFAF7F524F4CC980D9003ABB8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130 .mem_init0 = "5C95B093C7371E56BD65CD2357C266229AE86BA5158EC8DD718D9F00BBC3D2B1DA5F6E4AC44410411B2E6070B83E0862583E946F8FFBC1EB1BF2A6E8449DE2DE938509803CE45D15CDCC902DF68214EEEA2074AE79153C444D85EA81F397B2596F34A14D2BB2BCC56C1901D92718C8A48DF3F13AB6C8AC60645C0B8B4BE354FCC37C5F19EAC73E30B037BDAF423633A7708A437FAD83D7A3EB9F8DB1EA749A8E0AB2AC8C7F8552EBB87F8CF6D1F6B8C4E7BD580C81E2FC55AD2D7AFC0B85C35D0136C930CEF24F668BA8CA604671D06A643AE11DCB4B4BE88233D72B9782FFBAC37004F90BA4BB3F73F3F0EF70FF049CD41275CAC703E20E799202C1A3ED1610";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "7CAD39816984AC664039FE82CD1B7C1E3C89C306A542780A3E94006C8EE2328527858B47B9B970483954FCF11DD96C656661F0DA243BCC490A45EE028E01E5DEBAF083587896D98BA671219EB12D42A195C8FCF1FC56C738333DB8A84C95C8E68A38F518101455D5BFDD7037D7F5067D3094CAFE21EAF391556C9CDD500530F60935F756BA939ADEE867197B6849045AA29C3BE6F0043FB12C8E7F83275CBA30298BD6474660977D3305E594B736E13AC4FA37BB7371B53452C6BE608EFE13D807D26AD1CFC46B846B3575CE7A6C256D423BA268A275EFF42A8164E015B4CFF3C735DF08B9688DB733D7F21490CC5AEA3BAA7A8287020CA5DD9C50B2F0CAEEF5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "583B3D2D60168144CAA7C9820A2C2591A29B93FD7B9B74851BFDF381BE7AF4F3115E8FEAB240E71591E23DF9E3B21350CA1B7F3A5C54D7CC90595B71FD7E5A03660D129DF01C265847E674D5945736838829293533224EC52B47A1087597DA0B53DB9B1DB0A7E4F1F83B5D3348DB2E6696E2F0001E61B0B458CC84EF103ECA92A8344D24E8DE8F3E264226D56D159D7928953987E3E8008DAE2B384035BE6AD03D56DD3D223F4A5FF5B27994E4F1A96EA5E60F5E395B556608AEB299266201F0A99558CDCC2B60D8E2ECF7F798AE983854282C2FC0BE1454B3DD2E9E4217776459A9865871E7FE57709BE2F489F237F1D8D878F538B87AF68FD8B9146E8AB82F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "B851CD685FC9935D53592811FB07785366481F71F3AC2813821B1D6D246DF93282FE0F09E3A94D294B5889AE233DDF3CA1C29BA0C0ED2B25926A4D3EE0FD63E437A4A5B558E64E82FA501CE3441EC66E20FFD84597805B55562BBB4E2ED9EEF90F1C280C5CC1447C8853F4280B7F2138B58090CF7194B2F161248901896BABEE410B6EBCF88739DAFE9C7DF3DD543D8541075A5A499255B93C1BBF51564E8278B6C5702B698E5818F9F307F112AFD96287E394A5ABDCFDC87C1E9E4C0FA5CF540A5EED59D3389B2C37A8CCA2634539A765C96969F9FFCB2DA68D990A127689D278195FE59A17AB1C755AE5F65CFCC871C9560256566B9E10568DC9036C6ABA0B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "DEA319A725D2ACDD13B2F18886F2593DEEB87EFEC4B59FB882DAEB8A5B662D906ABC8C9E11E3D306EB357F60328ADBA7E4646268D8B738420440A8B071D6B31723D09B978FD80EF75D2586A6F2E47F337A21FE000E4D5EC20DF2E040DAD3CBBA9756DFD1E29D051DBFADABB9A1075C458F6D35C834C274E67964FFBD9F22F5DC5EE415A517A716045BB62872601185354CFC6D1BCA98F5858491AA756BC7D0A323D4D5141DE5C168FC0663648D59B678F3CEF8AC127ADAA1E50C14243D39872A05D2E3D1ABF7DA38579465769DE1519867DA36D6561FECDBAE0385F81C7DA508C84F7541216B7A6ACE1714D244036EC3DF092A136AB21C833BACF4A36176645D";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "EF67ED04E7F74BC4E29C259A24682A29C0FEAA02D5A9CDE9FBA3AEB0B5615F8265998206CFBF43326FBE5081359D0028EB0AC5C4BB15F22A9FC955151EA21122B7C0C66FA65FA0248F2877B813B9F17D93779D20FC24ADAA7148C43DD3612C460A95DC3EB9DDAAD63B3900A07DA1FDCCF3CAE1B2F85236E7F1244A736612B88493027BB8ADDFADBC7AAABCD6D3E747C565E3B1DEDF7ABA5163F4E88CBF7EF220286CBF976817C5E74EED95039DDDDD83CAA5A7ECB6BE06AA7FF4C10FDBD7B809A18FE85B43BB4456ED850B48868BC6DDDE782D9D5AD594256D9ABF3AD7BF0FBEA20112CC1F2923378C2D6927121A61F70D5CDA761B090AAEB6F997262CF950E8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "F1C3C2B14D5FF85A9895FDA36BC50EBAAE5A06E8F0C6850BF3C0CB010544C7332AC74CA14267D49E4E5FCEF951430AE1BA38E2C285FCEBBBA7B21EFFB727ABA917C00C64DD01CA53F9FB42C0419E74E94942CB871A083FAEB2927FC21E63DB8385E6A8DE88174F023A2443413ABF43DA694EE4D68666AE86B12F903EDECA1128663421930AC9A140EB014FFD45DC35FD635CF65786AD49FA99417B76E2991E679F8F516D33D038A0B633E74743066ED1655E9525F75B81F832400A64E07D45CE608A3E4B65CC9109D3E6351137FBA4DF66E09E555CDE921C27AED95EB4555EC57F5A53D0288FDA8D902F5979130C9DF7312AF5859045E8C75F1F07AC2EF73371";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "F37CFD5009DB3343F570ACA833C2CCEEA57F9C3FE356328D422D3248662CE81DC72AC54722A83C23AAB19FDA9370B6FE9338C7C4B0AE90978FEFFB134A3772DEA247B985E6FB94B9433DB28C4916616888456AD682E6396279217327C295317140672D2BB5B4A0A9B34D8C8E6CE83B11212E6295523FBDF57691AAA6414F9D8A8D0E22C93C795EF33A8BB9E41ABBB6420478BF1236957BBF7BF49DA9191F61F847C5AA0B64BCEF31256C7804562E13E04AE23F28401EA0C616DF30813C40C27672B7E709A0A89F955AD9781AF2C76C429988475E14C9E07B1B333A4E5694C00AD644D315FAD7AC1DB05AC619AA3C6F40F5147D9600A757BA99D96129FB0075D7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "EA19710E75F7890DE60482B1EF6C0137F01B67C3BAD502BF6ABE447402883368772A936896AF40EA8A627F4754723A441C7BC48EC7F64E42F71AE644B0D174F568948D2C9DB930876B2B9C68F5466E6DFC1134AB75C7A233D0044BBA35823E400B3D528A57FD849E23F51BED0BC05EB3BEF764818A71C3F91BC91FFA43A28E2AF4A0D016E0484C81947AD8B486024D87709401035450609C3ED3F5907FCCA3292DFF695DD6405B518DB68992F7549837F44145ABDC9E731EC7C8C7386154E6DF28D9447EB39D4B8C792E2957FB5BA58A49F09DC7594F701D5F2511419380A1B3DD0F1E5736FDC1458987AF21FC94297B453EE4032D54D2769A90F7AA403B851F";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "0970199E6176313AF1A6A476EFC9EA3F3FEEB7532343D944FE368F1BCEBA62FB5C78882EDD674E3F988CD2BE53F5CE40E4FB0937A301CC6FDB37DE1286440625BD196A94CC39888CEE1DF8F020319E115BDA7BC9F56F2669DCD2D979AC484D0717FB62911137F1B5B7D5930BFAA5EA7096F8D6A32DA3EDAB48FF3F80C751E1BEC128B9044EF5C7959634F70E0B97EFEA0E2F5DA8EF2A689687EE8D573B4E5C15CDE9E6FE12B109542DE06F5024749B0F268ADABA7000A0E90E5E8FE0D833D37C0A03DFEC001D5044A11C5309288298CB8555FC4F0B188A5D1F2E665D04994AA78620D212792D1D39B0F56F1BC5258F03075F5019140175160DC84F6B8ACDFF36";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "05EAAC9A278D560FA659B090082A7ADC63575B28055692C4564804DEAF7B59F3C007CB1263BDD2E6F37E7E2DF19CA2A0F05B40804BAFE7391EB212379917330021E2EF913FF95600EBD9FD5CF2E145C19F058A659D4C7DFE23518DAC12E0245F8600369942713782C99727EB5579CBAADBCAEB8C2126E5597AFF84E41A05D2428D6BECC390F90A4FE6BA491A92E3CCCE0FF7E46A290607DB31D9C1489C07DB873367D37DC49F00947DC9F1FD9BD8CEC8EEDAD24E418233C2D89BE9C60749F662AD68F3BECBE3AFF715B423F0A36E61A84132BE9EBE1AF4ADC93F55743A40B198F80B680039FB64DD3885AA1474BDFBF167C4A7CAA00A9657B330CB9464F5CEDC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "1D2FB6FBCE501C55DFBE36130398645FC3FD66C4F8B40C91EB78EF1444848CFE08BCBAFA576F44A71CA8B25D86BB3613673E11A724AD62BC9D207F07FD0BFAF11B716C57851379B58FF4426684F665FD505AE2E4532A982E8501752B3C015538AEF0F562979AAFA4154D41EAC5E92FFC14E6D79EB0A2A9AF086F19EB9139604943465A5E6780012A8B0EC8DA98220051BB97C9EA213F8BE9002FCB6E6545798F58A056360474C047C5A3678A2C1808A1F8F68266100B0E22AF92B35B863CE0328EDFA78C05A4204F520AB5D6D511F331195AE4A69880F7FFD358147E679FB246B104A61080F1D0917AC102506BBCA76D5A6FF4EAE3EEF19BB83A796E9B45FF2F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "894A3D79FFADC71BA744E53B4D147D50A7E7D65898CA0CA124FC8A3A8437C8975672403C9232D3F97F4D53093219BD51F5CD43C1860B5890EB6D1E4BD5DBCCF14E15565FFA123F98C10D29F076CB31D1317D7F3EB2A7A4330665E0AB0D36685612E099CF15D4E24FC07BF9AB3E7FBA4670A703403041340B0D611CDE47E188AE29BBDA4EE313AC650AC657BC8E8CDD77D79AC03033ADB5919C1150CC3EE2BF8AA367058B8E21B858A9228348D47277F03DA71C655BF0E94711B31F55B675B4E140A5E82BE5F39DF5E59D6248244C3A055E568F14F274E65710350834EE508C7978CA5EA3B729C5A61FB9A81716B98F72FCAAD81913DAF8BA29D2636E1149D190";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "B727F0DDCB01EBE6ED41DB5A63EB0D8E87764E8C6D9F48B1485667FFF5230F15C8610E8D97AE874AEDE10F25E52245AA78B8210F803A0C288541C344CD15640FC068BD9F1B4400F948F98E3741512F3FA18AE54FFF2B7FA58D95BCEFAC24A26C63FE03FEEBFD53EE91A8756C1C631AD35219095389ED75776E716CF4D32947170C7B40D94B1864715CEE9E6C4082C68C87D438D23B6D877E3E3A7DE56DEE37ED4A2BB48CD646B5430F238640E22026EABE72F75F95E6C695978F67E362A39B57F3C919BCFCCE47824CA85608AEAF68605EEBE50A5D40E489B099B2C5B09C5BDCFF08A2A9C77CA9810F21283CB86141B8F0A36B24B232CFDCB34F31C52568CF73";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "5C7C34EF5285D27F02D193CB41DF58B496833D24C01A61C133E740456B1CF6C98FDCCA0650CF2EBE0CA693A5F700390F3F7D2C853DCAD9872F634A00D6C10D69F5A56D22E027A9414C22CFE4AFF478125AEDC1A8528744259DBACA4B34F12111D06C0C6F783A4E95E02015C573BFD385452AB87D806ED0281A1C8C492F3FB6CCABD4403DC91A6CBCF94EFD86490DCBDAA44410EEF6EAAD0AE4041632E75B569C1625C07162EE0F12D4EC0DE38AABC121082D2C906EBA44776DCDF8111DE9365F227080F20D56509AA2BBD367E609BA8E0951BAF1AB8D7D38CA300D7AB8E2C174481B498E262BC935D9209D27A6EDE7615B277880BEF85B03695EB022A30BD45A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "ABEEB428BAC9DA37C87910C19CD039E6A70168E6BE5CAC85B27F5F1BE143900EF8AF8DB5B86A2274F8953820B77D249C8939B1E3EA916F60FBFFB2CA279E53593BCD59B3EB5EFC5A5CF9C572E348BAD50F2225579229091BEDB0F324A86046B610E1599E904A8F4BBD5ECF360157A14BC792BBC8E6701E7C4A104FC5E590AF1F6F85B898410669B9C5E4974121226347B1D4DA5F92A5A6D8FF98036254CA26FF68A70F6E29A9752DE53390DFEFA21F536EEDA9A60039996EAAB2177CA0C498D8830863A23010C09AFEA9DBCC7C64DE38B7539F54B3704FEE74C5CF691D25F1F574903F5D365D62226C6DC1710E4B57EADB49822A5623BBCE94960377E4038061";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "8B6E66B186D2DD704940B38248B3BA0321D633E49D39882974EB4E6099E8E23E77DEB97A83B7691F02849875100C7AAE7C4D3C899D1618C6FEA1EC02A093FC9C34DA3BE7D295CB0F4C0C64DB33B62B69BBCBFC349E4D599A4DB23D1C2C49161C22DBA53B09602DB154FAECD8021AE1DD13B48EFC2CA13CF93A8587D46F32BF816E276630682A215D25DD486124A1024B4B14690625D6362BF676BE08B095FBE8CFBCA229202A80EA14F2081CA4E5A27558A28DE4F5B80601DD3D41D09849B5B73CF6403DC2579C356504CA5A368FED58A6E337A3EB71D50828DB807381E093F191F1B5A746757A6444CFFF2A184E4E053119BD6327B845B0F4D8A4D50ED7FCDD";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .mem_init3 = "562696CC423E342421529B4007425DC128950216AAE6606756824DE3B252966AAB5B582545F9870F67006B07558A99B08CEBB97639362CCCE82E7F9ECDE64B7EE3F73DEAA8501639B3C77648DDC085613D9DAF074C0EDA4DA4C371A5A1F2BB4C35B13C626AA0E6C540CC7A63280DE3742456FED1A28D83339A29F4BB75F34F612434A3E9A407C4EAD4262D4A1CE0AB6F8A62239BC8148B8B7FE3605448A0F15BD22FE692744076B0609640E2DD2EBF4548C9F161E32DD5489C11960D79822260E1E8BB88251925F3794BC2B3A149490CE2C63464E015495F981827454AC2A32F8326B2058857169D33C325E5F56CC850EC78A10BAF3B29A4FE3F8EA840B66428";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .mem_init2 = "1C9C11121EF6B5CB555A9FFCA8D7A43E26BAD21D3D2F730C2BF7BB572D88A0FAA8EF0564CB5F488511625C01EF18F449DC7A459F2FE8B2615C853F29D25C9CBC5CDFADBD5457FA4790E95F59EF4C0D4EC9C37C7A9BCF72DBACFC7213EF16A9803E99C681455635566679F847079254E7124371B36D10199745EB3805A648B0FA8B44D5F5B634A67306AAC2BEF821CF07B93729CD273012493AA2D15B27247EB1F7C86969023597C5DDE6074BDED6A2AA525E5A474797C5EA4FE3C132FA60E816E192E696706E028D9DD7521E18EEBB78B765483A3D1BF81D0140EC10FA48D19ED5513FB8C1F81AA4DDF3EB9F4D573034DA15662FE403897279BD5C8742E0370B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .mem_init1 = "250316AFA097B8F1076D4F4434488AB30F67C2DBD6EF5B847B9DB730299DA044F5B2926A68348BDFC64698D4590E705F9CC4C38A30EAEF4B8AA01FA0AB4889F1993AB0F58FC58A6F93DE12EF5941D44BC7D687FFF65B2573D656F1056CF634F4C8E84F937BA499E8E043BA3DC4828AD2559B25635A8D032CF302C7BAE0CF76BAA14FFBFDE83E09B41073A11A0BAF88393B876BBD4A096C5BDCBA5B55E8F0EB4A3BB03C846A3AD501DA0B5903DBDA0971B53456C1AC5BB546451FCB1ADE86D9B410CD2E12B36CCFF5497F307C80372F5265C241EFB436AAF53B94BEF3AA8323CB498B483DC2160ACE79580E84DF2E8D011CF9EF9EBC4043D3E23D6B488E41BA01";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162 .mem_init0 = "2460CB2A3463770F989D0E9A72E9A8185F0F81408EED27A715020C0242D1D3F9FC149F050A18CCA7FE6C6E956C7AFF75549DF49DA90AC6A8F30433EBF335F2251AAE0960D47104EC291D98096A621C5A9A7970F70E8DB9EBFF84858BB18E9A3F32E7531F898D42F9FD901E7AFCA9B1B6720A7A2D36366FCA270D9FA48C0C12C4205C42C664FD6B7587066BB534BC887FEC91CBCFE13B555DD1E52AA91C87632399286E1ABC5D2722096E6D13C8744185EF03116E77BBEA1937186A9989707CD3AD2D24C20DA0607EDBB4FFFCB9379C1942C780E3E2CC22C3584BBD95C763F128B446B59732C1E95E21EEA48EA4253A075954B5EDC01BD5F723257572901CF0CA";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N39
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a194 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a130~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a162~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .mem_init3 = "AA9FC34E35C8EC0E9C5A81AEB8D6A4FA135FEC969DF07D06834E6C5A83104E01F05858D686420C32F9F5500D183A615B2D9D29104D7040CC182FD846A2A19C463A3B0365D4185DD9D064547A28AC238BAB789649F83F14B821C78B4BE2BF5D81262EC24ED0AB6882AAF33D36EC57257907947844C38C4698E704082C16B4794B23ABFED4E6B0F566C45C06C8B16E5A321CDBBDA3ACFBA0BB4080D1A91DEDC9CDB810D1422B0BA9DD253E0D588E6DDE56C812264D53F28EC14A080FEC4477C1B04720596E6CE7376F56E107A98487AC4A10CDC77AA258091800B2EE0C842DBDC738F4535302F63AEBC3C19F53FDA52B3BFA5371CC4A5489FC61CBCBB083CE7079";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .mem_init2 = "4B4B767299563A426F0F3B300D8EB3B172F2037023DAFD1D14152A9740F3B722E34F0AAA2F28F830ADCEF388B67DD0EE5375F59546B092C1223BD72B94AF62BA171D55D9D78879B934466D89D3130F862DE94181367B1A1523A623B26028DE6D7468DA9145397A56AEE6355485A5E4F73750E7BDACD8EF08F545F823F927FE9DBB171A03DAB87E69139061B1291745A4D661688540EA06D975CAF656CB2D094865F8877149550A04514145E3AC83ECD3A791CA4F5C2D9843A03B7919E9D70D775424D45C64997D27F94019FC700DD930C995950EC2E536EB79A24019BE657D72F588FC62C148A60AE24B5115982C28902A0410AEA10EC11BB8A07B80CBCDCFFB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .mem_init1 = "BB0FFE9F1BE32A3C28271B73C8AFD8837E9109F173E374E939409D69B2B3260C8CCA9D02BF24C800148624362AA022F2FB8F7049DF62C938D882CA77BFF1C3DED21ED6B725805DE7C53B4110BCE3E73CA5FBB70B813E9E059402D93FAB5A87DF03D9222D785805F62FB0640E10BBAF078620902F6CE2EC8738AD028250DE8D70922BF9084E692ABC202B9E47DB123C4AD1BF67FE729E81BEA226906A44C2A230DC8F2586A43561A6EED810B31A20266DF37A88AA6D2E0DB91214CA6E9E274D82676F5EA90311FB04CF2DDC0CF9BB6EC45AABB959563F0C5089D9E184AD4008A152E242365F1B93E826569508CD106D4499EE0A71B8FBF2570489878026B32409";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131 .mem_init0 = "26F011B8417DDBD65333F3E2CA1043F210B514EFDC2EC3C5EC774C6F743FD91481BC837C2E0765F7BC538A675AFDC779F02FECF688FC6CF0B78F65483EA715772EAF0E83DA8751F320C79109EB98746D0DA0579930E9F54730D1032C0A3CF5FC25F5E72693244AFD0DCE6A8FA5B251C32D1108E5A2CFBEE85813733C88B836829FEA7732B8337A34AADA27CC2B541279C0D95CA17759F2810D95E3537A27F85EBC918251EDAD9A5E629DFAF949659A02FD387A44B7A716DE364EFB055AE563892814DAE1941DA2FABECA035C9A981C8BA8139E07E0B37C7BA657DABB63A9B93955A8A9D2872F34785F66122C10CB2D03CD3CD3D643FBD026043E8B307A838818";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "16E2DC065C3D0187F9DFC5CE80B8EB74E36B5B1D48446251B58C2350923ADF8401A4D44E9BBDD08B48BAC1E1C125637F56117EC1E6A640C049A671A79C157788DFC0BFAEB021D6284DB16B0A20B3420D0C0AE5F6BB72B39C50043163390E2F9A86CC2A6DE6A11BAA78FBD0AB28ED8CA9B91DD7D646A24A3DB30480C7C368272B77215EABC25D364EC019DD3E8AB318451B3A75F04EBB6FB1EED86FA0CE241F4EB7D50CCA1DC1D221C9DB78FFAC713CFBFD39137B1B1B9302C54C03E0ED03F969F2F0F0AB110A75161B79ECD8431C850C6FA4C39475EEFC00B1B9B1764D918D464CBEDDE06BCAB5DE0367686E28443FA132440D8628EF84295BBEFBA579912E24";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "F6BFC208B7F6B39A5D0D83B90490AEF73E8B619F4AA6284D0FCECDDBBC1857E60CD0C83F3A7BF4A3E5882A774147EA1EE5218A84881CB861558D2179E78FB9FE37D6F18058A562919F8476B72E723791B47E1C844FEBE911D07E30D5946303A9DF093C2756BA134831182D7219F384F02FCBD49EC65F4727A32138FD82B6D419B2A8D35EAAD3EF50037216571730CF627A4215C743C4AC34072197DBC07F560187167E0C7463FC7691EFB235204357F2114812CD851A3C29987FB3234F28305CCB68CD7A0FAB2EE32C2D4902ED1B684DCA0AF36F984768F7414C226D0D9F25CB870DC65773394ADF16C09E30362C430F670A02B92D7ED9CD38906D8400D333A0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "2DE3E35B7B34F451557472ABD3541B6DAAA0A14F15A3EB41E1635D038D143538764BB2945CDBB27303E80AE4F4645832155CA1050850F1D8F1731934BB19CF4224E3CD84453E424D3E617782D6C01F3E04A0F7A5BBA9235928D1F9F2C5598CD5C10DF6CA1EE0900CD7484131833E57D7944BA2329DBE86783E93F114048BDBBEC283B68C12126FEAB1A1C96D2080961F67569A700B21218BC5C87E9B36F5338EEB99110ED3718EE544D639D6B62DB5075E298226CC975A6C50182415FD94DA4415500822EDACAAD0E255FCEF37CCA6349A51779948588C19204D84E7BF9DB018F4972D1C9A0F5F3CFDACA05C507176E2DDACA976E389D31ECEB0D0F23B0444BE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "E48411AD15ACA5E25F39F7DC44F3E7BC01083DC5163531BE8820D94A4FEF270ACB8078B42562B1A9344A4703005099E19EE51FDA1AE14760DEB15E3E1C546C7B95695E4CA9A7B3C680CCE753B654E8264B8FB5B6523FAC9D5BA85044EE08B1336C54D4F3C5EC80E5CE874228EF890E7CB71E39CF4318D23618EF0594B6B67ADA224E8FB670FABD07D448B2C1889CCAB7A9E65E58B9770E9EF55A2F566B6BA979E0B9B6757A75645A61B616642FA44CB40BECECF8A3272BC7F3A3C812B6666A68B8C5768AEBA80C46280E6EF50695A687C5B38D82CF146BBDEFB1DE6DBAD45849CD085F1185A30957D4178E123FEB017914628BBDF3EDBD467AD7CC2662043B5E";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "BAD4B560BAB2A50DE2CB5D5366D2F357A002F3D1FEEC0C9C31F25A96E00A46028D062B8BBCFE2FF3687FD5A023D67C962142BF8721666F986EA5CDD4CBA93535877314209B62E78615510AAC2617E47B1CEF053D2F7D8916F078FB978F0FA7E72AAF55881779171138FA8E796E2696C375C1572AB7158F7406E4BAC8B37F6561B56E2499E199BF1A600A181D028BA16D67C9ED4570437622B9140DFBE6F4B47E85C9C41F88F316DD183DC51797E9644F14658672F35FFECFE20E743974709784F84DA21D588DBB16D114BA350646A7772F660858FB498D7DD03EEA1F225F2D509827F249CFC0FAB5011BFCFE1FAC513793945C97EEC4CD17A14DD00DB8D19A32";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "A8F3B9E9F6869F60E9112008C5A103E36598685D0E5A6AE5F6C9F7D09EA3166FB09324848B77FD811A67C5105A7643B3B84510D92B9AC062F6D04B7F554423680984D35DC570EBB89F718EE193EC77D093B53042BF0CB62EA67CFB5ACF6D7EC87EEF814F9781350738DF3211D7CEB7A9325DCFE8D7110AFFA9448FBDEFAB5B84BFCDE7B98F5AA6A9A6412F9274C58C4015D8B0B3D630AC85F9FF3A542773F7DD8CCFF1F51B21BD401CA9E8BC90F12395286BB767D83D12B2B986FF3C889F36E3A6653BC84B2AA84B10BCCCFB5E21F1F6AC5942BE98E042D5B93A015F4B23DFB0364E386E0D8B11982FEBF395B37D557FDDCF0FE44D0B99D98C7B0200DC4F9342";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "74D30A3ABDA68E79AFA8360087ED690DAD43D291C7FD0496FDAF95241EEF1DBA12A06D2F6DC1746C174A55F1256CABE3BB38632B05C9A4422CC619C8F23CD27563A96DBC8639ACA170589753E9AEB1043AD0341B97994828BFEE222E2D5BBA5938E333D09B08CF87A163F4FE32290255B8E2CD17BA89C0AEABFDB3B4ADC9420078AEE696EA6C21BE0CBC04C3B5E110868B05131F3E8E1B32BC4D41325E90AE6906D82C9D549D4447E717675DFB68A2CAF91BB844011FC02AB8F54FFA2CCFE8A134326A517E67CBFC9E9C0FDECB87F6CDC8158A8D788A404C507682E44A45A9915CDEB89118ACB89D10FAE9DABEF377717B98CD0038524FB5F94437AFAA392169";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "B4B111BC4731D711E54B48CC250EAD9B97A0D718B811435F69753B0AE2C7C27F3732B2319FD1528483707A93921866B34518A5EFB73325CABD4E4BBF1FB422F11C30D6DAFE9D0AEF1F70B9EF7C27C64ED75D0F3CF179B96F18AC39071C8F5469A4BF69D4E189EB6A2B51CF02F206088D52E794C13C9FAD471087F4A00AE365212C566B9EA2BE721889E1C091683FCB6E0A9A7583824D328E7CB695AFBF27F26D2B48ECBBF814B176419E9B0A1E5C8F060222ED659DABB1D0618C52BC60877150467B5F83328327A8840022992E00C5DECAC44F690210633B754D8DBFF32B2BD97A0BFDFDE0106B590394DC5E1C8E86D044FE9D8019339F4331E2AC824BEB6305";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "C2CF0BBBBF8E86697BB48332C77FD4CDA5EA097E5C717F1B441B8EC4273F717DD39B24F73E589FA990FD8A6BACC2120B93EFFA7D88EF41E29B320E365682136817F324ABA6AA03F62CEF88FCCF4AA746925F47858FE78630C23C5189FF12BAB75E7F48198D21D4D35A033BE24491A84915F67D2D596C80672D22BFD2BC5585E9F23ABCA5E0E9C509C30738C13F872702DC6BDB16F68B1D2A0A90C426BAB0067AAD583CDA1E690B22B15EB67575A0ABCE301C7BE5BD1D22E83C9DB9C62181853C352B2B83A527FE19ABD46CD390DC33A3075AED76BEC3C2142E0256E413EE3E0E311A49C6B5DD3FB7D8BDDACF229909F00D2503D6CBA4F0D5BD0C25F1CA9798BB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "B1AECD9739BC12D2397B2D6FFF69C36FF5E9E3B54AB677988CB63BA3F8902DFB680F33114A3C1A206CA95FB85DAFF78C8079D7C2863069588995A7DBA85261282D69A78AFF3E070A070BF1A9975066F1C5EC4FAEEC4F1BBD6D3C6C3471E62F69EC712F37C62E4DCF4DF69CCC8147F6E04AE79EDE0088DCBFADA22EB5EFA3212B81FC07E0BE9163FB6F48DB5966B3218C0DE12F3260951973C9A967F78C54E9125AA3FE70C5AC9E03442AAFAE9EBBCC8E12F615167A742A2BE415B9C67A9BDE793EBABCB5282EF2314CA9D095608B2F81FB1CDDBEC16DAA93CD431639EF0BBE22520FC6B6C9ED6659B6F647D7B83DC7432F6D8D40EBBCB977D5760B89C461E163";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "8A50C7B9A0A4DD3283B4A538AA7AF1BED10605378F896D68C54A3CC456ADEE5D787A1C6081912BFCD320A28F705BCE737B6488C64B01F1CFD5D6163D1F513267810113E466418226B705D05FC7C61E999F6854563F7013303DACCA4308E93DC444EC9D3676688348911D17BD2AD50E59F92F15E584EAD741B8FDCBED1C7DC37F5009FB345C24A43F33E212CBE8590AC29C41ED05D4285367D028CF171CA364725632F1515E7957EF5D570991CBF536CB1F04C4FEF46540F558C90D865946482CE0FBC3F8D478F58B1FAA0D1836C9A611F891787E1BE7AF6743CDE4E95CB55C05CF332EEB222A60D09EA1D6A87D9E63F5DD5391DD3753B7107381DD629CF75172";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "BB4D5E420E464661A05F190259BB0199C56DC27DE1850128F805FFE34B9AB7D3B42C4A165BC8C8C02F1D36F99C477AC53BEE462ADF9F6D4CC8DDD05308D4CBD5D45D783D4AF9781A449AB6B8A3A1DCEF9562AD1F063B82DAC5A0E3C53E36B9E22929598E948E506F7E7E3DE4C6864E5ECCDBA69A80D45DA5EED110359BFDE757BCCDA0A3264CE5F4AF5C324F3ACC79DE9A20896B01AD93128AE72CFD1C351E65B1CF73B08DD52C5C18BD4E893618E56B808F515F766C135AC6AFEC7ADDD53A7D3DEB1CD2944C4EF788B5A360256976C33136CFF00AD24E839E381D114FBB1974496919C4726A0C9D5B0BFE841C90D82B543A660B569E72B94D89ED6AB645C112";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FA1C3C2706BA1DEE1C4AA6C8793064CB0C210ADB3FA3E09FDEFF4E6E778C850AC398DBCD14803BD5F412BBBB079EF89764EF8CED38BEB290CD02059C3CE3B98808AA94F2F44B269424B19FBD8396BEAD72C31155D28A519AB908878C54617675B538BC6232A83D61731D0B7CB7AE9DB43A08BFCA960C6AAD9C6B1E9D87937DF69CF98903310F506F4CA7BEC07629E7D80E7F94F9037CBBF05ED07D85E84005DC3182B0FD9C7BA3D39E799ED966DF2AAC06FFFB49F6754E087195EB82136D74DD1FADA8EBF683F4C481E8B6F81907C1EBE5A4BCA2A112EDA007EF640DDEA314806BFE2D8C5511B65A986738B2309EBDC7A9F65531C5DBF48A2BD973927BC3156A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "44C556CB68E62D8B074774465CDC5CDF053ADA762CF90B9E2081C31367DFE18E3B2855F40320CB7088D8D43E1222876110C7E509F4BB42BFBDFF4EB946B843E8E0BEEA8196A484383E6445630D2F25E6015EF76D7C3968A58E493AF6E71B80940AABA17D465C5926A45AB4467B7CF0564253CBFACA189E7EA493C6960D6DAB828B3251225790A6B4E3E763FC4142A89B76F7C5F8DC61D877217EA4CAC38E769D0B922408ADBE13A7561FAB5EF37F0702E0C4557F9FF6DF5266214CC5587187476523027D7DA29C3C3FB457C8A2378C18221DAB5E20D36F1DD3473BD6B9AD3D4170EB88A7B43D9843CEFB6DD4ECCE2B45372D231A096BAA0104CBBE797D8AEE8D";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0E4053A572000B6C4971CDB602042A472DCCCFD62B2A62CE8969CFA0AAB6BCF48CF9DF5CC2DAC202C3CA0944ADAFC9D71F71B0C3B514BB8815D8FEC53A788139725C78332BF9F51645A0D8CF066AD823FCDEECEA7980198416C0A5AE581A491DC76AF8D2CEAD0E1BE2F5D6D863892B1414F21150CA4442A63383F470F4FFAA1C44AF9D75003314D2EBE7EFC66EFF03E532CED501311C0AB1C77434770B3E6E7C0DC2353909CAD06862383AFC8DB882DA31C59E9E69D3DDE00D55334234FD6B685F66B2C3DA83D8F8891A695AF643B18C5BF51931CD02F6E15AD7C89D14C2DAEE9ACD90743CFD91B34A6BB3489804107D1D990A2564CD9F2F1D15100E782142ED";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "13D057493C7854318781F63623FD81B15040182A43BCE4F8CB3B012DE632902B25C25BFF30564B8E2D47E2F0B3CD38DF8E2AC79425C03E82130B52956AB9131B0B5FAC4E048E1E69988AE97CBA8559528BC4ECA0245646C5AD39B0C24A47659F506F2BB87A9638515C9BE1CFF954FBE598D3BCF66BFFD828F728D874DF2BEC304B557399743925E6325E14BAB196AA97A4E7DFFED3F50D33F59BDCC88972028F3BC8F4FD735CE288593EE9B9F35AB9AA5E7DD8AE976381624ECC04C3A12E59AFA501D1837C6F19A924B2AF9C10CC03186F9A2738695739E82D6E7C5DA53973CC8E91E5346FD1A9E93C0C226EED3BD1B32E96B7D65D2AA17D60CAEFB051F82352";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout  & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .mem_init3 = "A3FE2FFDB40681D043D93AC5CAE808E6EC0049C88F806B3161FEC5774DD6E895E78D11FEF421FCC06839A6C5CCF1E1CF143142F3DC5298E4280D2BB9689CA4467656FA1778415950F92A8B7CAA5CC45DC954529FD155A03E71A304C5509873AF50E3483879B1C3846EE9F06E4084CE82135FCC8CCEB4E9843414D776A7A3B0FC587F0C37C3EA0D9D0C57314CF69BA5559619C6E1499063439AA97EBF32AEC6EDCCBDA6B1B33FAB82FD97799488C204332FFDBA5C218EB315ECB631F9FC040A725CC80B82B3234941C2CF2CE3FC91D5258904A128AC7A3BBB8F7D5BD11C15FD512E864653C84895A6D130C62E85057CB3CD8568182C52499F4EA842510A471E4F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .mem_init2 = "0C42C5BA320A2277C798E367B0C1AF68B11AB3F744A324F7833D63BCDA8A96D730B5FBAC177EDCA56317C66209848EEDD31D803C408C906B25AAEBFB155E69E643168279EBDF6689209AE69B6072A06F0051DD23F82623BCFD526111685EBCDD47531F3C2F72E9D3BA1DFCF696520152FCF02B686453022385AA1F2D415AAF744FC3FB7489C6A1462AA2F5307931A539B11EAEFE96062B68238EE0F6F65D80F01860E2DABF84BAF9156DF422A32F3F4FDC0F0636AC3B1C308C05A3257951069B4EA618E54BB8507FD81BE63972002751926767DFC2CD28A55A522F44AB835D861AA53380A728598D6DA5008610D4A74373FBF3F13EE9289BACA2D8FC566DABAD";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .mem_init1 = "F54A4B9F63FC500F6E24200E1DA33DE5610B5CFDB07091794FC54A1B6D13E09A52CF168ACA31A7E8F5A757D020AFF3B4E14BCDA1046004A067D8C912419D0F373CF33A353D5AD6808025558D3BF1CE0E03857A1F0E02CD80ED50C605582C68F136E4F93E84F502DB4B340E2F868E2594632D06CFEF2E057BD109661DDEECFC8034F6B3EFA6E5677D1DC5A129839E4E29BE3C3B84DC6ED6BBA814DEFBFBCF045AA084612EA77D08AF9E49F3A6A46730E94398923D9E62C24EAAEA3BC42106E76C3A92435C108DC388A907E7F7C17F9CB17C6E844D1464237336E9AD7E08F2CF402BCB511FF99E6D71B59204E7AC8832462C78ADEA4F91DBF06B2449DDF8E85B49";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163 .mem_init0 = "B7F5BBB25002F4E24A6D815E5E5EA4F51FC569D3139CA9ECC4BCAC2EF9498BD0BB6EF4F67859953BACE7A8C162EF419286018A93EBC379AE0B67D81AED812CBB251BBCD0E640175063FD0E6F664D125C7D8D1CFA01C45B0DC1ED66B9AFABDB42CE0E28DBFD305C6A4CB9F8A6A61DF6FD353417382D383FA7BA54942047E869F04FC8CCF508C0D1A45B4646B38150838AB29124422CCA8EACBEEF17487FDD2ACA51098810E5A128DDB3F692FC0F8FF4B43EE0913C8C924C875358413FDE6B11B9A1E947E6C28A1D514EA09AD7A299A2F16B0172E59855BD8324DB779F0E5DCB5D3BBAE32496822C9806A4D1FA9E2D3934221C219C7ADCF522991C35753A4B1E46";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N48
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a195 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a195 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a131~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a163~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "9557185CCD084B2B38DAB299212017EA9EFEFE0E4AC3108E0F6F6C6AB8E12C372EE6EEACD170C122407F9D8EF244C2AFC87A8F1180D3499A21D60611853DAA9B72B1F8A30310755A254AE57D7CEE3445AB34368025578D0E2212B7FE4C71C890B635CCB4FCAE255DD392056FFC8A0D30629D18C2166D0142983FE2F490A4E8DE67F608CA4C070843C54DF48EC4B400EEC684BF95E143C7E97FDC84259EB4F920D458A8ED81CD4F47B5AF93F6A2DD197A746B04B0BFC4FF0AB01BCF336C289E7EB28564C0891E3A586025B9AD22C55F6E21B88C91375A43F69D1736B8EDCBB847C56BF6CF7CD8AEAE7B2E0FC824CB3F05E01025CDA4C01557D11B385332833DE8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "7FC257739C3C5145EF2F075FE02DF41C300BEF5D4FB8D7F71C2284CECAC70DD9E75CC760A0891585FDEF95283F0819359D7539509B9A83C8C90E331F7B654F03B3CDA718749B86BFB60494F5E4A627EACC4258D0A3F724149AFD18289821AFAD8F9900729DAE72481C8BD16D706350D1040EF7A4A2FD5FC2608D1A07A266BE2D2AF85B2EFD1775822093D0A543361C7483AB8CD6DD6A1CBAD85AD4796AA2482BB3F32E27AA010A1152F12A3C3997535ED1E9C501062BBB61B76C6FD4F3B5A6E346F9E683ACC1216AF2D65CDFD2D636AFD213790ABAB080427DFA574B19D18C40D05E9F165EFB07DD3C8ED8919639FDD72017B8998848C7A9369C8FE5BEA1A7BD";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "3A44BE4655859DA9D24363ED7AAEEDC20E2BA793935D32A310F2FB9926E7FC6CEFC414B07389DBAF39021B3FCE13065E13BDBFF03CC90EF3DCD6A501511EB5305A0BD16DE8B8EBA117601CDEEBB0DBF9016C1AEE4D4DF3620C6F46DDA817425F782B51DBE8C3CBB29FBDE83E55C02726313C9B843F27884225F671A3F006F0F3E82622D85F13EC1427EAC4A023D307A3E63235EDC1CB845053A4CE30FB7DF2A804EE1069B1F9817BFAEE4EA162A1BA90985E382E6B43008012A6B02CD4580D2831F6584D3CD20CF761056F58BE0D42C75D7FE94F90A9C42BB7B2A80505445BE4BFC271BF73F54EC0C4BA5641F24307BE18C6DB93E848EC9694205D8B68644D49";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "719570E93DA62EA80C3249A8EF2025F6462BC38EB9A8BF3AE84FFF0F820ACB63CE7B49F7F5E144F4741A2AB55DE8D63939D1D655523CFB4715EE7715B4F2D77E1A3D246A0725DAE4AFD77E57E53A42BAE2D95E1160AA9A1ECCC8B38DA3B62640949835C12B83BD4B93B803AA5EF045F061A75DF8B3183C3E7D9BE39E96F6CA23ADE829869D047C292294EA285E1057DB56283CE809DA559FDE39DA66EEE48E9B0AA14A869999C8CC04270825F2F74F8911EEE85E7F5A4B85310E20194A1DF75FC7A2E9328AAD7D2920266DA444DCA68EA5B68176F41AA4E7C1F5A44654E992157DE388BB9957A66238CE403A5C1D5CE0D33D32301829E5483AE1B3E48920A12C";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "CF48400DC800791BF317FB8027380C3CEFA63082710C8397F9D6516319104F952E078ED9C656B8306836AD8C57D763DA097F432C9A376273880BD447D82D05EB278BB0CBC8C52C1131C34D437BD732048234730A9CAF50B4574A4219872EB8E44B8EE545CB2BAE87FA817143231640F2809993FCADE9D251C5AC80830E753489CF349157932CF68C1F7166D1955D9AB889AB31B96FCF539522B32A9A58BD19C9F6E4D4FDC29F4BCC7EABFF0BACFEEAEEF6DCCF2E1FBDABB1A2DB16AC2243B5D11847D6E3F9B150C32110E3D339E0F688A888B1BB67B9FBA20E55265D3A9A7ED0EF6EF604CD3E55EB5035E4438DB6F6CF6C10EC6EB055B80C5CC312E1C79C9497";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "932FB3FE44037D405B74F9332CD56DAF3F88FFAA9F42625808A18C645AC443A9AE74A6183869C84D721116E42E5E779294F8E98224809174BC49A35F7AF4DB1B6E736443AAD32396A8680706D8DA1A900FCAA165354BD784358ECD8041214736425BB5C83660B41C0800FE088FA7196CDF5DCA04A24DF1EFA1B9B1FAF577ED5A56E3CDE6FD94B3F0755E4C1D79347DBC288BF1E8D4E48ED78C50CCB3E1C010523DF4E90283DE360EF865F1EE39E5519A50A47E3034844F2E876003111D5C8792365327EFD71C4198D9DDA424996F57317BEE267D4CF88E79470746D5F58BC746EA0C50C886F553F4CB866B4BED2CEA62F3A8B6CD8D4975638AAD164998F2321B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "B47E81975C7D7E2CEABDDCF7630BA6684EA9FD5E0186D47B7FAED59B72882EACCB56C58664CC3C28D228A19E9EDD301C3048663C99A1F3733EF93041082EAC49263829DA8B98C50400EEF877BD27EE37DB869756B9384CD08E74A3BB2933C37484E0502E439DC075DCFAF005C491052DCBA28D5B4914156ED5D59AA08B0567DC55CD7BC026557CBF3C5B2CADC63A9157104CD844ACE2D06D247E901FF4F8F339A759E0F266A96771736D36C0D918021FCE08252632C9841B6662DDE37DC5E776CE3D432CA2B7B96B892982EBCE6B2B9007B534750928722B8D08F45FAAC71A2DB097BC2CBA9DF6158E99383AF0AA5EAD664948C556D51DF958A5E463B6526AC7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "96928097315F8ED8D16A82CEC06CA40735DFBA005BC44A470B30A0E8AF7C284E10BD35E0E9DF165241374464345BBD6BAF16983D32B35852DDF40E31260D2F5C2EE197B52457DD10DFDC9C2B83C3FF45F5471A515DEBA70209D17347CB77801D4B2A513021498D50AFE4D6A08F82659D700924C491A80457ADBB3A72569F3D1BD5CDBEE17D9261798860AE8D29FBF60DD2AC42EE7AA803D70EEB9EE5B6C91F82322702E30B4F9C7D6D07A714D9956CB828F6316C1CFAC2A34D34C6EE35E472021582A2A8BBFAA5DF73395B038526B18651B3641702621833F0368346895EFFC00E518266C322E60B1971C3772E68325A59DE0CB85E6CEAE964FD2E1664C0FBF1";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "4EBD65C46293AC96B97B98665DDD9364476391EB22AF61297C53B03DC1576B7187C656A9FD0E1F14DB91A2A293C3A15F52EDE75DDBDD0129D7F2196EA2C339893403D65106D7F80D1CB002C93F2BCBA2DCCC8D537E0D9DA4ECF9D21B07A85B3D2B4475050C5C6B3537F83E1BAE91C39F3DFE68CE97FB8D990C7079E6E63E2EC67AD2C46FF5F0332BB977D3A4261CD258622EF23CBEE17887A48D9E7E1E43981EB8971C08C06B8485231C2E8C894C4FFF2FA2FD6D1900726CFB504CC84D7929F7885E6E6DEF24A84B8F14A667CE35ED4618AE13C8FAD8A434E0FB4B3C5616629C4FCDEFDFF75A905A9A6A6C477C8C3CC94D387766959CFB9678FA9BA79B6E92E8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "1C0DC06A4DC807447AC6CA4699BE2A3C037FC1A0C0023C5556F03AFE9A0F2A786A4DC1FDC73B518B740A9369FECA2657E2BB6A67E702FA8A8DE9215D805537719351E93A672CCBF928FCD9F474781422A816A4BCD291FC587A0622CC6E8DADB7D23E16943E8F4CB9A3EF45DA6B169BA36C0BE11B98B433EB0B960F599F7C4958D299DFFC355893FCC67FB85254AA918CBBCD0B8AB50187F3F1DF718DDF365C0218F097E9A9CEF527B66272D51112E0A20445755A7A12CF5948FE2E99D9A6E0453E1619053408C09B58539C6EB55011C03459EEBC622FF55181787DF1FF1B794DEA11804F12B5CD042AA46ECB30E411851EA498875153E46E1E552C689108166F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "C77CD105D854303981A33ECCFA325D163EEC595D6F5628A3EF284644D953AAC07AF958A5B3C47BDB0AF44B8F5C1C3C56BF72A25E5507EA23F828CD7F8E4FB3B0F7C2A8161949A8950F7B3278D1933BAA2AEBFE1E4EF34C25B8E362D9630A83BD177C605FFC061B0A99F338FFEBD7199243D8BB04BF477ABD3B95DB7C15935F7E5AF54A0D870C90483BF4CDB4D3B5714CFCF8D6F1489DF694494D528599F8261C9223F7CCE64C92E0FD43C6CAB3DA8EECF435E62C80BB235382B4DDC583C467DC879FB86ECB04E7EA149F767855475C076978B087D272A6AAA1E7CE1D88AEA68D40E8A6D9AAD83F61678AE694FBBD95DCCBCDC803021EFF1426BADE374CD3B1B6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "15E0315AEB2B2F025E0444C93D7E00E6947BEC14EF48A07DC7089F536B45281EEA28B2B8DE571DFA6216B341A2F83C8CA8AA94F38512CAC34E14F9913477F2A443425F0CAA3BF4EA478A55B193033BFAB6E233970A884933BF2F77A7FD660BE0D16CEF94BAC3DD79BA045BA3EDE0EC9EFA6E93589C104455DEC9EB0EF3F20D396E398EF8371D4EA3A8D509A866D47531B3FAA0289EC4FE040C639DFB1C162DAD3E10ED72DA4321EDE4BCFF5736E703771EFA12014F8B81E7C423ADFBED6C078DB35318C6BF2F8E97DC2192B178B2A6EACEB4B34AF591135AFEAC022CADF6AF6A9FDCB5A10E7EA81B2ECE5F003FF3B55EFF613ED2056A29D2691655DE275F02B5";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "E85F7D689F1E67D62F87D9FA9FBF34943CEBEA4E325A899FD48EE351AD3064AEBC5BE153B10646A1180F259E1711D2246E8AA9F97F96FC80E653C5C0B53C6B6FADF3224DDA1B680DA51AB0192A1DD973B90D2571F008D6083B195E8FC9E1386ABDC1DED3A76F83BE75D5C3ED655741DD2B790F1E7DB254501C83FE1C125DDEC52965DA18C572DEA694EB787B5C07771C036613A52E6ECB1DDB7525DF5445A00766CF8FCCA4363F8A863AEA9F9F33C40463D0C384FD9AAB913D0D42806751AB617E666112B86B66AF1BC1F1D09225F5BCB65356D8914F19F57A8BB4F4F81B373CB2C83A098CB39D123A0423EBC2FDF0C4F2B213CE36781CA9DFBD06366AF259DB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "AC877BC342707969C5BE92460D807FCD9D5A1B62C64522EDF48B9F26AD05266C02BFE855B0113F38981B2F05D863112C0C96A8CAD5EEE137658591BCA90E1AA26B4F1CA696F074A0C2FDCB4BFACBEE3547E347E836D041D18EEDE1763BB0E42ACE6439E00092B495250CA9E99B40A929571F1E59B3C219E7B735F8DA5EBC936ABC94976F79B4891BCC217FF9E4EBD0D4CFCCA2FCDB734973547EA29BB90F28E19A61721E81E25BFE0BBFEAD519136392BDC3C8470FDD373DD2DD944994B1CF5FE1273F1F30391B3C5440A7F13CC0653AF4957FBABCF51A3B21B9F9FA14F766D555C75662B1E096D77242C645BCF3086A3522A2BEC60B2A3C2E05B70D3079A6B5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "F978E92F00623D4429C731AE02FD9D4FAA16726D4145814814893EB5F6BA14638E5C3F48FCAC68E2F7A18A3C6CFB8ADCCEB0EBD94DFE9843488D801F9D79F331D5A59A185E05D5A68342AA815C7DCFEF1CEAAC9BE2A339973D37CE36F21267C730CEBCB5F41BEE22F5138D3F412827C3468EB295040825F939208B024EE246E89BF9836991A235CD6545EA9AB1CA14584DA60CB923824434730AAF203CEBDB7B85BD0DA5C0D1A38D194A1D203B6343023E28DC2BF6BDFFCBBA56B406B4404A0CB432A2F2B7AA1D33B684EF9B986C602EA5267B9DE1B76B9CCA30F209CA9011A321827D9B3A74047186BAF35B44FC1BF7C30819A0E92441AFFD362A7919BEF0B0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "3005514FB804EAB82ACAEC979A969120156E3E8FDB5A7F496F34274F18DCE3E09ED44E4DF98BF60921887FA9AF515775E434AABE345D1D0D5B186CE9D7DCB2CEAC59425BBD760969BAEBB505F4B87872BA4823A011B9152C8188069C13C145C5C8F9C80136B6A521903DDA89117171EB22D5BF52DA0B7526C609A9E8E8BB7D7B1600804E60F93E87068F7FD0BD20BFB2F71A6ACB45016F82CAFEB5CEBEA74780BA94DFEB1EF9AD32976FB16766969D2D91E3AAE3890BA38828300888E3CB7B80D2390151FC8098BEA41592BF370A77FC36B3BF19104C9437659C40400EA98DD8C2E11AF1D75007DC97E0B5CF1A5735A46A3D34A036C3757E910EAB65B81783E5";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N9
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .mem_init3 = "738DB57B2FACFECFF165F0902D6536770041A9C2B94056410761593748B3D6A7DE808E9C6DC79F3BAB0EA7EC8B5E15D25D61656F81BCF93D3F273D5AA55A7804273C040414307D0008754A0A32206BAAF52BA32B29C89FEB11CB61AC412E20336933BC26BD5F1A945C488875D4BB16277953301FB60275C2888ABEF53A8C2926E0021C145245CEB76FFDB3F3869B92A5671DF716107CD5D183E90A891B73B74B1495124817A5E1AFA63EA2247074B8758B1D5A9AEB4EBE07005968D869B5998F7BAA51E1533B3F2D87D847C0214DC53407D550C00E9A4962CA138ED4F9375AD9C1B7A6E831F9991ED08A3B625087EBC45EB89F73255C3C116A66E5218A68E6AB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .mem_init2 = "E872EE2A3A61139FD87B2380E8BD423973A880CCCDF38286E16C6C7D4298346622F31C23E1776A4A9C7465711D2A53C75538FADC59485BACF023E7E91B18A1356B68854BECB0D019A735C82F057488271E2CA6C68EECD1E15E05EB5E5E4AFFD6E550640977356871ED5BB84D8DD5835312FBAF7DCAE027090FE3EA0DDA52458A3B40FCA6ED04B1F29BA938B86798BC23BC4A2376AA201711B2F9E2E49DC102D24E7ABB6B052545E903DFE648CA9769EA949462F048CCCAE4EA6E0123A427E564147512C8CC20BFF11EEE8FDE6A437C76BBB152DD7953D2BD6D19BB39C47B179ABED98DE14D5F4A32529470A29471B50494B51A13A255B9D8B0A7BD4FB36BE887";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .mem_init1 = "D10AF76ABC08B01D5CE800762521FF213E23CC4B5D4A8B0E53D6D506452345809A472C6F1B04637D2F7F1BA709F23E63D6C4832BB7471E3E548F3A01C70561C3B3B82B178841694AC88C714B36588ED3DEBF42ABEDD149F6523230CA52A521553DD0973AB52E1A78D5F8F984DE86511B47324B0975D72EB411EFCC539365973A4452D9B2D297D5D8F91D4F168395640D18F437699A8675388D8733709B077D3181B432DB444A6501E8354ED2AF593EAB5994FE2BECC20F30C40CD767FD1C3F4D679CDAEEAD2BEED002C01A8F0536AF8AA19129BDF4084645E51A8F4422834EB2C6F5D8A33E8CF418B58B0C4BB374D02AA94BC85EC5BCE4C7ADC3FF177370E035";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132 .mem_init0 = "1E8A6C0424E42B9A69111D26F419CBB12347E8952E40CE4B54709D093B1EAC49FBD7AF0076021B1ED374B2EB83E03CC1326C1A7F6A4E64C0BBBA8599D6CE6450B481494DE28F94207CE78B8C8C3751A783AED29E4436B1EE388D7A728F7EF59706AB4AFA20BA990A21F1CB4D84C5D74279618106A11E143606B5FB051A300A13CD8410983C3ECF0FADEF70E492B571D57CC000850A34BEF63438535F0BC91D2B6D35CFDBD6FF9E183DD76CC5B3826691B1DFB2F5D901FAEB504CCD895282FB8B257CC616F8AE77EC3888B57706018327EE1F6F61C396CBCA22890368F6ED15E00CA4B874FC6DE49C1C517C2874FA7E94E04813B2F03686CD510AA3EF6DC52752";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .mem_init3 = "23FB868DB1D798F9615340318A61A4A552187071039D3EEAFE3D51D5F9D22A95E752C61833545AAD7F1B75C7B5723E5A8A968C7A46BF7A0B60B6FA1ACF90F9D05AC16422BFFC3E1F24B41245E25E2008756E33AC3E1E209B12CB062DA7A2E30C0368BD058561761D6A2C40D2AECFC7C95ABB319BA69C84132E92C06BD96EA7991D98260828CF12D3ECB066E4FCEB1F18FF5A44890229C3010B0382307F0FAB49B45BAB0080BD339ECBB898D7AEAF1C3D5D57D131EE0E8C663B6F934640FB6D2A81E8A13E77E4715E726977FB8ED805E6AA5BA55BE7F80EFE1BDD0C4C2DA444779156134CDC4D40D9000AC4283E0FEB7FE37A78F5EA2D41BE872BDAE84DD50DEA";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .mem_init2 = "F7932463AE5E3C63B99CBBF422723FB972CFCB06B20978C2A305DCA12C7B97C02EFE9A1D8D9207D996D0958D2AC0AF833B4C2E57EDA97AA2609129B699D64457318F595CF792D86FAB9948CC28ABD61FFE09842A49EA848D3D3A7266D890001C3CAFC57B3BAA0F0B3338618394AE1B7342D2D567557DEAA636D0D595AA7420003853832216AB80DC8D605CFF015AF052FC623E51931B0A09C5F7EFCB25A621C3DBEAA462BFAF35CC84E490DC74AE26173B5A0EEC4BD83F909F043AF3D4008716FC954AAFECD61595487BC08E97957CC688918D4BC12D65BD607CD08048BEB437E946733CB7C609F5BF8F394BB156AB830A43847BEEB5A484314A88964D639DAB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .mem_init1 = "628E757214076BB275C1AEDB2C1B0E1E0DDAB4910FD374ACB1827BFC504EEC6E517AB2C10D24740349AD0F9ABBCE98EA808CCD9299986FDF3FDBDDEBE62C86FCA14EDA958C9F6D5F9B37FF9904BD3CB08BDD2EB396D5EF89B498F2287E0AA03DD78144E5B11127C3832608461F80F354414D31D436E241F059F1B194910F3DCC3F38A930B679C2BCD6DAB2C3E0B481D93F5A9DCA52E5275122540D0C07AC7EAD49669D7467E22FC9F600B29EBCD25739F37F7B0FE82F5173F0179120D813AD9A348728C9E77B706868EF5878F1A49EAA8C90CED8C2759DEBF4752DA6443311BCA8FA32E13FC7B8580D51A7D40553AF4B10F2313DD7A57E34417C22AA7CD90985";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164 .mem_init0 = "9FB63AD532F607165E5842C5A4A727F31DE3B0C1941B8F1B957B9F59A6A8945F20402307CDB4D68CABCC28B4DBEF6651747BB61330CA6ED9457526E3C506AA2987D092E3648723F2658ACFD899E505A73BF295709696FB565E411D9D8258EA5FFAB79D58044803A3D28D84A5332D2BFCDB3E69B471131E524437EAFA4D2BC6C1515EF8011538B8BFFFED12D638801A9F90582F296E31B8DC60C2C331317F337A1C00F4B40EFC8AEA3787D36A6401CDA167CCF5C722D6C0E4B838874B43507D42F5EB31E466299A8AAD5673D7CD873E02FBBA45081EC8FAA7FC2E2E7A2BE7F2A2108D55B9A219DE34E750EA94E8C24DB7C69616091381AF071827E3D625D55C8C";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a196 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a196 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a132~portadataout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h01CD02CE23EF02CE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .mem_init3 = "F61D01E8EE478ABEA13A160A3B81B2B0FAC1D4071545753AA83E7E63D20E6AF35F960102563D65C0ADAE5CC52EF5DA6E529BA0A6E5D261F4E5C34B50A32BF9388B7F05B382F2156BCD214A16850437046DE50246BB0B258FF140767D0484D5689D6C558C1BE93078450E449AC488346A28B8EFBEEBC3C63DAF4FABB8370A033B66A23EB55BB3D5CBA6749F43673F191705CD6E5D984E9813F25FB51A365518FAAB3C2650C7B3B48F0A8F1B210ABFCBFA8CD444A8829109C2FFC78AC7A1A512E570A80C9B3EDCF22E78E83B5A32DBC698415381F48B1816335603FDA3B9698C2CB4874F4F851759A375FF47E79D54A6D05E094FB73DD8B84E231A80F2BF899761";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .mem_init2 = "8379BFECF9B56EC98A39A633ACAF487026F5ADA72FC7FCEC994F825AAD75C47DED8246973C2155950846044D4F2BAE84D44C1644AB93EDD502683B97E4C0C4201A569C823FD7F281591AC989C55EE9DF55450B3EF0E47BEA81CCC7CC41E4EB6EEA5CB481FD27FB9D87D7D1D7E18333555749389FDF9374298EF376A95A79173761B38C8F93FF7058C725C27CEABE0A25A9D836F7E819087A4624DA0168357C0186F6B9F038DFBC518803BD62CA3DD2403D9C2857F8CD1F9E2E700B9398974BF12926E89A37BD74FAEDEB84549B0B7B5489F2CF9CAC6A1697627526C5054933B2AE0A0052A20E6E59CB756DD3D2C567D80F0CE2808D657509B05D4ACE326A683D";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .mem_init1 = "8B619A7501C98830A8C91E107A49D1E7E6EF5E68365D9E96E33605734DEFF5B0E28AFC1E7DF9B1A8537836FB51E08F37A1E3A4278EB1CBFBAF493CD9939C15D4B5233872810CFB0332066F2528B6C72C7580DA024CE1E7F2F93E76D326F241AB12390B6B752BEA4C0EC6B221BAD8CD9FD86796034B771C931B9DC4C3211825FC1CF9915CA33EBDB162BA20D8170805134912A1ACB8D2B61CBA641E641AD637B51EC4090409C49FB55DABA806116C9BACBA7695C257F3E0FE163E8CFB599AF6CB0C1D64481334F8CAD77CC2B040752A436057DC4B170130A2AF3D6ABBC2C4B7166B81E3E8215CD12322B4283A47FD63D25298D582F31911821E18DB8BC4A0E540";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133 .mem_init0 = "F434A3256513C65F0F3F92735805544DF401BC318827596C9F37D6B3AC79B7485B25F97093D511CC1D986500E83E436906BDEB1241745BED7D777D60717BE88C025E761E8960BEF0B269B53D85243E49B49DE3AE71BCC1583809BDBC04BB074E577D1C5F439E50CAD701E66ED48C9805DF94FB063BE4790EA22C574B7960AD4E724D5210A76E1BBF42CD5380E03746860C2BAFE7BCB450A31E3C7F3CD6CC57669B02809C4C3408E41C52A58BFB234462BB6578F737A6A069EF913FD0479884AB0ED5736D36C36514F7457E50171F7986EE5CE78E0B5C36BDA2EF185435E553F5A40A79B2387196A3BE4D747081D3D8A77C3973CA94E3AA2AC6319C70DCA087B1";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "DBE337A56E20B5C92C3EE874CBBD8A140B7F1B284610BAABB278F4E00FF6121180E6FDD6CF427D17B6254536D8636DAECFE63F5F3A13857D12F1DFFB36DFC062E6A5E2863198D4D671AEBE797CDF7180588C53A666C2BF18F0ED35CAD54F7E0480B664D5505B0B54DFF9BE7A62DAFB0A81DD61CA3D98D06C3ABD48C44A802D2CC5DA9CE528E4634D650575B773F741535F13D2BD3F81999835D3DBECDF51A6C5B4034F5FA1EB35999FB29B4906F2E32AEF59FFE3BB561E5D3397FDDCA713CE4E1E5D080E83F9372366B6E29A965EB4E429F70EFF84E14DB26D0A0B57A3F61847D15FF039F0482CBA4E835EDACB3C435ECC771C3F62CE32BFCAB53880029DE0F1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "A51EF2D9D8426498BDE2F95A4F356ACB60B7B02415184A1B5A3949B85EA2D8FB7A69F81B41AD051B5B70BC91795434779D343527CCAF6A7538DE9D9EB935EAC0670BDC422A18F55084DC3D721BA55210475071D0FF9905311DB20BDF4F4EA9DE7E26824DA1011270DC1BC4C3ED3B349A4DA021C82598695867072951B9DAB19B56C2A51F0BC9A17FB6261DF1C403433C5DC516918E9790197072FC680598B249EDE03E637310049CE7D775670988DF6A4EFBE2CC72A19DFEF1F964D53A2F4A31B8DA8DD10DDB481BDFD93134F5CE73D5EE215A3BAE69C6E1C90AE0E4012E9A4BDB779BA1764D46B42A53AE3BE74B152302C03C6681D79A3B41488AB86EBDD6F5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "A35D539133EFD776218899F557FDEA22D315F236F7C380921DF72CB611DA0FA4D74A3E4071917CA2642EA982FDC7847D74D8449273CAF66BE70B108F256434AC82C85456116A5049218F349726667C02DA63320F06B4E021AE8853B107B7ABB7351D3D7A3BC80CFB39BF0DBD112A6F7F60D4719DD77613B26CE158965058EB144A7DC2270E32E73EB371E9A7EB233F8FA863C9E5D3A9BDB4F0A9705D34438B35BE5F79AE09E2337E1884049F7988D8EABB7D56A11CF22B7DE00B1A446F02C55DE09DF5BBCA215B543AF318CFACA8CA507D89AAA2CC4F2525551172917E9CD8A1CD27C1A30B1A034EBC174C7505479F6716AAA02EB1D368DECE003B0B843FB514";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "4A37F2AFA8A20912A4D6E5AF1D4875CF0A9E95B70CBC41AAF51A64B924B494CC7F90CAE158DAA71EA84A0078372E2CEB863B3E9A82F5E880FA06B4EFAACB4292940EF9C29ADB736507A26927C5784619D90C673D12C03309A48D2881BEED31E023372318F04EAAC9FFA490A38589C01DBBE264CF375E76EE00E5DAA7D6ED04571AF20B0B06E38D46BBD5A6E8B71BB1096A300E3DF93458048B6CCF3F82B90DBC6DBCAE1423A2576D66B53FE6FF9AEA88A662B2095D08839D57704ADA3EFF6708DC591637927EF8E9026A0434C2237460A0A5EA2E627C4FA68A358807C06629C08453BCC72D68BE1998C172B24CE6CFEAE3BA963FE61F81694935AF167AD03F33";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "8A6E5CAF084913354C30985364967EC99D0DF191FDF5AEBEF550F9C6F6E51BB7F3985B5539343948D9426F128AA11692C3D2ED0407E0AB24D37FC5856AD7D5F81E8CD117C79632C8F4F0C8B2C302DB45B80A3421A75396BD151D9C266856B8B361395F0899B7BD6827C85D0BF557B8114C256DAFDDBFC7BC825B1291D662DCF916B8A23D22E9D70FBB5EA275B10D017D1EB50338F0069493E40909C2E457A1494D7BE3A24726A31BF648BA68BDFBDAEBD2D267FB0BAF9E261BAF8E04E3851B804EE455CE1C4B3F3BB62BC8D8FB84EAF6A255DAAA2538E41513D5AF55578D982F6BD216DBF650B2383DD2E6C2E35A88B697182F724BF4D070BA0E705C8F6F9BAC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "70694187B26ECF1D59FEF29DDB8977C382BBD387E55E059C017BED7CDA0002E0859DF456C8822A0A69A96C8DB668B14D31FC9ED6AE91FE1024279FA2FE795912C1D3D04426CA9EC87D1EB98E85C620CF2C48B9EE645108E2265742B9ECBC5A5874EE1081945521987F7BF7FB98A4E498F5C4C4AC876CD570850205122E67C5D4720DB521060C0D7BBA000E8CF491F068DFBA6409371A863828673253BCCD96A7C6FABDBD311B1EC1D97B8BB77631F265699A7B54827DB48ECBA9F7C90AE4E1F350ACFA5456E5333E456FBCDFA0ADE14FF82CA3A41F848D1930F24A4B973B5E0C645C61548BC8F27439EA7B50E0D328D9157952D101A1EE4525F7B0B89ED886ED";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "F26EA8DBDAB376718C7F62F4BA010BC6B4957F201B6F865F839A83C785EF0E981976AF53FF93F937C5C19839F7DF3CB2432DB2863F9696E3E73CE0F6F3E45A8E77C099F1A5D667B69CBE8524FC4708FE74B89007DBE523FF97D7F1F77C38523C80DA8C96FF13AF3C696DEA84AEB64A5A344BB384557510BC3CC88634DC6B8656E8C801D87D5620C440FEA0A84C78C6AA360249B0A6EFE2A18C1B8151D88DB7A0458E529388DF9D8553DAFD84EB27ACFDCFAA9D66AB9A3342A5CF47C3A0495BC84DA564C4E298AF0E5E49D559069BEF0E60EFE34B751D1BE37EE0309FB3589FE5EC37E25782CCDF225750BBF62DC35AF2D308E144B9E3EF6438EAFDD14F8A5525";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "FE51A0C2DAA6FA7DE33124C84BA7F18501882BEC95DB6E556BB159C4B1C638A7250D8092F35D4D0E10D6AC6B48065D135A6BDA35A6CBCEA8076F74F3A48E7DCE582F19DC67F351E921234428885D6CC2D9C6029109A30B8DEFD7C20A4116F59BB6FF27DE7FA2D2EE06F80C9CA9AC7F9C3B30AD371D8CD31414D1CCBE9850B67308C0AF679932CEE67CD43EFFC3B3FA96438918FC289187CA5FE00413CA51C9384860C809D09D2BDCCD9AC45A50E1D50356E0E47F52A5EACB8B3A99184AF9D9445808C59F98D45BFFFE1F8CA8B76D50C31D6715F915620F2606D6E9408B04D4E6804F649DA064720A544582AA2885B9A2C58C25993B892EF56F55B1D042D04119";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "CE68352D5887F72564B84EB4FD8375B4807FA09ED4EB91337F2A63FEF58067DE263D12D27E8A8F2A95C4245DF1BF7D505997CB06E3A04AE78BEF10DE2C13ABB2E45BEDCEA46180709FFD7A76F4C3F538C41E78172C7E25928B1C5DF05BFBCF99096EF532415DF9A8BD63253B29F8A7D62686194FFD612005D35C1B3B903D9B9A5F8E9325E618BAB205E776B4DEE6A8AE18F7727A5A58058A450EAA63EFD7FBD629F6688ACCCA264545C26B1DB0E3BB7FEBBFBE89A41506A3D58C875DAA20D8250997BED7FD4EB53774B546FD40A94C389590301FE560CB6A77E0FA27D13536E044B32A4669E6108B3D56BFD76D547E2258750B518A24ED1512ECB0A44CB19E5E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "D863911929EBF2C2F72CA739E058453DDB3F87D4DB9F4ADD1A46BFA289FA3857B3C868C39D0356597F53ED84BAB9841575784D684BE2C841180A9E7F08279DB76B738FB0A138146B48E263E3FEF2277AE69C1CDE155DEDE3BB05766A32C49AA1EA0E9DC33CC43A6FD71BB375E84E32A0CC630B7B7AE200EFDCE0FF56980B235CA45E9FC1AC52C2D65A2D0316CDC89583DC78BF4E0111D7FF9B2C7657927627D86DFC83BA36508AAC3E9BA3A6642EE681DB4796EC0DCBD3EBC75A639DA69D3B19135BB2B9F51D81EBB4443135F5F69B16DD5B6C5150CAD56D8792BDC6038DA23967DF5677BA66A7E4743D68408E8362DFD899C63C89890176423F7188BFD6FD78";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "721DE89E905FF875C2704BFEB3E7BC7134C5F1126BF04D0D7CE32B5DC1401ED11285880A3730549F816CE8BA81D6715747EFF2E65AF5D477516A752E6CDEB99793835528C180420138167A42967AA8C25B726D63F88751254ACF36F58DC79B02E2BA5DF9BDE4DB3B31AB7F2D5E84D565DC15378EE1F3C5D91AC7688EA394F55D925E2EE98D0A3C8BC43849258B88893F5C13E685065E98EB7D7AEC3AA549F6DC3BFBF81840A586B89AE0CDF421B3791261BBC7B489C1DEB81CE61B64D26617B8783039CC75E65EA7621344411D1784F093781A6414F6EE9686360490FBD034E6A5FEAC040A0BAEEE492B6EF0A484C3B33E4C0D18152C1EB83F9A9696EECD369A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "350AEFB1C3D32E51689260FC630578E2DEB4BC15B3EFD89896A3F212BB6FF772C81A8CE7843146220B7277D348F2D70C545B3FB492F5908C9D6A286E4CBAA240EF639050ABC29C316B14DE81C60F7B56B24E700392467DE907C9F06390DFAD2993C50E4F4EA1B1225F50105FA67EB2562A354170D320024DC852859404DE6D8043F1522531C5C698F279DB2B4825BE3423E4B52A93C5ABF762D75DC4618F8C2CAD09C1086C4B4E3EEC3824E84ACD9D919F799A4EC80467227938BBB8CF119CEDD93FCC2F26BB84BB3742D8A113A21E45EFBE55FF02BE573CBE91B6A756F7D8A554C59C0F18FBBB2BE1D53EC4A0E10AAE963D39EE54D4D2CF078F17D7BD09A922";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "A8D9432649B82D09BC80648FD598EDAC93AFE58A153F0A1C49FBFD281C249BE002BAC05B9D567542D3CFFC0F8EE1ED6FF217E2D35F16BADB8A33BFFD66FE55077EE2A0E2289D40812F2141164008EB1E8CDA6821C2D3069A4FF01CB4AA20D87F5BBA1A4FCD7C6F3CA0ADEC1224F5D97E16FF1016978CAEAD62D1C81596E4ECFBD30F312EC4413EF1898946CDC0C8B9E4E7BE338E8B84483F484F93959E8385A7296FD16689FF9E2B4A540C7C5834025069F4BA8FDFAD3AFD1348AC7F3E843544CE20A99A23921234B34BA2ED5C1C081E3AEAD90784F8C1FE4F77E998E6978B50A33979AE3C015DDCA5BFBA30620C7719DD7DD07EFB43B2208ADC2A020A6EDFE9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "3B490D4B6CBCBD0797B7AB46A78C4E063F2CA44E8B1506470E724631B45D372BC68566E5F9A2778BDF6249FC4FA2793A56077AD23C8489C9D9000B3FCDA92093FAB8964ABA282BB2BBFA5D89F262F884353FCB1C14027B7030518DD9046BC0AF8BB8CF52F0D0BE193AFDEE09C2C054B51333428C733FD12764587226EB44B289F3901D20ADD1C76CA32267A7A24E11F0825C71A90B933DC7427BC46E28323ED74D085F1A1CE7FE4A94A399828C34200A8AA98FE2E3C0A301F5395714C3B58F4EB8B72F88D6BA11E4E8C160CF64739485EF55E8322CB6415B7BF265DBB30F58338D417773ED7F30577FCFF9E81EDB4D8431316C49C1C151A59C7B025DE043C426";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "59789959A24BA2C8DF2DFDC5D70A1B53F3EB11550407D820D4B29D4F8D80BB85AEA7AFA6417239D8087F42E613CBC3C38EBE89A1FCE6039F5CC0EA0578EE1EC4DCF2C8C3623BF0EE4921AF027B784A7FFCA7B1722DA4569C473827C0EDD109C29FDD9EE0276D48B0FCD3BB3D1CA81227E55753DFB17C111DDE67B044EEA68359D0411B05292B9EBA5A755E27E98200E830C11DE22280EC3646F453B1E523434DE03170D3A984DC958D9D98B785EEDDF4B8D9D02ABBEEC941F99F3D6A4D283EDAC56D4DE2A1AE208BD48D859BC1345CE4A3090B5D25A1E8AA9ADC7508A451DACE4FE3C2CC6E7451A6DBECDA7B446AF9455446882771F9A78C21F409E882E17F33";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "DFBDCAA7AC6E4E550166A4B0924D28C2DF30201D19D8C97AD9FB68EF8E688E5592C5954AD9728CD1C216CD9F93CD3199EB15698BC10E9F2BCFEF526BA9BD8D0F4DC83311BB3626CE06B54C9A42F719E06806B20F57837584CCCE7C62D75CD428A28FD20D4F586AA34C108CA9982CD8590998E70B73F2D11ACF532E2CEFC1B82F3F03FEA35D7C0D2A810312864B9C8899850E408BCA85CE3928F6AF9F7267ACB1F650207B794A3F6705F96DB52B26456DC4FDCB61DF49AFB156D45ACB490D8744E032D271C28411599DDEA0802C580C2BC5CD0903F7C4D366FD506A8BAC6A2A2CAF06B6EAD06149C2E28B8173B1933E6BF27049C3F842BA97F22A5FBAB03DE16B";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N51
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h00334747CCFF4747;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .mem_init3 = "C33D251DFD5844C28E4C45004CD40B2A3FDC8DC5ADD5DF938BD81C896A77F13846750955EFD4196889E3193FB69FE28713AFD73C65072A71EBC998865294BA0606FFCF6946AD7D85AF5A0EEE65312AB0A51DB124BFB3695D7E0F6A5D19FA265BA924E1E3F7FB2CD73F08D2596BEF24AD6C14D94B948E62FDD80B17C03284F2F94AF5A79ACB99CE2974CA601C4D0BF5D4D07F12B63C10C79D4EA639AF3B1A4FEE63A4073FF034078817752C6EC5A24E63C4418C04AEDFC2EC7B1739577C8D73FB07D69E101684F99BBC72EF068BDE7FCA77A21D0D4FADDC8D768AFC403D2767A9621DD1924E0CF60EF1E3149739FD4A1D47B1C9320E3097555BED8FF24C414617";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .mem_init2 = "3DD921D651EC55D5676D0FC1D9A34EC3219E1732323275904BB7E9BD014A13FC40C8672CBA401A91C5DC2D2015B6F0F0114BF4F377A3E426CEBEA3E956940539341A07E6DD91EFE1C89195467A0FF130A8386D2A5BA8C8B8F27C16D6038570A9B57AC6F860381BD49D38D51D05CCE2A315E114B9C51500DF7C3A7F6CF42E4DD8CA877F8A770C0480C91D269C9F28A9BEE63CCA7D2406FB65B7773A743168AFD16F6C0745CA263B3ABA4F7B527261752DF28CDA965BC20A5975D9AB0EDA5F1FFFEC68A966FC39718F2041D2511BA413FEED873CF9835AE2BB4C6B262C69BC49CC4C74B98392DC9F0FDE574E308EA32239861AA0C3541693AB640BBE3B7D440EAC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .mem_init1 = "9F01F594DF5835D75D88477A04C559151AD12AB09EC0A4758D1E6E76CFF04EECC3A704D0809FF32B8FA0E6FD5ACBEB9842E854142E90E49E17DEBBC7D40569D0277D9F607F692F317F4CA9548B00EF2C47CC6E0AE548E0CCBD58FD88D65721D5A28DCAB3E42CE258B4679FC78E092D07AE1B30F2D9095C07C0F8A8B20F39DFAB3B2CEC2A807EBD9D2B17DA721C47D46E81B5F4AB2BD20C9C100070B4BB0260057E405150D3E45704C9F11A65E64E11A3BBDA66C890F3636420664A1A1E74435AE9BFFF04B87DE06343D0499D1FB5CAA846808617AFD340DC909835E8AC0894E81909E23736569BF4CEEEAA0E911857518E1EEE24C044471250835F3F1F28F99A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165 .mem_init0 = "2B234608F6ADE72985FEABD5DF0C8E581051F080E64805586F361DDF05A2BBF24D02DDD0AE592C6535F106E03D20A1019683F77506BB185F10367E0261C5798AE6623D76AFEE23092781F0BBF6172CC42697E8F52298934256269B27AA6A5FDB7C3A6E5211C3B1AE8AE633603EBEA83E933A687BC501B6B45DF9E631E8621E01535AE5AFC556CE304D8F3145D220622B263D8D9E0873B5EE96041FEEF0AA2D9F46E90FD744E5B2BA49ED02B68BC46F894C1D75C94DD3CF258B861DB10F337066807448041D439D5101BF29C63DB25A7E41D9F8495F6F770D5F45C5B19160372B77384AC3C2DCA32B7E3C9A977B0E2EA98A35036A0C5BB4350F258E428DDEE630";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a197 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a197 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a133~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .mem_init3 = "E38D343601FE94BBF51D52FE312F24640646C5531CB98D708AD14B06D798447A1BB8493BF7B2BB9EDB7A788A03591310E48F6353E02DDF944A87F5E43B4D9E53B2EF4E26A9AB905285F62AECA0EFA67289282EA9535B6039A49678ABDF0E5E111CF4A6FAEAA3284D72B866165AB4D751A57B787BDA54F3EDCC81E0799AF82506CF9B698DE14B6F47160509E3788C4A1CA76019C33933E39EFF809E8CDB28460090F45F4FCBD8EB597721013026FC0291C901332C996D5C85161061C6F5ABB182D9727C4E7B4A7DF0677F0C299F302E15A460FE377E410BD843DA4015AAFCAC811E969E53B59C8D1EC3481ED14125F6435B589A697730B6F3FDD0DA2B91DD91D0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .mem_init2 = "0E1416B31DF13F1ED95879F0A7C138EA06E57CD03D867D87F10092E8E95C4F1FC084A859602A05076F0C890821F85A8E593E06A724EE63B5B6CEFD5A0F082B5E27D7A0B950D791F5D20E60F970ABF4281EFA92454554686F8BA86588556B5B91CA6B9A80DBB4C42204427679F6EE99A9B807A0A589B47F53961D8AF5A271D9EF901D76DD5D636566C4316F6115B735472421AC34463C9ED52D7C80384F363AE1F8CF5097824BF03C6B61EBAE0106BD5ADC1D9C7940D570498DA8246BCD2EE66EDA59105A5594DFAF7F147E0A2E7E43992FB4FDB188B4AD3A51FF0A96082F124C35482988ED0BBA8BFD07947A1F9A41E003B4939891ED28BC6084D233456C0EC7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .mem_init1 = "BC805C17986BDED31908747D14793C962ECE752B7F689A119D3196AACBEF634DEECB647F0D4F52999330D2218019D58F61066F849B76914C784F6475849A1EC75B9A36115EDC672253B98CEFECC916704424493C7AE9D73C6EC928AE967A6BFE698CFEE65C32E00E27E43729255FF9C68CE9CEDE7EADBF7064E8915F372619BD6C48D566ACC497FE0E8AE937624FD0C490B6B40BD34769155B93D5B6F00DFBBC237881E8D52EB48155E27ADD4056D15AD316F737ED81FD2F0615752A6C7E604098A9542BEE77168BB17EFE6F6ECBF4D51049FDF13F416549B93BD20A6BE656D1CB87631D00DC1992F19B0C6EBAF74C151875EFF577B019BDF5D8AEE22BBFA67A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134 .mem_init0 = "661CCE23839103A118FB59E40B5E9D23CA2900B779EA3E86519570B81869089CE0200C0B276AE1742969C585E901264432D00C357B2C8CCC5E2FEBCB6B051ADDEF92FEEE83B938906D8B6516747B34C881B2671AEF07BF33D71A39135116A07FBF5C8175631EDBBFFC9F54D79B43259ECFD92516B9FE06FC467B2C4A88FF9477EA603457AE83D0CA8AC9C076442095C83F3FD5AF5D0961BAB86712A2A46F5858BCB22B24875651C6913597834FDC2DD9AC80CC479296E8BA6AD866D01A52E2807E272C062E6C5C66BE9E00FA1CA2BF8E42A242DFF311634F28797371E1739BBD26FFA477F603D4F431A18821C5C38EA7473DB940AE812E2597F9E3D68DCAA58A";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "C80BC5C481024D69EC75BC9B005B363B2FCD93594D16087C51468AF0C065E8D4FA8E306B9C86F1FFDDAC9E57D5059C215F322AE591AC1BD22CF381949A08A27DA0E9B2B21FFB9B404FF444C60C84751E4422DD0E47AA3213A7E6967A30988E3DE683E17A5A6919EBF7A3DA70DB102FEFD67FF088E5C70C2A36DE37BF81BFEC0004E7022A0F7CE1BA3981A1FB7E9D08E545008D9E1F075B102AB104BC76E85D31F7A01CC42FC41D1F07DDDC45514B3745D672C7F6623983DC0173E2C234B8FFDD15CE5782E72A4E35B7BBFDE1AAA496F1A533A5A780E488E5BC57F24A544183FFF954626954BEF6E1B08CC6D6BD3603160EAF08ADCFEE0BCB5209998BA307EDC5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "3560A762AFEB084B3F4B4F439708E59E3F6FE5BD6A95B889FB747301CC93743EE42E27AB1FB23D32FEB1B4658F56B4F10E3E2012AD485DA17DB4067C218970E3F261054B73EF08B291F062F67476DCCECB3A479D9D6DFB5F0C72B9411614300F57D9FC207C9D05C1A2F8A8369195C34D147856DBAB6E496558585782EAF7246A3E62DD005540D5BB21D677563F29EBEDB927EDB1ADFD4157A80F1F17256F08C302527CB5658F05EE71A4049B3E8B43ECAEACF68591BFF9683B7E7CB164CEE3BAE87F3BA4E67B3533B5B60FBCAF22AC01B2CCACFFE73A097F240F8E3A367AE6688D8E9911653D1168615D873E8ACA401FA60804E609124EA998E53D294F1C568F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "7D22863F680853D977AC7189D85DB7E875F632960EF8EDFBE2DEBA34500649E2AF62B0824AA4A12849DDC0E93D08CEB139D7DA595550CC1C5610887791972B8182B569446BB5C1A75549468CD012BBCE25B53DB9F4DE950F7EADBFBF45D93C0174BC0FC5EAC0574153C29CAAD71202235428CD7019611DB193CBAC71E3B26FACFDF6A1B1AC41FB8C7B44A97EB8FAB9C4E6191C82654886C25855F861F80EB712D7234C9F513CF005F711958381131D1747E6FA812F8D17670D812E812836BCF6C052BFA18C2D383D3572F7B11A795466582AEBCB6783E9B435797442CFF7FFA564468594145E6BB81738C6F296CFD923243D78097A25EBF5A3B487DF00B870C6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "1A84B45C64812DF4359352CD6CBF469E37AE52AEF524FF48238F3F8E47873D51EF6287D395E3E7F61C69F3305B7DD9D77D76257593D60D51444E3C05423DFB2A918673FA3C1B3C42BE867203E451A1E57A278E0159E84B012C381A9B46CDB2B0CCF31E9ABA1BB09E7DECBA2630A3314C3494B18458FB1E130448534AAC12199223EE58C6F62C7EE97BB662CF22F37EDADFD19C1344CFC4FDACB158D8C348A458FC21E5AC99C4239305ADD015862B89ADD4F19E5FD095228AC0DFDE1D84FB9F1AD4ED44E705882FF4E9BF7B0F3A07EB15B40C9461994C63AAF616AFDAFB1EFE6B07086E72A3B1C83F989C3C9815A45859794B72D4A3AFF0A01CE06113C324F2AE";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "C06A1074DBF2C291C5E4DCEC56EEF6A34797DECAB4DE97DEFFD564F1CEAC17828AC0C1C8A015ACFFC602C69700330D437D8E513F1BB690F1E3E916720F234E9F3F8EB8DB0A8ECBC4CBF42A5F381BFD682827297CEFCC1460A13B656E313D5E0F711DEBC98CE501BF30ACDFAC811850AEF41732EEE3781FE819C2F99AD62D5BE20018E4F25AC98298347542D042D37BA7616C9445ADFC4E4E24E604B434D7B7F34F9F60C37592D9FF7EF2E0A21786E7356505E7201BAAB0F433A8C193159FEDD90A4A44D9AD68E038C99FB547CD9108C3E7B33F3642E40BD599A6A851F4834D9A493A224ADDB265A3346C8C1975987E3D94EBFA7DC044B8799125F3595D989D2F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "6D553D052324593DDF2393E61AE1C22041384F3DE08E7DD9E20B87C12B8129EF64CC87517646B90116A89B165EAD4DF960AA687174C1B462C0BA1687A8F7F4C2D79EC6688C81F60544CDAEF49241AED63E3EADF5D1EF4DB82F8EC7D3EAC846A99278764A444E8D6486EDCA771160FDE2B3FA27D869A3E27886310373E1964342C8FAF65A8B9B0239942023146A88EAB7D9E06163A631C38FA7CCF1A37D54087EDB9B6E1524186571080CFA68EC704B6B7F729E1527F37C825939E0EF3FE87C07AAB790901E12B3F771D38697B44E026732EAB44E2F5D245BE73A5AAB9EE64D486A4BA3D2DA0A187796E7D17AEE72F1210CC52C9A9F893E473786F514D712D920";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "CB8A2EE686485F3A1C860D2BF296A2155E79535F8E23CCC4FF5B372CDC27E2184614EF83155473E0470F6E2DBCE60A1FD648E13AC327F9C58DB9A21172FA44487729B7BFC7BAAB3D7DB421BF52028E5070EAA9CA725791AD22437FE15347E1830DB30D44DA43B68F6F703B40D3EF6A690D9B1FC5365BFC6B95697BE738A6B0777F01B53322B6C481F1FF70A1706E112C301C32E9C2D9EC64E1AA072AB595FA40348E1255BE12BADB5280F78F55FAEFED69C77BFBD09637CB08EDEAA4C3A852FAE30089D11EC470AE09D03FD96B8A4E6E0BCCDDB16DD9290F7453ACDED181DDAF45DD28C92BB5A07AC8E12D3E7028D39909F6DEE596FE042891E18B9ACEFE0A97";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "F44ABB9EA894D1D676B559E9E24B5D0C64B9E37E66C432AE359725DFDA576F3BF35385AC29B93E83151E51DF1D75190B8D36CB0EAC06EE679E678EBAC2AC7C64DC21FC402D935764789802781D9EDA479810E1E16E2942E0A2A89358AA705F5D502671927A4E6142A850EF5B003B10FEF6986D7BAC5CA9962BE7ED04A4F957664B4403FD5C521CDED9A0E35F2DFE9E26B5C9E9F158814D7E4AF7FAF48240BD972B03AA927B910BD2C622EE8CF2D9186DD2633A5C1DDFA06FF2826A6183256EC81D3FD55B1351B13B602A1626A5FDE947C54C41934673C58B86C7DFD83D749A2CFE4E3693AFB17E3787366A2B628A280C9660F338242D3DA522B32EB7102D3484";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "0424BB0BD6EFBD730F137C73752004D9EFE572559E9C22D8BAD5E56E5F1DD51F77AEC28206D866AB1274CCFB57E6C78E5E35EB37B2FCF93BEBF377E0E154AECC3B1AFF039DCD961DC73FA67D5DF7E58F656946A7F0A70CBE419BB1C3C31ABD36E261DC817AAF1E2674B0EB6928988E8E7A1EDFD49E4DD1BDE72D75F2D51A7E6A3D8A8EAD333DADC5E772EE66B89FF7C9ED5FE895A63FA0EF49546E7DCF7844162710589DACE2CEE45261A0218367D1AB7588E4C9855DB786F7FC2EA26600B66F32E80C3B93897BEED89E5CB172ADF39D2D4E9D29B0A31E416407FF328D8BF5AC246A54EE91FC8859ACDD78436EB08BFF70EC16AC17EA4E8541387D91F4365E18";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "6906922A9A8E296515133796B01423621E11CC8D345FD37800F088390040508995FA94CA23F8975C37F8807FD166B2BC92A9A13326A15020F7A6E429BBCC3B661100A26A8916CDA5DA67625CCE4F6B4B3C737444F228B98344ADA19E81F79FF9680E7D83983BFF441EECD7376BA6988074D793EB09ED22019ED36052EE3BE981E11233B2FF8E63D48A5F3E6B53A989848BF260E0622F21BD9CDBA9482688A9669BCD2283081D73CE7AF29828F41C4ED46388CAB39D99534EC665008542295A0C0AB9E43A1EDC1B08D725B535A0A27DF14BC0932E292EA6F53A89FC80C3F684E0C27766D1D5FAD341C2E1AF07451A43CD63A5A753F8C63A66EC25EE5796CF3612";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "FDDECACB9E7E9393A39336E41E10C88E42899419577C2F84E5111EC2334FF982315C77C179124C4FD1817CA46DC7B283CEC260D32639A7A9E44354156368538535F3D6082FF9905D0653C97FA97D9C3E73002E02F92C9B785DA25F73587B25F7E60E99A1DE9F529C8B1A46BF007B28F96E3BEC11938211080B855B42352737FDB74772693176D92E85734D320A410C1486EC98903E3754AF732C6C2F6CF2A8F8FCC3D5F395FA7945A1B1811906E8F87F68C7CC8C0E753A2956516BC4293AC0B9ED6C62BD406CC79FB52BF61DA1444088A0EAF298C2C8B7AB12906A6E0CA0615AD2A5CF25A490313A8B3A94218CD36A6CE3D4B2AE80A4E8BFD291ED52461856C7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "1FF7E14BBC75BC558EE738B7653F0E6EDBB85A7A1D0F50392B2EFF5A6B9ECA55A3BC1CC05B127DA5BD2B69029180CC54DFFB2E6586D65B3BCC8CCC6E757776BB78AB73609F4C2DC3AA4BA0469E93FEC7253259DEE1C5B939E0214770F557C1DB45888172CEA60D8A84E8332C7DD844109724E66397BC051921AABB2D7FC51FFEC420BD58C2EE6EFEAA7D51DBF4708D31DFC01FDB1C580AFEBA39F1FBC0244DB1B49EF0E7B21B5846131CF96F9185D957B113F1A29F28151F6D2D3192BA593A607030B4D3955FB479C5211FF8FB7A91DACD4A9AC21EEB386DD5C0C4253C13347899C639FA20021FE7E2A2A9310F28AAC3ECCBAD771EED1DCDB2F1EFC8DF744583";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "B6CA322B383F0E2914E398927816FEE1DA1239B4A4F494A44C9012CBBBA8A619FCC23618A65DB603DFECD4B13B43BE6F5190AF2F47C72536F707C85F340B68BE521DFC2F24FC176C92354C5C0D8A3E544859F03F51D4DA0D2090B1764051D3D0D675FD6F342F3A4EC9A34FA8B39FB47086482FFAC507DCB1893243D008613A8828A0DC19C6FD8C4F17899DEE30EF8FDA5CD18D29EFEB9C935060BD6ECBDA8A9A1508A4AA80C84DE75B95B22871DC7816FDAD2CCCA3253F3979CEB5E1FA272F0E07B36200B94A56AC19653A4755AA7B6EB8669260354755F890420A42CAF17E8B21C410993455C56CD1953177134717C58E624E9459E7789D73A2AF9AD64F1C9C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "515968A5A685B969C265F7BF5D1CBC7F0E7F2537BFD9682A0597DF4093B0260B1B3EC7AC239FCAC50B7301B507EF006D4B6D50F536C3D0F5972E3F011D8560BC715798EB08AAD50B73845A0D3C8B28513235EDE5836A57ABDCBA74275F23912044CD5DEED3A2CF6474918D2C265D023CCBA456D878A18AAD25905A6A46F07383F049328CD6CA3EA4735D308806745A4507AEC3E0533D8FEC5BEE06F02A69ABA75F6EA98FEEAB537AE2476DE61FC057F96A04668CD535A73C73521EE4D5825DBD1AD93B82D7C8FE4C9B643C6F000D6A0452EF840CB16E4BB0B21124B70E14A308AFC25E32CD9A0DD5A3A4DC38AC1DDCC4282AE584A9E010564212AB3E8CC8764C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "34DB9E7A16B5D8C3A6153C14ACC18A5EB55AC9EE4DE5B58BA1BD2D12F077F558EDA60174397F8B8EA5E493D0F75CC7692B3A1F07AFF74E58CFDAEEBD2A59D93CE8E700FAD7C5E15B5F880459968D8F3B7060E0C912028E115AEBB08150425F0322D269F506D53173932CFE4C6ACF277596F46CFAF7ECC5E5E4A608A335C584CF9218D4F8D4A4A71F1084A464FD05DC302DFF96E21C569B770D4BAEE168384EDE9CFCC5C9B3E0301D0EBDF5559B1B56561914CBE03CC308BFD00F599C0EA23C55DAB9F2A190588042B2CD32F76C1E7DA91E7CAF459D2409D7FB0A172EE29C75054B6CA41FA09254DE179713475282FA3B0C2ECF4C328B017DC1FF00CEB80736B4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "6A95BA51D739A2F94BF4AF4C91680631625F3CF52C926DF83B8A82830DB0AF6AA165CAA99F8ABCF0B9464F55F1A47793EFB9B7D936729A6EA3ABAD364D6E85E2E5708A32ADAC3508A43EBF0D3F344552E5C82EC1054FC0676689D2EF1D2EE1CCE268F41A83A71EFE0F53E16BEF10CC06AB3AAA6943856E5595288D72AF751BFE9F36244C2CFE3B56B3337F9AD0D1B8407EA100C784F142391BA40BF9DFA60B66EE37A789577D56B004E04B9F9665A6345DAF8904ABD47E75DB8EF1A9612F4915A135BD88209647DDECA672539C6EA8BFF856E654A3504CEA45CA0255E52214406E362DED32E33EECD8FB3EE1A4F49AF1162AE31034D4F1FB7E52C4180B387086";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout  & !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout  & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout  & !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h03440377CF44CF77;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .mem_init3 = "07C86078B055DE6C1BC5CE499C35956886E64CD3787E44307223FDCB8C0373A244394FE5752092766EA2335AEA000C5155BD3FD6E06ED99C58A2C54DDFCCEAE917DC14D0408AE196126BCFCCB9EB9D1EFA8CACBCC072422C63F6E0DEE596A8F306CEAE71E05AFC49D3683637DDF6171AF64D88DA4285B657550B45541F62570FAAF7301757C4E583EB4880854DCB630C9BA2AEB55A54E2F4DEE6A49C72C258A2C9F8E0A4B64DF8E2A66575B458D9A5309786C3E266BE05B2EC4FDD726802692A2F30853BF880C450FE7998D0E98737E8ADE04BB04A4A4F2053555081888B850D5BDF056A2DDFED9863B3635230BD3BCC04818A1E606E60469AACB10C66168595";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .mem_init2 = "8014CC08E7C054FABA235BD8DE3B6BA369FD282551DF08E0A106A7DEF9E38351318AC1F94447C1E229F37DA8E466F09F366F8CE68EEF065F352CB8FB8F2AF714A0215F9B14C381030CBDA315C604F8D9D47CACC23773046D6FFCBE4324D6825C506BC36B288392E819E2429DC7AC17D97A7DAC3021497A67A05DFF945264B9DF3B3F8967A04BCC2DE948809FD27140F6E4547EDA4FBF7B20A29B930FF1C45EAC5723997F42B932DF22DA532CF79220FA550FA23D391CAFAA7EBB1464746CDF622855ED4E21579E62AF8DFF8CEEC42FE1D827AA76D8B5FDCA4D61FFE05EBF133072DF4F1F82E24A8C7DB8F371D4A5595E7365DCB046E709131B562CF1E4E4AA16";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .mem_init1 = "162F0B371EC0861F0310CCBD4F814E4653902BAE0FDCD3F97F30C098DD283FBDF62B8A2EAA035FDF17F0E93EF2CDB9CC5110D9BBB4ACAE7D17C45394F5A47FCA76AFFB5D0093B8D6ADA09F78C864BB70DF3360201CEBC92F8AAA8F1D46EE82F49A1D80238FB00ACA613A7E09CC6BA47432F990103558B9F291DDD7CFD140B011E774E4F7701AFA346B6D8B6E111B702FB6EDD583EEFDFC36C88E32E8C4D7EA0E99988E8FCB7ACDD2E773141EB28BB91249D7039F012F91D3A9665117AB5E0B196EC40CB3099B224D6E8AFC070DB4BCCF705729ED36AF93E723B6B48DADD8EBD964D06DD6431B724A4D182C76D4395A63AC7861DBFA1111C931F2DBF061C320A9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166 .mem_init0 = "849E2C12C03A681425413B8ABFF297E5AA397285D7F34F74349A0655D2E78AEDF1B11AC3067D1952989E78E1D78381F13A377D0C593AD793F390E17F481EA32687BDE781272EBEEF6F14FDE114235CBB954E0E0B85586FFC21359112EE42B704EB75FC656D910B3424A6749C17A4DADB194B79996304C15A7E690BD508ED4B696046F6C370F2AE1636D362EE61461006DA6182E0F87A499D0D92D4F111CC7859AA6C54276E396064CED095A38F2015BF2D15A21989A374085B18A654EE33287856FB1999861CC89646BECD46873517F02F63E75D73AB650AFBADA01F07DACF456EA2FBD5E3D3D4B88A0014338DA8E1838AEBF6C6CECA05DD20ADB48EED9D11C7";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a198 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a134~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a166~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .mem_init3 = "31157C7F2EC2125F6A8109FB59AE40D93A4C4629FDC1321970FF6346BD4B2F5D27F2826616B8A48389BCE5DEC1AAA073655F40107D8E07EA04EFE152C027619E202EA8B9E63A8CED89F208C4FEAFC5FF502B1A643CF7C71372CBDA32D11FCEA8464030AC5CD4F0D9FDF481A07216487067C115961D9477E217E343DF4CA0B01E75B524090C44400294ECE05C4D569FA6C4DAF60F4AB430F51EFC8CC6EB6565B8A3A4F7B46536FABE1D3FF6E050DF14D014D0DE77861574A28CA08633D85E81BE8BBB8DD5F062F15F03FE33BE0150395468291D823DADA31396B91B17EBF7874BD5F608105AC357874AE221007ABB45B29790EA4A7002169A23027A9D9753AFA9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .mem_init2 = "E31C78110579500F7D34AC7DCF53955BE96B2C6085EFF7B7DB6A824464C6ED09034E87324C247B748764B0B5445ACCA576959331866224BF13FE26FC7F85BC212CF2F5C484F2F8A74B09393F73FF011BC0D04DEC2FD71B28DCF1E7BAF5F954FFEEE360685E2F39F373EA00CC7476C2ADE1CECD1DAAF687B84600C9CF180E2393487DC155B73CE6BD56F96A31E93940F556F1434B1AD2E00F6C201A6605E40E04E890CBE66719AB55B59B947C6A4C37C68E25DFBF7AF98BE5ABF6D9C72BC215ECAF4232A98083343E221012AD9D23C09806C854FE7ED47D50DA3A46722364A2F09F90D06FAAA913BBAC4D700A02B57174F7F11A14C4B77823FE21EAB8E2E1A020";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .mem_init1 = "FE5CBD8ABE903E7250ECC5A9EDCF405312617222D066BFD24749F0B7E615B134EBA1A3BBA9CD379C77E6AF9779EC978C628879029CFB2BAC4574BDD41355D3C8A61319C8235FD593154C2959AE1B69E1594A8E8A5D2D5C8874829A32AB85C41AF732C414C5F690E6A4AEF6CF7B83EF700B49FE14E8E4F4949F7CC9D737F767A57B0639EDDF6A25604C02E19A6B0AEF7098DAFA730B439F507B1AB9A0952488DC2831D59751CBEA73C7A106E4838D2C86B55375E8BF863C2C8EAF9A8B3D6CBD47013D562A62C21707C37B80B94A4460B67D917FE9A76B82EB6297620ED5408D7E313BC0588D1AF09E53597C36F407C701C9FE8262336834525429EE6FE056F4EB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135 .mem_init0 = "52B07777EB6562C27546219490CE2F4F2C3036B7E1D27F0F4590D453C7C2393376239C6D149BF11D021D09412773073C34E4C19F6693EB1C1A9C0E06B37FF33207812F9C8330EAD88C576214FE2C2A7819C103ABDE1642B3EB04BCB372AE93679EE64B7C94D455B231B58F78D7A40A70E9F2BE43127A6A694885321C6BFC3091EF7B35895A98D0B818236590E55C47C8565619C27B89FEC9B42D84D61AE3EBBB6761DF9093A884CFD1F63EC11B8676CA4D4B77054DD6ABA864F277E20AC89CB2004D6FC0F20AF17F4B27784BE8292A74B235343E3437921E8DD4FE45485FA838AF98C92BE1936A966BEFAEE12637F916344403C6393E134768FE9AA02DF0A333";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "7DA710E484327682E0632846BA199E2018DE8F9BDB19923AF268A69D5959207A91E054DACB7BFA1788E10E7390E20FF63CF13819315EA2B24433DB4FE80115EE0FBDB17120EC1432360520FBAAA18A122A02916E8B11B1E034C681E7ADEC740EB06F224718F71A9CAFB79F7677D6ABF1F32BD49656556A05DDC0689274E647FACE86D3AF038D0366B317FAC8B7FC8EA552A2CDDA880E38C8732A9494BAF614F253DAEDCF07C78AE0738106800B5F35F588AE2C8AC71F8389C88ECF1FA2BBEEC61312E2D2D1A6E0EF31E54C14C350112AEB81C44FC4ACB8E4A4B9CF29DB69E868FE925A4A2210313FD8615E31D7B1DE9560228BF12028E975AD9F92107450C5DC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "D4233ABAE4090FF97762FB7449D974E3EDD3366CE999F41839BA598147304217A68C68AC3A17B39C9A4112B9FE57BF63E9E985E6591087147019643FD32AF0A8B249DC012FAC50B12A7B1F3A21FA37D8D0076168F6BF6D3AE7AE32ADFD44FC10D0069B6050B465B0CC29157DF516CD716305AD93D8248D3B8D4431C8D10F6D82B2C2F75D5325C3B0626F2AD73D7CF6D8564234025E617F0389F41DEAED9AA5061279A5ABE4A1EA119CB49725677BBFEDF6240BADDFAEA0359E29DD2D34F31DC4ECFAB1B6BA9E566C498726CA2774EEB50044A405BA917DF8E3FAE11ADF9A8C46F4F818CBFC2FBD1DA57D2094372C90DAA3C4BE52B89A9E322D867FF24F6FB312";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "D3A5A28566051CFE4A99351159A7DCDFABD77B105E9A4C7134A8E5FF4A10FB68E624E77DF1B0F461CCA7BE52B653C0BDFD1CD69563E6FE67A3A57015D304ADDC631158E27040E80C578DBD47A3B9966BE64409E55062B79EFBC0100EEEA96FE916D693C57D2BF8A701C9AC0118A19C2FF7D7F4235845F17514588700FE373464881AECEFD1222DAFC214B69C500FAA71097CB316E1EE01B7A471DC171BA09BD40691146E5B00C2ABD21AB20EF70EC35974B84B66A966C8467F357881FF7A5473ABCE63ED9360FA68FC18F3074BAD93801D29AA8F1E2399C88525FCB696C65CA7592781D7F34FC9B05027B0C5F33A535BA098B347A777066B3B7A5DE396EFF355";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "148040D927594A8C53F86BC4DECFD6AD94B0675DF5BFEAE0F99CB7E48C968D16BD1F847CDEFF51545240C411690DEC516845A17D59ADC0AF3406BDDE69EB28D8631603FBBBEE211C6C1706DC481AB598543EA9DA6D2410ED638F62D0AADE005099FFE9D5CCB03FAD2A14DED023EB96A3C075CA2C0A821894BEEC26C6BB0E8F9E2B94820895FFC91B08D9D136949A2E21EC511D684937DBBD2445DC74DE65BC71C775517A41F4B9F59449FE918463436EBCE35980209859A7DEC087E62F5B129FE16BD1BE47238318D4A956A3E7A29DCAF8AFB5E049E54A9530869DE9DB0ABDAA65B5F6B1CD3C7C7991C630F485FFE70089C2AEBFDA88DD9F977C76E0A7168BF3";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "0638D8A156CB33F07BE10561A48FEB97E69845CF4E2447D2BFD973E9069B2A3D2684B77484B3A3BAFDB44069CF85AC5B4FEE9382C1779353C02FEB5F3959829C2A8792B07E0C8D1A4BEF8D7E6D6C04A4B6F7A1E497E083E194FBEAA382D92401396135A0A0B03BE511E8C8A592FF389A6267117118E6333BC2B42262455EDD7311D5235C41B905CA65CD5EDA01A369713E95001720B0D702B20A88979DCCB2F8EF27967B21784F9ABFAA1DAFF0AEDE91E5F68E2485853544FDA50769A4E9BB2FBB6E1320CA2F5754C2118B1AA519E193A842FA39A26F08D8BA9E4C8EAAC96A8F2B5D94499A7CCEA9F4950C914861A4A84A3F53792322832CE0D2E963D4C0966F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "25955803F4C39A9D909912CC4D7B70918012D6A17BC3E078B3F107CB0C14413C6E42603E536C2EDEC2EB463640BA8DCE66983B4D4B9F2664A11A9B79ECF8C917B0E746BFE3EEBA59CC293095E7DFAEF7C0D828892C1FB8726A22CB53EE0E996CDF3622076D3D7F1908518B7AAA41433D4890B86A8AE41F177E5F3B7FBC6189DDD4A68CAA1D88D8C72D7D80DA8596FCE6833ED71FE41451E5ACA4BAB2543606ACA9D8BAFD958D8D491AF4FB4157750F79A7CD8BC7D4657EF52D5E2C70C0C1A8AFDF55987685914AE3F2D97B26A70DEB9E8B25BE8F1DB1F3A96029315CE607818CB71469ADDBFE81CEDC738A22211D56B5A4103B4E220F01AC4A5169D5239AE60C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "E4B835F57A53E96AF19955FD4767171A9B48B089A445D0987C5E71ECB8CA60D360FB7F49F9A424324386224373F9FB2A164954C8692B222D62D34B5563C5994FD460EBE90B2DE076AF722B8358A2FCE7FFA3E14799856AEE88EBD0FE382DCEB43472243D1063D8392CD00C1C8E12D6D52C09EB043CAB15359DBFEF1F58858CF3C6FDFD6977FF127BB13712D60CFB169B260564E322E6A93B647F635E5ACE2AC123374C8CD3A6B30A78D3246D8C4670C81C944A6EEFA5A65C84356887FC8BF91430A2D49ECC77D8687E607069B99B17496BCB11E13FF1124157BADECDC3CA38D03F31059E694FDC2B39F2AFCBF06E6359C4ECCE28B2787625828941B3474BF1AE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "85664E943836A5FFCE3063D8B1ECD715D80800E60B453CC0E7084ECF12774AEF38D7FFBF87F10F29D54A6EF21E4B477E58BE8307CE32F6797A20CA735ED2208622C32A7AC705BD0DF1F26D6981AFB869DD467FD12CB02A905CB83DB27CD84D4F20EBA15A8BF43719083C2CFA48688B6D48AE5AB5D37DC90B16E49AE1E1F2574FAA26B22D9F089EBB88DF878268F9047CEDE1F91EF58F8BDAA27015F9735FEF6F5F7BB69A80DDD114258E57C763953B7711F208F7A74D849DB924EE29ACEB079B4195A7C5DBCAD48226BDC26D13A01DFF27EB299642FE4BB200AEF6022FC51CDF91F624E5353FCA2BACABFC92B0C5DD49969EB8F59405AE82953B392EA884E437";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "C7ED6EDE35A02720E822B5CF984EFBDB91BE0D196D6261A3C45F2EC4126E05B244B4DD84EB831A1BE6C7AB9B6DB3B922FD0197D06A3065C2427C8580B62F7F0D4800F3CD2D253719A8167E196258DF341B974C3E23F90B415C0F77B16CDD267B40FE2708E5D48FBC714E7BF9DF2025AE2726B7AEAC1F5ED6952CABAC1ECEC349707BAC55B43F719E3D16D46DECBA2343627434A553D09FCBB9D3B5428B4FF6BB399DD3E5A5AA5F94EE4D77C887CB35C12FF6899849377F3EC92AAAB53F5BC8824FF9FE7F1DE53D8D766EECF381ED4EAD1C1B70BCDEB30ABDD28759AB7326121D51D012239082E17DED642C4F893A6F4553C09FD256BD6862CDA1DDCD92D10AA4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "5FB2D1948420BA96B582E6B625D0F9098B231709680E58AF8B45108B6272243B40E10752A12CF12FF333C7F127D9DE332019CD453C23DEA073FAF9F517D3B805E98B5940185A447724C0A8745DD2F7477E7F032BD6982FACEA53745A3829636A8732D3DA6052591726F150F6F4DBBCE1DA174098463E7EB4720E0892C0B3585EC5545557AC8C063E3BD7B1E04719DE7EB0A0A36C22FB516027DD5E0C1F055A5DC88CD266337EABFCA32EC9ED655D5BF9503DA270FF52D20B02C2335B5C2870F737C637B21A0DF337825A8F9A630144B952EF5AC401002659445BAD172130A3BCACA4D92E14C7A810601F3CD0B06456A79649CAA902DEF8C4EF276347BB4496A1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "A09147788E81169E0230E73F5D7874E927F39249673CA87D83E234E495064CC84CE3C79C622CEB2C8A9A4DB281A751C245CCD1D58CDEE1DAC48E4623EAA4ABFCB8E39DF358770D2DA958FB9A40BDE83F527A9F653096F73A8259DBFAEF5B455288540A82D8D282B422A14E69782A176827A62E8901AE23A9FE4B0ABF155DA836A5B2F93DAC06BB40D56CE4498D9AD3F27FC0666337D1126C985A00A13720A1A00E8D5BBB5A85743FA96F784E0E32D55E8151340848F7BB3C58DCD6D1744ED7A658265B60CAA3A1C75C5E0C88A83AC003D4E7AFC64E3245999E9491B23EB74BDC7922B8C525FC4719E2E18432BE0F8D245DA03203831EC90CAA021FA05454543F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "87D666D466733FEF0009EDF302B4BE99FA0C8D8A7A576E34C7B6B0F926BC7D6FD9C33A8C1F7A934B39D5A9F624B68D04C292560F08C6A7CBBE6B9FE5F0E953639490747926D83346EB166AFBD4B0B7E0F66C87139C588DEEB4203D4EE34F6D7C6E35C31179E8FCBC64DB74FC2500DE4C6F909A729CB3C17CBAFED2E4D820B42954A982F45DBD3E6194E39D0CD2B0F3711C466C7DA6CF34FFEE4B1FDFF5B1433DB4500FA1A9A31835B8E3E9B9D839E894FB25D8F417702D2A6571A382C428A26B3B4663CB8060C34B838FE41F475BF8AD833145EBA873EB483EEAF7CBA2665092374623D7E8F753212F0C0BEF6AE664B727AC52EC22A722DE9164897092EBCF12";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "D5086DA15E5E5033235B30083138567E2AA2293A88AD949B9B22AA3ADEA25CDA10FBB7D932B27E1F405DC3AD6BA6719F0639C629A5FB4FC32B25B260E74B3596539E1E3A45EDE91E120AFBC4F84CEABD4D2B9967E6F22601D6453AE101BE8890AAEDB8707D65DE5D75FE2506E698F7D65D46E691D7178CF81D7BF1A586F98EF04F2E84B5447AA793BA86DB4D90CC6FF0D43EF7E624FF7F31FB3A5186740C3CF33827374ACA9B777735D8954565523C999842252BCA0030C22B841943C5763FC5AE655D386C10D088C897C61BD12D59B089772D43256D22142FA02A7A5C6FB19440CC9C3E4CF38BA846FD028D8C36201402F7DCA9F39205EDB1CA3141BAC84B86";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "C5E2706D00EF148C1D2391353E21494B8735994862D26D1994B60381A97BC467D467AFA73FAD6AAE05EC4A2070419CEAED40AFAD5193C74AF8A152033E9BBE08C11BF44C51E426B5462C61E2FDFDBD0C7B6F692E6A57C3021E715E1C467F4E788CDFAFD2147D8C1DB76973998200F4F27AE236997E32C05E87D9516A57A8851A5496CB2568EED346CF448ACE546AF84A879F60412E3CD3C2B814F6602EB329C0F91666BB80BA66F1A58FF143FD70E7576BC861EE9B8BC9F9277F5B50997E192E57E343803A0B01F9D39574F9E41CE5CBF8616E2F9752E5B559FA6D43D2708E37687A81F804CC2D84ACFB5CB4B9332441CDBA8564D4CAC373D753CA5C91AB4043";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "94288539CD8C346DEEB808BBA3E189BD7A164A8591EEFB6F00C45912B8C3051D9D067B8C41EFAF2BE485C9EDBB2E0A3290742F75BCF761DFC8852623853C372C7E3E19B8129712EA5DACED7449AAB73AE8E930CA40D879F75FB351CC2EB837172CDA1F21CDEBB4555AEB47E1920349C72B4F0BA69E77102F9D032FE848C3C3358F3C67B22362D4921109AEF9FE27A5A2BC5EEA2526ED9C06CDE26D19CA67C5CAA95FCCC493BE480402501DA2834E16070148FE568FFEC46E45E44137FD06668332598C7A985E05825EF283F8809A58F56EE97B601A409E6D0ED092A5DC336904019A46A91E2ABF6F24F61C616FBC1EBA0C961C09777871B5863BD2C0014E8F67";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "69CFE1E59BD37C4139FC993B725DBDFA00465D10D68B92A5D737DED3A99415816BF931DAE183B613BC13EE90650635396DDD1D399DD718FB1FEC794299472746F7FB8E42094F214C8DAD74B3AA4A272F4CDB077D5BC313021FD242DED67AF6797A5C06825268BC514A1780521618EE62D7FDAEE6A1A7A2C6D412E3AEE68030FD8D9262AB6B65342F9EC61B8F6952B8805DA2F60946F048D842E20E7BABACB3397BE3B91BA3A30D1E54F08D1C3CCC2555BDE8B9147391061818492B7BD3387F847CF54A02453C9D76D1B4BF0556C63AB0C75E8AAB7A7D44427F8B445921A1DF8FD9208A8BA016EDBCF03FE4DBBF58AA20F28ABF4F2B58779E87CB10E85BB73B99";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N30
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .mem_init3 = "084D5FC825BB244A83E2B15BA4DF13EA60489E7844F4BC9A03DEEB1ED229FEA1DD40D528AE8384512D5A46E4E76BDABB4DCABCEFF64CCD134D2FE04B2143D3C95CF5C711E6BF488C0784B6C85498D52EF408CA32A0EED2519C9E2C2B20D40BF08C3D2E126CCCAF563C4CF310C2CD2555CD1F37D5BAFDBB8352F2D3EBE9E85206FAA170025250D5CD7A7CF0D05459036AA53EFA2695CA3260ABA86F1EDBE066C76CD73E29CF814F7BCB298E2A4028674F9B3E9358B6EFBB651759F648CE6DCB98128F1F8A9524CAD60E0108ABE92E00C6D160621FCB352D17140997959D5200C5CD73C34D47CAB5230304F350093754A0E33E971E9CB97C1A02243B3BBB1C7923";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .mem_init2 = "3292CACE241B7035FBAD4715F723427617FFCDB2773B9004C0E3A49E0D7FCCBDE6C0525E504A52DDE093739A69F1D15669FE329AE2BF470B7666514D76B4CB4EBD40FF58EB3939C480A5EE6824FF1F47EBB004A2D35B91CAE0BA14B4D27003892AA5404670C889550A550B21F52689DFF7B9DC9E5228A273E7A19EFC04F692207240E46A051E9FA3190FA5B7DDED30B04D19C742D05C2125C685FAF6F56FC33C3BE62E79C9C9C59CECC49F9784EE06BABB04DA8D8A0F9695D12E4A950A90D40A27F87E0A8C13AB3EF1A447E06038EB2DD75667F9F0169250215F3EC19E8D109CCEF414C3C524AC964FC7A5A19E8EC371B3F804326744AD7393F29CCFFB74450C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .mem_init1 = "339BE17F484E0DA01779257F13BECAD2A5CB680B9E9B7930141E7FA6A28611264ACD7F6553D9A2D5802AF300ED618F8574A0638BBA90FB4D007D0810E1E705A3F98DBAACBD2E0B161DA5C7489C1BAF1E19F3E9E381EB348A1278C9F31DA97CC51143BF92142CCAAF5650CBEE9FA6497077F3F5671636EC18F34E1FB69438F86D7C123002519AB0539C76258F55A5F1E249363FA120FB13C1EF0A9425710A0F99EDBEA5C96246245920FA8F504DA3F5B1F248B17BA78FF0D910201F938E80C973EAA9986F8A5312E545E27794AF496A0897633C152D25D3127E987C81F9B1BAC7179AD74A74E688313CFABBE9C656463741D4D597857326D6B319D6BC3C425284";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167 .mem_init0 = "DA8AE849BB7EC9BD19F08ECF96635A934160495A90F18D21975A2883DA88AB322E0992F3DD9215BEDC341022F26F78757217DC926AD215EEC435B94763D2C63C4CF75C57509E67C67F7F6B69180EB5366C7F02DE10BF6A9050119B191AA489788DC16ECC5C9FE763DB6AA62B4E77567EDE0E282FA3764D3CD32EB241EC2BF965BE6A2D186833E7CDE8810FD8249CAB74175E22E80E3912DCA43968F2F899D03CB866EF2EC44BB55244BDF2E22A5B0D6BBA953833F8814DC73ED1734870E7C850041465416E715D0FDBD3846CF57C49E46775C175BB3BBB8B26E94BDCD854F7A7677F4496EA59825FBAFD7DE3F6E1A8A588ADB4F1CA9E01B2345DC04B11FB9F66";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a199 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a199 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a135~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a167~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .mem_init3 = "3808EA4B2C8E4EB0F6ECDADBE8F1CEDF6F50AFDA61BEBA9573FFC0142A48BFFA3D071A78A757FB28B0F20487B39FDE34432DA10A620C0EDD883A2B9A4577016BEDD3FD67D9E52D83752AE4B1C4E10EA7DCFFEFEA9DC617E3217C44B9B4837D1F8EF2E59FE8B190B2089A273EEB42D0CD3BF234F8F5F4E50E737336F31471036B3F54004F4A622A98EBE6E44394865A97ABCA3839F8969D0375D697977284F97DD659A8EF023EA07BF58F63F0D88B2B52605B05B920DCC5FC52CC8327719305578112D0CF2A3621D5A4D8805D3D3589B6093E33325D0BB6FB73D3ABEFFB577D2DA47E8E206545FC34C81047F9E2E6A823A0E6A2E3F1322DE76EEBB52FADC6BD0A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .mem_init2 = "A29129BFF5472C4F282D0FFBEE020265FB9E28B143BDE60A24B4807E2DAF191758E57DE15CDFC7DC377B7CC484CB03C093B2BCA51EE3191CACBC2216A2AC97F76FDD9228C4EA226405B0E3A4EE13D7AB550A04DF30D385BA7F1D1C1799A9F9D107A88D2EDC49C8AA8F852E305F75BFC5442CAAEFA6F00A617EE7BD043B0FF2CFE47EC3CCDFF49FC8426A7479275E6F5FC6EFD0027082CABC014C2CA4361F3385A866AE6DE6BB29C3637FB74FF50D03F13D948B0665AD09172A26365C8323B61D3E9B7808CD95E81C62C30FB4751162DCF2C8C0126054FE65C24341175E834129AFD7F4D6B8EF12AEA65CC45049B8D3C2D05664450E07072DB3AD0432DF20F662";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .mem_init1 = "C15B51B5183B037ADEC6CE55860E6A2447358B5054BA8A90D3BFA54CF56BCE8CBD4672F3315700D1847303D631879483B06CE1A458370C951EF2DFC16A61561A03B163B73196886A097B31491F5F97AF2E538427F54F99EDC8DED081ED2D152465416D862ABE9B431F486CB686FF5815BF3DDA3840238905616375B203382BE4C8365C858DEDC87B3595038D5AF1814ECBA8ED8248DEF192A326ED1DB3396CE051D10F53069F6DF9129B36330A0CAA4C0D4E8196C021F5E14F5FBC1986D07DB3D3B14D669F79F49743A19A6F5D1E5896458671B96E46FEF944504F38383342AEBB019E5579F48C225BE304282BFC41CFC8014E5884292EEA6089091A2323D529";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136 .mem_init0 = "1CFA60BE207F308D4EFCB29F175F6453150FBDF77CFC3199D6C2FCDA40A82A7B3C74CCAD1FFDB97368AA579BEA4B5AE6755EBDAA669D548707364511083BB66F41BE15120DAD484356FE0A41371C38B4894C7C8C40C8C855CB0B5ABB3505B56C5C006E1B5D7A4CFF7CAC2C5ADC50593E4EDA55814393980BBB3215F47891E78FC90AABC6E761185A086E012A13E8E69345DD5EB8D42EFEB30E73B4F8B6F0192901BEAA73313C1EE0EF4A67BB9D28140A830D5595396158D4357B82CB2F7F66C64BA063F013453471EC79FCF5DF8ADF6348FACEBAC73E1CDB9D22D3DB816A8078A187F015BD788A077D63087813DF7322A95477A7EFAC47687BDB5BD0E2594F85";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "48190CB12A865EF30CC7CB51835956796C8856B5BE00BA1AC0E921B40CE42F38B050018B0B925C9B00467A5B0CB9E04D00521DD723C28A001C2A1DB41DAC69B09222768F3B4211169F6C88EAC90952F5719B8D625D39645A74FE8AE1B8D8E3AB37F0973485E2C9C818950C9E277257BEA16611F7BA838C11D89606C3400357DF31581FC8D5D8CAA71C367181BE657A3CB134291D57BEF7A0B47DC8DCFBA2210BFFEF2F8EFE4A425469D4FB1FE2B3A230E87C66CAADC8CC98677420EAF8A0ADCE782B1FBFD3B74DEDD07DD97346A408E1B8A933006AB1EB890493841827A88A26282EEFCF5F597541C4E5DDF75EE8DEC30B82F41F56648BC18706EEA93744B4F1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "42A126D0A3DBCA561C9CE5C198DF961F689C1BA14D9A43D14C090C8450A7F71A505B98AF9EE53DAC3E72C102C7ED3831D5DC927BE107DBFE25C69AD2390BDB0BD30E637EC049492C9604F45081329E4CC8A5A9818E404B9B5DF98B06C4009839F91C3B4422E2D6571D300605882A818CAB35009B0D0A327929EBD87B9C250C548C2910AD5855AFD2ABE4C8D3420CD933E409251B0DB9D01E12594925FFCFD17EED5C6BE2BD37A9D5565592471FE4A8F2478FEA7C6E6882110D3BBD88BD81BD40AC721676A815DDB0D4EAD566B2AF2226F91E67BEC7A7609EEF6DF53D57121DB0FE380F87F1ADCD2B43815D42BD6777267E1623F5ED936649638D92D194A85F2B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "5316DC89EC051131455D39884041B32ED3DE5C72DA8DB900F2E77D82559E0B7CA74D3D018C6F259B61264146C1B3BAFC57161D335C4E1B804F9135F493838B35251E42EC875FBEE0DCD1F11BAC00DD70B65BCE8E6DCE869889DABD9F9E2E16A5211C180BAA38152C883D2935C3458E2E6639A4BAFA2A864552B65F61103ABBDF28F167430F3D4863B2092586C3C9EFE0299F19D4D96F4B6484EEED30AFC975404660C60F321F3854014EEAA009FC6C331743014D1F3B14AC9F5AF5F2BB704AB65806ADA7BA7958DB3150CF0597214511552E7DD3B24719772610DA893ABDE537248A0687A77F2AF7080B8405574F36AB14EC60755707B8E54DD57C90C93D265A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "F0530596A96297AC513F720D657552E7D993C67362A92C94E511A747AB3CED48781FA34EFBF655D64A154FC77F9190E0E0ACAF1F0B21E3817952C41545C02EBFCAA0D920720F923E0AF0650CCCE08B95531617955BD8ABA7B1C9BA0E8047ACC94A7C23FC3A73DF6CB52E0AB5D4ECF100F0FB3BA46CC3BF3A770654511DBBBCACA9C707A47B6797607EF3D092D897E4F510F2BDFAA3F9D84611EF7F0159C42A512E01442E4872CEF1928EECBD7F61D7F4D70C02736CB3B851A022C9132AC862314C9D6876F6F799DCB9668B4530A1DF22B76F6E47585D3EE7E498821BDD9257C2592C2B300EF6C134FCD96F53A80AAD1BE1DA4AB41EC317B7653C5C0733C9D1EC";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "C806000C153F1C306E436B6C5FE0E5FA14CDB35FECAB4EA7D6306D44F3C320C594440765B4BD0F189C2E4AF827DFECB81173856B4A7CAB484C7182AD55C433A15FADE704AADCAA28FA9658B779B5EDB6103BE328AEEBDFD641A81C7A60F08D353A43305D7D2C88D6AFFC196109C43570459F4563A386796FDB0DA090C9402FF35BF38E119DB79DCA64BA5089A79C163A89A5A54A7DBE318D7C3B6B4A067BA7FC4AAB2BC9BD8E003EDD48E8EE10B7BB1AA7980F8BF5E001AADF35A2C6DC9D28F285761172A2B15CB1DED5507BE6B7BA56E827C0FA5631267EAF78DDDB3CC68B3B505CC528E60CCBB35D6B56A2F3C913E6ED55318B79962FCDD4EAA683D62A827B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "EABF9DD8F116EA0A1AE4A8479BC454470EE5CA7BBB9229B28D8EF8C86C4525B77D10A0D485D5D49482EC6BD9CB13EEBC41E6F49E8CEEB8289F3CA58B4E6106425EEBA535EA464135575850CFA6AC2BA161B127FCE1578E4D3ECD6E222A8E5CE58BE3EACA962BDD2DCC9F4333C7B70B06D25A3628262F3A5AC0F97FDAC80774F673CF20C88A50286F1670575B7EC839BCDB93AE21A1EB5992E61A42CA0751DBB8ABD1168DB2F7F7E9B6601A0ACDF190B74558C5D76033627F4AF2A4ADD07A74FC7438D12C3277027573AF695D57F9418E31F6ED104B9623239FDE4D4B9F5FE922CF3BE7D26351E5F8800B9BC750FF8660BAF782CC8728293E7DE37CAF919E1E7E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "2C93B0635EBEA9C07149E5190DCA0DCD3E5C0FCC3CC5C9C77E385963ECC1C3C8D3A2993FC940BE3D114E653A2993CCCBED58AD2C5A6827B0D2817B528FB1F81F9DD52FC0B8697368D4C60DAB6CB027B8CF6C270450EC839C7F2AC8E7BAFE08446396605A5B90AE1646921CE7FB9C338A353C172E4CC86D294001C6E44A45D9832482D9474DBBF72B9886F9C67D0E121F253AF0A062479FA862BC97870B813BC4806E9A1C09C08D7AAE6C2DEB7AE5BF1BB993F4511573F05DB29DE62EC7B11A2836BC9EC039FE953A18A49B9F07CEC49A162D90AC5A6B2955A0DD2C30C21E4F4AFD7E08773356B026544AF3444B88117474D4B3F69AAF9AFD88A3A9B72A886F3E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "ACA61F058AC8DD0A0C522955DF55DC89E10D8A3B616D32FC41DAFF8BFEB5E1BB9FEE6AEBF9A8F00C2343BACDA3817A6D3CAA37031C74295B6DAA8AE4233CB02C09D209C32D211DE94C086059A95739994CAB74E6D6267F36935F9CD2D81176AE1EB985C293426AFA472A22FC80BD1F71DC9DC238504B2E4D206B82D3FC37FCFB2C9368D986AABC0E17DB81AC8E162D636C7E37BBCCE98023F41DBD71C8BBA7A170B848DCE7A048A752A16A46F282ABF64D5DC0A52DAB0D8407565C7E8A98218855CF54B2708FA1BDDAF5E648842E2D176CD61A2FD239AD29E36E6448549B7167614D8C74F7C8574B4F893D57C380F2E09FA70A7BA2269D6EC0898FF67D683658";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "CB68FACE2CE028FE63DE82DB8D8D97252078AB74A97E98DFC4A5230DA3C44471DA313037F7346FAA1CCD9F46ECFC305D1BD52CFD99C124233350E47035F34D9929C6A50D4D36E7CCC1914E149D67B1E4EA7078901B0D36D03BCE499EB0383A2FDB68E314F889DD95098225603461C0BB7CF660939E2B56D3FC8E4E0948F5D4D1BAEE11372113B667A08B7A0DCF12DDDAD8063BD56F780C1A1ED24E7FDAD47A33F4AD9A830DF320B3315E086EEA5720C7946C9CEEA73C61770BC1F25D1AF310111E94C4439836E672544F5BC5C87ACEAC39B973E08BE5570AA6BD16502B06A01163F2358EFCEDFD7866FE42C5DCF4D6D638411B25AC8D402C39ABCFBB73046FCD";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "73227710893CAEE976E206320AFBDBCBC2F98BA2B4BC69465242E2C4EAF1512FE38D1961932367583BA45A9AE367A8633E26F949D9C29EC9A69A43FDAEFCED32ACA26ADED974580BC7434DC8744457BF450D4C3A211E13E91739CB424F6BA3D58D7D24FA1290259DACCFAF8E202CF49750AFB4BC41AD0CE8D5193FFC3D488A9B40F21A15836EEC44A9E37461A72583C912BABEF159CFBB80BE429E6C2B2D4A359069AA705A445A0D66FB7CBC4E8D3265B8C673B268E73B0E4D971E0C44A6E04D3B1BA983CB1AA017E75961533500CFC1E883B8BD5231A92F31C7493B0FDF0846ED4A7B1D91CA9B61EA19B391644B7473DDA06B14A8C77540E80FB12DC7C2F39F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "1863181ABEF92CD5654408B97F798D4766CAAA81F939B70B5EBE3F125052D88837A7100FEA1CDF90B2F4D213133083D518D4543D38331EE3396C423AAF66E02F387074C8DEFA353035FD228CF715202A2E0F79DA1447EB9BE75618D288A23AD74382DF604992DAF7118F5074528A8060815F7F9F19A0AAA5B50FBA2274D6B0E8CFBD568D7E4766AAB3D1BA0AF1BB5ACB7DEE59BE5FE368BA9DC488136618A94506D5E8282A941B2A691FBD86C00684E53FF58C01EC16F360C494D87FEAE0DCD7E8B5A9B8DF2A4BDD7C2456F5FAF3C623D89DF067F663C7594B7B63A79663BB61A4375098367DD005681E280D1A9DC7C98ABE20F6C5BF21B79C94795E70F01CB5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "CCEEADC0370680BBE0D23766DC816F04DF4C90F20FA66A088B219F0892C891C8494DB48689B954E125550D408AA0095B74600C4180A305F209167D3C829DB587CD13714D12E11B16F8922AED4285CEA2E0EA64DEF3041A99560893FA6006D26C18820D5A2CE2152B7C2B61C69BFEE163C2985A0027F91D9F606C5CCFC06ABBE19A8D70BAC8290DF94A7C6C420130FDCB5CBF9D9B544EBB67C4394F8176838991646844BFF879499687C19FDBE029A5BAD1A7AEC1BDB0F3B97A6BCD2FE09A014D4FD172EFCE8E3C42BC45DC2E05ECF9E1C8A8B78E2C41884267B5E05FAEF6FA909C27F1906A57FA91FC5626BF04602E6CB52E76301AC1B2CA5014B596316CBE18";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "2557077C0539E5DAF3D94E144561AA42719A297D0D3FD028C4E7786067F24EBE0F99BF8AEE87832F3F83245E9A5DA5D09E8052F0A1ADB39979316D52A67DB08DB715639B0E864E4DBACE48D9B5129624C6FB5CC45FF0801E6AB1119DA4A3FA0545628DD0DD1FDE1070AA12AE9A4FF5EB4EA31A60A0934616F6EBBA61C03F2880C8EB202D442C089CAD5E4E574D0BD7F9CA4EA24273342ECBCFEED536ABCB45C83EC3CE0001133F4DEA7F00B1BA35D225E65706FE23F1D90BA22B91FD45DB2741DD38B68DD956BB90ED328E45E4ECEC9F4BA72033C12E058D50F06351A5732D838F0684CD7CF4F7B70F3F5189BC52932ED9027F353D8CCF050B257963D0B3C251";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "1029AE5CD8DF527EC5ED3B5613559902C0E03B9C6D45C08715520CD0E42DB3FE568EA5970FAD2DE434D6E7B36B76FA02881AB0D5C0A7AC90A41A8993ECA0BEA5A0AFD656B58CD03349D127FFFDB6613EB83069B63B72E9AB6436E8413C567AC2C1A73515045CBAC126CCCB6E3AA0E3F6A85791B98450CAF10F44C7112C986E2582650C04B7D54E33B8F8FEE93CB4F3CE4DA7296613788E332D83A91B20EF3B45AD8EC1F568E92DDEF11643A2257B960ECED7BB96BF2C8F800C769FAEABF758FF1999C2D19189131DB84C2B7112BA05D5EF87C4D04583101CF11AD9F4F659AB5ADCFCF2179A47414B94F1F7BCFF63B2F4EAA27320FEAEC1E939BAC906331F68F4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "635263889049489F47D0BF498B4298DFBD1743084548529F5A593DE116868480D912975CC7E35A87E699920FFE3D8DC6526EFFB9537A788A3FDEF42B210C2DC31A5EEE7A7776BE769B66412A31FF7431168A4208646C460132D6CA9816BFA8555C5C83FD83DBC80C397129D207D4AC15BB302C7617884A721A5B5C861EDEE750E0991B543B1E0B6A880A2CF8BBF32AC6053374F5C6D6F158A8E37A6254A98469C98F7934B2425FAD48E9F505C9F8253143AF47F52DD3A1C1D1929B467E125DD3481E5A3E3E0797AC5ED5BADB33C1A7A55BDDFED26675E4676182DB443625288C5776154D0F362CC048E097B33D44BFFECC52FC234B6874BE7981032E555F453F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "4FEE7A558663F3719FAB80CD67FA8DA96099345AE8ED4CC47154F8263AAB73B591127A4A3F2A389DE9AA990E41B07A0166E8215C80D8B8C3F2088BD349588F05576935185C559C84AB9457F6A8951E6E9C5D218B1819A225D493FFF0468DAD2C8DDD827AD50D60E1E70C6D0AAE65A554B928B3B65046DB1DE8554B99AF2BF4334238D14CD85B540A4DC5CA869332A9272D754EAC116AB6A80C8E3630C14297216AC31784BEFE992CA267ACC77EC35A3F8AA4AC58DF6106F9EE19C3E01C845EBE341D76B8E8AAE86B77C2FA50B8B54AC4C14DE4808710D37253B45921C1153A3FCFCEE493042A0EEFF2ABBEC685E7FDAD8C43D19F28E0C1D3977AA186032D91A0";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .mem_init3 = "2AE390FB7565122C5AE0858E358D1482E546C7A9FC1B64D19D6EF3AFBA000D33A18F6BA1E253FDF47094C9F1E06604801924EE5DD5C81E7F3DE035FCBF0DA5CDA31804150629D3B576FC7F39B13B9A9BE18B0A63F6ED27E8B9CBFD30B657D7DC94B5CE980020956488FDAAEDFA81BDDAECF0CB20ABBE882384E7DCE220B514A286B04C22AAC71F08036DD031D16FB49ED2998AA319E0665BE437F737D74C4DAF370EF53EC2BA384989D459B6E4E9912B18B6ABCBAB5405C74EF69048B17238E159E1CB432D0C6E9D452BA02050A37ED15769A257AE578DFD60D2549FD9FB4B0BE101198F7E56F57450A557C97020A11EAC25C4CB7409A28756FD935BD83F3ABC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .mem_init2 = "0906C4DCA391F844DAAC36F5FE55BE7EAF727B0FE11DC0AC512734B81C3AB44EC77815A22889741C12D4190EA4CB3B663A273A7EC17A48E9290E53BBB2AAD03C9D626738474F02364C694ED8E533AB478AEDDC603170C4142317838AD1745A1CE34C514B8E2233ED00B87F4C7CC0BBBD4C5F8471F33AB9BA054B29A1377F4BBFDC3E08878D3A763E58927EC02C3C16B00CFDFF890F1B98061489A1DF32D8247DA0D51F772891399B4BB05E186A5AE3AE610E5B011E179FB39D5A0CEACAB400A5B0A87B419780399F667CE3951D11F3C3289CF03DDBC5A13F8B227EB49CC5EF1C4383079793455DC231231AAE7A8F9A1DBE1044DE78B2E76A0F640749268938B9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .mem_init1 = "8F4F071E67D38AD911B139CC1A25EB25132A92310DD88C8067EA3C0CF9770F59593FA8D4E1B3EAE57F8AF384DBFBD5E9054061F88EA5DD2F8A8E9B86E4CF8015176B8CA2098EC581EF87045DA9978BA6AD8ACFBB045921F9928C5C99FB5082462C1D2B73083AFE87AB1E7392DB5CADA302B3C60A0E5B6584E90AB56ECB2A3728409C5D26876A20C03E286CEFBC95413D6EECFB64F9CF329702B17A718BFCB716A90991DB51D99C639778FB9BA288D968F18CA0732F9670F0C838A878D57405C7BA4A8BA509AC9014F54D388D6C5BA1E271F45AEE410F74E27B73E61E1FB485CBB4B218081A9EF61D3DFC60ABB06B4810C2BE647AC2CBB52C4C3293C3FA013D81";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168 .mem_init0 = "2A46B1DBD443EB790E92BC62337A6461AD1266E7C4B4A1D9AF605B000E2453732D8F3651767652A22A3A7EF2FC337F3A23913447F16E01C8C044EABF1A11D1D544D55419E53BA58E5078978A248EBB1707B3CDF0A263BF48316DBA37C3FC335387558E6DE8B8D7D816DFA620912C2B3D8677F0E78F547A65CC98E6BAFEB7ED84A5925B25B80D76021107B0FE75E37A16379C208BF9DA25597B483026410DE3678888DFB5332B9701C20A956AF287D03DAE8AAB2F28BB83E5B82A3D017B2492F8E522DC5919A8EA723D4267BA6842E30C50483A669AA3F325C56E89981372AD4A2255F859BB8A69D2A013BCB4C34FB4CA28B237840B929C0A3891317712890ED7";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N30
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a200 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a200 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a136~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "8EA4E3D6615C4ADA9CE62A571EF9B9A47787AFCDD4C9098A5F0E4318EF4FDB58D2D59E9E9968ABA00BFA030971718798C9A3D7B0E0AE1BA337EAE035D4685ADC6F12F88BCFBA08B787119FC79EAB9AD291BC7B155039FE455D317BE8951EF49DDD636B693FB5BCD59512E3027F027307C5A26BAE074BDBCE08F233A24BA7BDC265A4FED34239B73E7C7AA87EC80ED05F2BE38E78C64BD46A4A4FB54F3E452B0CAEE83721321C3D45DF8CF091EAE965DBCE63EAB9EEF928158E1DF1E6A4915AB5F4036C9907350BD91B7621A5A01F677794DB7B84CFD1C84CB35B8717F7F996A49691251F2A1104B46446D9DCAE9230FD5726B1ED44D91009A0F7AF5730C5056D";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "E0F16C6E869BD931DFA873118402B343A6DE35A291286F2293C274CF2D282298F1D0C5E6C73878B9CAB5B4677B1D85A35A0E1C3440C430B84B9BA163CC3E14AC1B5D0670C089C4BBA6BC22B1A9CF88EBE7E4A73D766BDE652927089E3EAF6456394CE365791EB445B0F2A5A117DB26BCC579CCE4E639D4E4D046FABBCC0A570FC6367858AF3BA007756B3B32C161A8890DF56E88C76A70366D5C2876C50AC1E44901C9176C9924B9A0A9A13B824C4160F4C31EEC6E4E763E04CE44A54622CEB0A0CFF6329B0C180634579D3D8314F7F5C043C9A1D080D9540A9B98F920D98F1E001F6DBC7B54D642A7387A7E265AA90C8545A8DD13BE635E56EDBF1D9754ACF8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "8359121749DB674989B8198994F06D29308C75BC3CEF91500E9BB7A0FCB0A886C7BC029FBAA7BEB3C7C1EE6CD56B13DFF666266D1F467E2A33D127A726D1CBCAE388D2C2594AE570BD4A8CB0F8A67BDAC7C7169E1DB36A390FAC24708006223B3CFE0B73101421F3A7BD30374B8387A64DCE609E5FBBB692C82F642861D3DDFDE252627909222F1CDA804880513807278EA8E8BC94C9C0632C57249E5D483FEA9422E90350CC879D93E45022CF0157DAFF6F96DAFC3BD1F1C31A9E2C83B6A279B36941E3C4BFA5E4B80F3B2B4757D40952D09D537CE15D96FF8DD96B690BB8B8758EE8DB40BC3E0D004E213A6E34A8774709BA17834178183111034F65C80BC9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "63C3621958106B9FB71E3D89F1674A50E7420B3DB8E76B24F3CD2D29721775F5A3E1C6FF69384A2537A22AB28BE7395A1D2BEF5B7B4485C4A5653745EE0BA2A1791514A006951B0B1E433282C62D007001A14313939D127E5EA904ABB0F848AD4356BAF5B861F1683CE3BFDD13F049B86B85C3A324A3AC5F313922F0170F66505F73CD4AEAD6629CC76E057FC31D4549C5420859DBB06520818F35C611542B53258CDBCAFB7B5B46759687844E90757D66BA225F8DC7A369387B2055AFA63E5C2C0DDB117DE6236DD1962DFDAA149D3AFA17FB2590BBDD078BA9CCC71300587B73D834CFA27E4CBE8430317D81B995F79EEF02CF190F9923EF28D5FC1B789A7A";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "11B16911855618536B8750898188BA89BC7B38ACF2A2C973791BFEA8717C75BE0E506AD5B7EEA94BF116CA7B62090DC99DEC6DCE49C2C7BF9FE924D1E56C7DA5660DF31CA2B2FBA5C404C8001D3C8C297226FC7ECEB03B1F317325E1B3EB4C2A5C481B20C4F45150566F01497806B861C454E653CFF72361E7F19F4F31DA5378DA32106D46F14BB4BE5AA0AF24B9B837D1AF0028F6318AFFA9DA3086F701C63141748E43F69DC9684AAC281C6DD476943C024D6DEC0F56B30B07F4E95E0603063EC85992DD913B06129876B852911221D4235E55A41CA405325429A2B9D0A950CDB459D57049329D053EFDF1377C08053DE55D7B1B806561481C15C90E27640C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "036A7F9857A243A7C2A153791506C58DCEB83FCB05D06D42DCADD1C561B81ABBB60A157021358183D539F796D28F031ABA70DDFEA3A051E71C347535EFB2A73F9D9FA57ECE23E46E31B4246C8546EAF7BD85A1696F892E263CBEEFA8ED6814B9D08D041DEE3B09E5C6034A5C9DD3FDF880A602B1306E1C3B44C35AF708CAD626C673DD847413068A5D2CB002D4930EF5B0A5D73C07F95CD52E5DC55505270FB866FADB31E1035D9AE4F8895E78E889F71B1CD6C8075EDDE45D77839D17E285F6C97BE6F1C6A82985841FEC739DA450C792832A13EA4C07772057D48269E17652A233B67639BAF07EA9CA7FA9D1044557D7BA71A7ACDB2A6534F97E3C0D3F2431";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "A2057B7505BDDAEE1B1AC88BDF6F45F05E0BCCB7F33BEC082EFDF09243F77B6562DC68D0394759D9D129BE6881C9F101296020050492C42CF095775B5A9FBF8322BBD97FA718A0065443AF9F6E3527A17E91A9C1E8DA881E3E4A3C71D8A092F7ABBC1D5E15D72E59C724A79546F2EEBE0F5E2136996FC958A17AB71C096113691F7FE57B22BEC08D2789285BF73A6A8C01E039B2DF5394C537A8C17674C7E72E8CB797E376964AD83E47BEDF2CEB658C51C8F352041BF87733EB12C90B4C2359B0C83DF70F5841EA113ACB99F9041AAB04AD9734A0A47A7D49721CE919F99B9EC996797F1C2BCAA5AA96F1B58CAD96EFA9166ADEA8DA9020D209C811A054DC3E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "A1587CD0BEE60B542B876730BAE5292FDEF0873BD7E52ED4A0419BCE4C91ECCBDF23A061F167AF5CA852707A70E3D3733959785980E8CAE0301E82E99B744458E0C727E38C0FF5338038733A472FA1241836CC861E8AE888A9282C1887A4F5BA7D590CC563648A7EEAB96E76E2D4334F5E157112617A45C1A49BC6D13D6FE98403410F9B34C36209356C4EF5FE21FBBDA2C0009574D9BE122A74805B85D18F13D960FD004A47C42DB177785D5E5328267501975C02C243A96CF375B3F8B5F5BADCFAEAFE0F009C5776223875C6549E25C33B161EC76762AD8FA50F43BE44550820C7176BC2689CE2CA9482A9A40EAB8B31378C37661729AB9E98BDC9477CDAD5";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "43E1105E36770DF58408451771A52AC05693DDAA9DFA8065502D183FA6B8ED18AEEF6D0F1C785C9266CDDD44D8F1D23B34D6E70AAC9EE1663F4D255F8B543481577716C5A881611167F36E98B0BBE82FABF281D6C83453EC6C432F9C61F80D73D45DDB58063DA4FD58D935E3307474AB42E1F25B1BA2AC6B2233E1F0E6466818D0C8F472862B2901102205B7AB8C7706AF995107D8409C512A599B7486D98AE46CE41F9AE94C2E3FF18E23174856ABD87707E7C1F9474F4DCCFFDF9D40E1CE1458F7342B452A7D17B95CEB024F3602BC3B3B99561C0935CDB11019CE2BD2A078FA678021DA58DF5DB19BA786EECAB3E7FD852B8F3E7D99CC2F9844089EC81B37";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "E60BBACBB95CF0418A3E3A3E0EF2F3635020AEA081B7EA87708899C993829B61AFE7CA9C186C05A13C3F378FF002FF9D205F3F779BD4E1A4D3ED9543F17D095C06DD141EA78152088C361B0617B3672A8359FAF220CC74F0CD049A25A1F37DADAE830FF75715F17EE7EBECEA6A393A94B684860C927660C0C026EFE0C830482ABEE10B7E5851F18DB51F515AB5EB619E84F96CC8E3965F9D5903988CB10FB9FB1EFFF5B295FC6DE7F73DE7C8D11514CD7876672B9448B54FBAD21E9C25F27F08C47FDA3AE85E30F066C79E3830BC496AC3430B2715797DB42D4F09B42195427F37045D7CEDC6E01806CA720DA522D82DDC40FE406A938AD3F02D4B4835430F0E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FF6B5A5AE5BA7D6C5DE980582E36225AD940E668F6891BA8584650A511CCB408FA4918F9662698475B6B835173E48AD7721F365BB0275BEF875CED83EC630E4ABC5CACFEBBFBF8C0D11C890201BB8097A489777F7BB5BDF3B74887B972631A0921602A951DBA9CF21CF8E41B73B25F325E5DD426861D333B849058BCDA52EB2B917E3EEC87A6FCB531E829489DF45A8B6200570CF26A695B429892478172E36FE934063A26FFBBC36B54147F60CF26F14025D041AD592B90CEB15F1BD7FBBCC831111037177F1DD387F9F004C0F73B28BD4D04094C285AC37235BC520F69B91D528FFFCABC32A69C2B30EEA8D5DE05A4145F7574581BBBCB08E04C730BAE5C57";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "7521AFB1A73947F597688183662B11EE8FCEA9A1E70403297C3C20CC5FAEBE5F314F9DAFD9AD2F87B85605E7E852559BD3920404CD0D4B82469C2E810D1620B046F98D377AFC60FDD40352CCBA53A324EC994F9ED624E4CA4FCFB24860747893576F9CB01AACEF601F56E6C98FCD1F28BD151387F2E9E59DE95AA8942C24F871BE4AC100BB908018A3AE0A86B58D1969F74217BA4B85604ADD7DF276E5696A33F44934E002077C5E93B9427D348C79429B9C87CD11C4568425A7961E36A8A8C5AC92DCFC4BDC2A24D558589E408D7D17C56D41596AB320C050D12C08F4601A4D5A411A5F187CAE7DF1F6C95511A9AF2CAB6A87F301F83D4FBA3700A2E5C62F24";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "43A36733011D5D12B021D49F4B77B2B4E53235C0ACD3FD6BC3F4CAA0AAD88FA3B3F13CABFE10A0EC9BE7743F01275163243719870B5B3B0D8C485AAF559BFCB15443B0E7870DC0A0B5988223D84BD21E80D7A5CAF1726B48F2E77ED7A1AF62C14D93E661E95AD707108DD58DE310ABC35D46B253ADF338E8FB8A4185E8EFB4F6A48F0E84439A0ABA003B071F9212D4862F4AF2E707CC5DC16FD2E091FE7745EB5ACF84A40589A84EF52C3BB76CE40C06B3FFA3AEF36A08186D755A3052D2B4A5C8A9D22FBDC0F8E18A56AD736B4D60B35B446B0834C26B3A20F4CD0D8929BCEDE24B42AB05B9F798DE94825D25345FC49EB853450460AC5BA5CE142A3264EBBE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "E2820B35D664444C35021D8E3336B60C291101246D9958BA3B0B0295F5594AD47F25496FE104165D39C121EB5ED2ACED3E71D2ECD29EE5AD644C550D7CB5EEE12BD1CEA06E95BA20C47118CEFEC35E242349205F58FFD6EADD6290DA2E7831A7CB2E8585D0E5AB0825873D146E3BDC4D2FD3F30F772F6D11BB2CCAAC84088087044193DACD023ECF92DD8F5354A597A3606CF8AA65D008882A754F99C3B6C9CF80559A3093B4EB61F328FFCC7DA2245D2F9BD6AD766ADF12154D1E804BB1F31EF00253EB1A68E648B21F412C37DE2C076AF5578737F153E9614D313E04DB64D8A1689D4F7AAF125E3462E2656F051EC5160DC0538097C19546A6D5D36C8C897B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "C53FAD9B949E9FDB9FBE1EE5B34D7D9E4D02AB54AA562E38568E527063896C087F73E16124B4C44794F5F4B1A782B4364CAA7A12A8DAE2E867FDF92E5311E0B84EE0CD32805F771BA07856064CE4C78FCDC50A3892E258181B14338C0320A8112A38B25DF87CA10A4F2B042500C8E36F215E99B4151766442B44375AAD606DFE3EDF87CE1B2C91B7AECDFCB5680130936A415EF7FC42A3720F6A082DBC50F6A85D94EA4567A6E7306199C286D89A53354F1AF962D924548BE6CE2D2CEAB018DACFF7F1E5B995C2F014061C11647918793C8E2743033ED5C03A096409917B0BA990A59D452DC2FD59D4DD625BE836D645E3F31E213CF8818D5B8D6A1B40A261F9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "AE32CF30ED84EB79ECE84C749D22BA5CD1FADD96F83E7E7A3AE82F24E3BC30C6858EBB86ED0BFD4E55F11AF37975007F30D7DCDC40902CA15E1333BD3B1C65F4A340A2F9C9F135B8B0D431A9A00AB821720F025642F5A3711BA6E5DA4B229AD8CE0C98B770011AB17F0272EABA031217910D44B8869271FF5F43DE9470599941029E9C13C1AF56EF5AA1D240230AC3F4E7251128687F36345C6A692FC860E81D24EF02F66544E297D0B9F149F8EDE415C8BF688B246C386D0EA2BBFC89A67C0C2B7ED8BA78A833D7B2D634D307897549DEF7A46280783DD0BFE5F126D38DCCEAB4A559F712483923421938EAE9EA26517E3974AA3629E94373101E8234CC9274";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .mem_init3 = "303DFA9733C743956151C9C32D2A26B296059CE8FB655F80092F56A7751B1090C0A5B171936B78F51ED5619446C7142C8108BE477112F3D7D814D3DBD7B7A032C029C347D194A98B1AE210B30E42CA01A945EC361880A7621D1EA973511E7D5415D47212B2F3EC6B3A405E42CF8EEFF607F65D8E8FC0EFA86F8F7DFF4AB848668825AC8E8065EEDD378C70B8A5AC6FF779FF6861A1854F58227890741CBCD4FF195FA6AF804C86EBA5095C141062A759D476EAA3B2FB30194C9C42BD1C05ECA84AB694570F5583B84A5AE9712415DC402664D181E8C278DC9F82E4C7DA998222BC63160C65E010DE2E6D924136765C6DB931D86E47959CB01B7EB22A744E39C2";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .mem_init2 = "8B1FCDDAA5E70B82B679AB94B20D0693A2A53AD779A62E41482F32DF69882743EAADED22E26B61D17E2B2E2E84A9E0E625AF53EB35D34544AA302C1D5F76AFD77CB6DFA80AF77E499FAD9976628E6C6971C25D3F9B17B1FDB8119C4837D75F852D9ECE4BC571CE4189105BDF2BE150742C1BE36152B9F5E4762588A89C8CA8A9E756ED84100D1AF64ADF9EDACD9532B4A6CF7C9043A1F6BB8591777287DD7AB08F42E950208E7432CCB80F86D20DFB3E26B43E00A062154C24364EE4C18FB7527CC9FA180ADEB7735841A9AD39EAA75DF3B9EC161D68E79096946C0321203484C1BC2FABAF33FE310E76E221D72FB02CC63DC51F59FA862E05A38194CD1053AD";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .mem_init1 = "D06F1AEAAFD3C8CC9E10838AC90BD74AB5D1758F6D5C01EFF030345AD586E7D25987A442F5842066B338D4FF31ED6BB58AA67CAC7AC056E167B8534AFAB0BD33D3C38670D7863B4740FB04938CF6EF061DC60050EE54B131EFAA7FD8C9624C44C45F18C571A3BF9A66C31F09F3A33A9B9D576A122F813A2175395389FA3A7804492CDA04E0365823ECE8EA7E4491D4092F75E37ABB9627FFE7197DD71AC55A62F676687EE6BB46E74CD3BAD76313FF433370C5138928DAC9CA7B829BF910A94395B3F43CE30F2E2E3FBEF0434AEC80F65A40AEDC5E0AA8FCE55C1F9C87CE1572D81301EE057E8C2639A73AC3240B4C5E412FBF7E506CDC63D217088A6EA64BB7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137 .mem_init0 = "FD343B953FB18BE4E31D6EA4F0FF6997E957D351FACF66141925DF005293C44B4B3544D45CE159A3CB29FE54DB64DBFC19D551151D16A54F683C4DE6974301EBD765044E563EAC50CDAA6F6B986A834228F309712E6392AFF6F2D9F56D402D1E3D469092661D3420FAB86E8D9C07ECF4EE0F1282F2E8AC72F63DDDF8457A45446CAAD6909336D726460D5F2EB6152FCC82193918690A0EAE673A8F44CEEB543DE4FC74144F80FEA0DC41B3D207132BBE8B13FD244A8985A642711EDBB88BE86F54215D780829F871F6E67E9D73A458E3C57D123472BDD754CCF623BF215E81CC69E9B65146EFCD89F9EB7AAFEB0DDF9EAEEC66B7D5A20374FE01B9E80BF42791";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .mem_init3 = "1F45A9EB282D9F61DC482AA6D054903D59090B702B6AE417F80FBA4C414F679C1BADCA3F1EC5CC3E39769952F12DB1C5843185A38B3B4BD239DE555AF986E76E60A047D098C10567724DA80FAAADFECEB8A2D8449DBA28415307C279AFA84E5AAC8A27D70A345482143D580EB1C570D8C1E70E8C4FFBBEFEBCE7E86F88E516D90F3DCE05A51CD05E9B37ECA7C0202D41D9B50EDB0079B54C75C7D6D84B0E11D6609C1EDFE5E6F548FEBA719ECDD3473985D9F19518ED5B655412D84952581B33E3C9DC8CFBBE3FB748B6675F42B98136CB8ED623D7C29934986A602A5C9E189FBB2B483D74D195B92E94740AD4C0A91A8F9CA078A6C882FF27BF202EADE61988";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .mem_init2 = "C61AAF2FEA6F2080EBECA9ACB3167F908CE4C19F64821DA0FD18A986062B42D3D69F751DB4B3A326C68210E9E4E4C22E9704524BC99C78A907946533E3155B96DF31396DF112FFEBEF460B7C0BF228E74A6E3CAFF888F498D4B258DFBC43A9034605F455DB13B0FAAE42FD41D378D1C09BDE474BDCBC1001A7421CC18E8BC58B31B9FD610FAD5FB71915EEA824951CC147189ABB2EE78A28655D6C0065939BFB7E2D2183186C91DC15C12DD55B8E37FCEEEA9D9697630B9CB8C20A5B7BAE3CDE1D96A0F1739F275E004BBC7B52F1E840DA5B8A4F3482E9619D0B13663227310DAC8494E89C458344F2775E59937E853D045E389E2518F7DCE54290B43798B792";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .mem_init1 = "1E5054496A8E1C9FC1572B43897CD00A2125B7C0BFA2866120B0EA394CB7FFB93618F42501A26CC7A04236A1E4C01AF6C13CCD5411463956FEC5B91A91549450171E09E98820983C5E627A4D327C2049CF858D873E0059A0A44E89680165CE1156484CB62C1335A14B9470E6A4948F77EFA438029FFAA3AA19A420C10E905ABC316C53ECCC6355D9BC57C92FFF8E64D5D63B11E8A23A284C4D8FF887EF597DF67E7D4A2AF51BC3AB5BCC2455E94EA35B5AA68BD9A35F3BF43BB190DB9084045C3F88594143C0103FAF2DC4EB3494E3DA2D103B739235CC56E8AEE585180436B88F508B678D1ABE2D58504C6AE3DC2FA676DC0D2D325AF71FA5B968DD2235BDE4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169 .mem_init0 = "1BF75291D4F8A084C7C5675203DAEE8C6A07FCD1BDB652BC82071AFF13B6FB1C3D71CEBF1C30864602A36E08F407D88C21814F9C129EAF31CCA5F19F71D2D45FBD479908D8F4ECC32D132E099632826205A56BC33CF1C425B530ED0339919B9197B5269603F0B50EA453AE41448C1C1BD38A015F453995B9532B6C93BA9ACA918D647CA4E368E4EB03AC7BD2A54ECD2E10C0BDBF5FF80E3C73A775AE8044FFCB226B274252B59240113BEFE92244366AFCEBA9CA3EF2F74D1204C01AC101730D2591C47C9EE518E846DA3D9EF3A058EAF06A126D223ACE3A243BD9BFE75BB72B73B7FE6D4DE01B3E7F14ECDE2A058B641C5BD96A87125EFF5883C304B56A7DE8";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a201 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a201 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a137~portadataout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a169~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h01AB04AE45EF04AE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],
\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 1023;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .mem_init4 = "013FF02008FE002FD805FD80502BFFFD80501FF7FEC0500BF7027FFFFC03FE402003FFFD4000040700FF7FF402FF804FEFFC01C03007FEFE3F3FDBFEFEFF50180701807FE3F7FFFF7023FBFF3F30140602407FEC08FF00BFF7F901C00FE80203009FE40AFD806FFFF6FDFFA01808FD3F9FE7FAFFC0B007FF03BFF01408FE7FCFF00D01C140240AFF00502408FD802FF7FF02003FDFFE02C0802007033FD02FFAFFC00037FA0041201008FD80500802FDFFA0240001BFBFE7F9FDFFE00FFC0440B003FD02BFE023FAFF405FDFFD017FEFE7FE013F9FEC05FE7FDFE000FFC01FF7FE020000240902FFDFDBF5FE008000060240101005FFC0301C08013F1FFBEDFC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .mem_init3 = "BF1FC40301402FF8040100501FFBFFC01FCFFC007FF003FAFDFF6FFBFFFF801FE7EFFEFF7FD7FC00C0C03401023F4FE3F3FE3FFFEC07FFC0A01409FEC00FDC08FF3F7FFBF5FE402003FF0140701403FFBFBFEFF9FC3F9FFFFD003F8FF7F8FFBF500FFBFD808FE80002C09013F90000702BF0FEBF6FD7F1FA3EFFD804FDBFAFFBF501000FE7F7FE80304BFD017FC013FC01C0100FF4FCBE3F93EAFC3F0FAFF4FCC08FF407FD406007FFFF00A0140202FF8017F602403FBFE2F93E2FA7E8FD3FDFC7F800BFD02400023F5000000040800BEFFF002FF00400FFAF8BDFFA7FAFAFFDFE401FCFF9FFBF9FF7F7017FEFF3F6017F4FA7EFFC7F001FFEFD3E7F4BDEFABE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .mem_init2 = "DFDC03007FFFF7F201008FF005FEC03FD809FEFFAFE3F4FC7FE02405FE3D6F2BE5FBBFF003FD00BFC007F8023F5017FEFDC0A0280200001FF7FFFF7F900C00F9FE2F93F4FF80CFF80C027FD01C03FF7F902407FDBFD00FFEFD3FA008070280500C0C013FF004030500703BFC0000F033FE03407FF800FD40800BF4FF80CFF80B004110040C0400503C0B01009040030380D0140500403FF406FE404FFFFB01C10008100340203802017FEFF80B010020400E01008FFC0E01401020040000500405FE7FE0041002C0D00803F9BECFF3F6FE00D01C100440901C09FF009FFBF7013FB00FF5FF803FF40B0180602805FB3FAFF40500C06FFFFF01800FE3FFFE00AF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .mem_init1 = "E7FD01C07FDC0201802027F5FDFFFFD7FFFE7F1FFBF6FD7F5FF004FF7FA008030040100FF502403FDFF8003F900406017F7FFBF500402FEFF3013F600FFF00BFAFDFFF01FF600BF601FFAFEFFE01C00FF3F5FDBFA01C01FE40701007FD7FD01406FF802FD409FF00A00C00FF40600BF50280A00C03FF001FFBF6FFBFC00BFE0100701C09FDC04FFC010140000C010140902BF5FF7FBFDC04FEC07FFBFC023FBFE803027FEFDFF802400FFFF7FEFF5FE002FFFF7FF7F900BFEFF803FFFFBFDBF901FFFFF000FE807FDBFE000040200A01006FEBFEFF8040280801BFAFFBF801008FE009FFFF901BFAFF3FBFF404FD40901007FEFF602407017FD0080800FFBFF7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202 .mem_init0 = "FEFD407FEFFEFF7F40080700FF6FFBFBFD400FF7FF0180000BFD00C03FFC0402BF702C0603407003FB033FFFEFFEFEFFFFEC02FD7FAFEC06027FAFFC01023FE00FFBFEFF701000FF3FD014010480C0541504C0B0100B013F6FC800FE00801809FF00401FFBFF400FF7F8FDC05000120640804413044060200EFEBFEFEBF500409FDBFBFE804017FAFD3F5FEBFAFEFF600C03FFC0F0201506C13FF806003FBFF7FFFF001FF405FD80A017F2FE7FA00C0AFE802FF7F2FD800FF80A04C150300B0380C00FFC0080A023F7FFFFEFF3F5FF3F6FDBF800002FD7F3FCFECFE7FF0401304C0300403FFC04FFBF7027FAFE409FFFF3007F000402FD806FE801FEBEFFD801";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .mem_init3 = "4B159B8CFC20F2302E682CBE891B2BE18F12F0A519A939C6B094F7ED3F42AD8FAE500452C45103352967FDF70CD639B78FC790540275358905C244BFAB781922A7D947F7F431EC85C481250D2FFA477EC144E96B4CF619BAC1F6FED1A21ADC586F8E9C9DB4FC98FA900026E002286DE808EA9CD19CF48F56040A4C11F5DA27DD6CD8A90B568EDE65874847FD28744C763004AC8439E99C6EB194F0D1C6F96DEFEE13AE2AB4C79980C53B6CB754B500ACBF7FC2761C5B154C44983926D2CF5EAA1735C0526CC94894CEBF2B461CAFBAB96FC677EB0D2997227D3D1D87AE0CDFCB147D375C6A1A087CAD8211D9FE82A891700881838A4049090348F865F0BD942B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .mem_init2 = "18F924FA0AC92772C6B98E552B8A8B133F394FED5D31C57ECC3D17B01485CCFC6D538C52F270FFC1D2D136E547D37900CC977C4D10FE6E6A052A1C09C7A56269C3F7EFD532B27C0C04A396A1DF946907D8898B4F590344A24577B8C7EF14BF09ADCA5FDA272777A3C82F886B708CCC3291976F47EF9954F5A4371181ABD3F2F6E362BA8047C83D534A09E93C8BFBA116E1DEA684B9F33C674946F2606F626B6412E1CAA2D849DDF11B9F0955E6341463E0376D8D0D35C0922B42A9202D9211A26DF69B5EB1D86CCA40DAB7E927FCCC80179D12761B83DD02B1F167D7D001132D442BCBD1B45295F9EC6D1C953E4C2796EB0471E59083402C5186934B8BD223AE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .mem_init1 = "D719C37875EB96992887EC6D44CF3235EC3FA19A003F448B128000C01CC2E56B044B222357FA8D178230E190CBF6DF6317630AAFEBCB790605D3AF7E3FA8E69B111174341E703EFB10503837411A1159E787B6B36B8AC4340364438FBBDE88C7C70F8EE011444CE1F5E41C272ADADC98C1A7C8D62D5301D1A0EAD821897F6918C6B2E4A00E99216CBC9561FF2EF4FCDE5C229F4E9EE0C6C2A83D518624601906885D8782E1CB1AB622CBD5C9361532DFE0A30DF8C2C53965FC3717DBAF8589B2B465AB74FDE7F3A4A16182B55B3A54D950DA78B8A068FCC8DE1457E11A73E564330367A3FE3A5AFC147D461A48D25C6DB075862BE19A22572CB96DE830E0AB13";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138 .mem_init0 = "B89690A49DAF5F5666B7F6407AB8FD5455D47C68B5DE84A30D37027B12B6C3CCD6F8D9B140B77165276946E94D7EB6EAB53BC0909DE46749E6D727E006E665DA0CC0BBF7436C85D075C0EF6B005A02063FF4712D69F02C3FF2D8D6A85B01F83107ECAC95D037E7B427F9DF894E9DDBE3E6D631F2F462E0739D79430B6E0B513E03DB934F546B0C85F6B448B2B971D346EDC8D1F1DAA6B89F9C203C6ED42C1FBD37D7B63178053835B62E5573CEE74C8925914117D067EB49D9D2F27FD727D459854F05F0458359F433A91473370F2D03F4073422CF089EE166CA51D80E3B55254084FDF01CA4199A03256A02623C718599939DD1B619990920AA5348572EEAD1";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "7D6E841AD8F1B4F2540B860DC995BD65292C63853BAF0B8B2CF4C700F7688F6775A44C60E878CF39C159152F51C92259565ABE3E1F69BC3791FACABE282D58E543A5FAFDB516992607664884A270D5A68D603D15466B54CDAC43CF7F2DC765DCE616375517A5443BF81B801819F331E2DFDD7F972E3F4D2FF223B5FDE6903848752CDF9406CE08DAD8591C854A9BF4671EA87C5AD10B1DD2AF32BCCDC11050FA2DED03BA64E55140A376D2290137565066E1DF87979A3CF17904E74573C845402F4DE8281DA78C7DF07F7863A903059ABB4EC85690AEB15DA9EFD07874F894B672CD2FEE59F3C7E6DCBC887F2E71AD0DCC35D8B7333FFBC241E2D0CF4385B75B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "9112ECBE9D23FE9A3681DCD0BC04034D5093ED954AF281ADEF0E0D31507829D163F2BA2EE9058F3ACA447DFF76D2C48CA2B73DB12186928C730D84674404EFD3CEE40B6337B37E010F79DCE69173EED368C511AA2914FDF7DF161AA53D60389282E6E57017B19717366653A781736EEDCC596C87FF7AF52939570D025CA446DEBAA5168F35BB5EA7308ECBC34238E6E9C9E354C1A90431B0C40F6314AF202428F81AC45800C2B023E63C54737A96588DAEAB10F2DB4D5AFE80B7F74726A613CFFEA9E58985EAC74A7EF31B80F6C50FFC582EAD45CDC3BC02CAB7FC57411B1F0285342DCDDDC810583108A7FD7BDF0D6C65C3AD2122DC660E5F9111B70849097B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "ED32718BACCF46BC43B22A496C54842C83E14591851029E447DFD9E88F368FFE7F8E9D6E97841E025E522E14AD2FB170C3C9A1562F2B3D42EFA504277A98A1AAC816C72BBD5A2E4CB6F032E2A326A8FD512FE355C14D1FCEC99E4384BF32B5463C126B03EFD49EC71EAA868E7186EBAD091EDD14E61E0014D6F32BAC2F20510E27E56A5540623D456C69E58E58A35A56332F09643E64557EBAC20A291F6327696D83D6DC5E0961DE753B7BD5A9FEC0C85038997137E5EEA35E34BD16061FE7E00AFE5280A456648A0CFF8B94552597C043BE243982C6552AAC2104A4CBB5B3338528D8659C5BC795D2ED6BBC00A8DDFD216645D0EBFA8922AFAB488F7A09C068";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "6B0AD8615726E1CD2E5D852E64FB657875E6043220F109252D0003677017EEC68B26019CDB9E6B4878B807396874C308D2986FEFA89465C78A9A7E764B67F4084342E8CC59AD06E368D9B03904A2670764C136060992E5FB1B370572E23F4CF0D4EDE314235CCB255C300A8AEFB72E82D2B02CEE3A5E319896556E682B35BA901BDA57EC126FB2D07B91A2EBA952041F9F404CCB7D9DEAE1C8AE6D296A68A94591AD3363C6B9F2657566848CF7A2841A3C9BE5E02BBBCC3973E33F27F616DF3066DBBBF74C177E967FF3F4DC4185AEACDDE8780680019B6B177ED4232F560312BFD24AD50F10D9472D4924E26FF409A67060875A5A9B9C25C026D0F92B0DD6B2";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "8CDA81FEB4B8117EE52486587D73D19E158519923888D73002F56319D503958E94F4D3100939278DBD00E7FFC40E86568F53BCE14A1B735A2C5A2300B3947FCEAEDC67FDDADC76E754763A1AC0221B468F766FA10E850B906C2803825582A446C17BC8106797C7532C55B81C0AC9B82C33DA1C549C84BFFEB0329363ED23387C5E193F8A924E2A9E15E47187DB91F6DE7B981A00BA0FF654D5C18DB6933695EF8E8B6DE8DEADFB179C784C257B8E73D63AF282BC33A36AFAC7DBB20C0D19CCD790A8884B93E42037EDF0EDDD5B56F9E322C9DA6C0726579398B436219B1520905030E66832AB315475FD2E08C38C8B61031AD68754C879B48F965851B3314409";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "E52D3EFA8B6C54CCDE77EDF3B50BC4CD415FC754F127EAD85FDEFCF79A21AA10EF642DE4467D8FA70B4F8BCA0664A7CCA4BDAF32D44381D04B7DE4924666E6D377E3D68616D52D2EFD91E8B30BBE2C80857C4F59CE9D963747E62013A817AC0C5C8699EA945F780E6A68CDA55C6AAEE46FA2042D6F8702B330B0050885CC56CA104FA9AFD6AF3F076AF21F2867F58C6BA9BB19297BB4B18281B7184D5F6A9A817F366E2D7286572D50294BA58012C491FFFA7447E82BFEB7F1097B34595D5BAD367575D1502BF9692A8CFA239BF40E6835ECC2D1B356D4E7E7EA2E5741B5F6B1B446DDA3420BDE959B8D1D2D4AA926A2FDB11225103EFAB0949B438F242EC1A6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "F22454771FA32931ABCCB77445C0387F589CE66D59C909D31124DBF272B91E860FA27F04A0A7DE1A38E63C9C36865085339BD6F520F5A4BB023A777C30005A23F3159BA4A6194FE1A1FCCE75D7301D949A92FE4DC3884A81E297D46DC1FF115C821BF93A0D708E9FC18FF87D442285B64CEC670704277D928D4E9CD74E15516CA4EEEF9E8882864348F31B29012057331CA3032857162F22DD5E2015D57AC9EC0A457E90FC4EA039B292FF3C8FF766CFC5B3BD4FB26EC5C47BAD09616D5D6AE03AE2501D28FC12D1DF61D2502DAE230B00778A12AE6FCA3EE42F2F6098460188C58A9F98607CB7D2EFD4FFCFC89A8570B98B30C64AD1E4F3C3F3FEC1BD8E2B18";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "3CD470D242433F91CBB19B2ED428B50EBE51B8F93E57783C586515DB2C83838054A1FE60DE522B8BBBF034A9AB63B0B2CE664817A49494B35F1FBCB685C29DA366500A0633BFCC91A9D1442424DCFBBC2EB508A0656F139172CA160A719A6340A8274784AC2D0B8325207CF45F573500445D2AF740F15E534CDDF5CC6BB8B2015282B7349E38C5E441495DAF83D4A78E2964A55BE7CD0B457A57A49B59D9ED201D3285A7679F5FFB9E138C5B548BEC25ACB370743BF8002D2B9927C4317332817EEF4262803C87E31CC417D30EC32131B9B0D365B345EC9C270834EE51BA6BD8BDE080C1A5C29A05405D146EDDB3D934D724846B4F56A0E738D252B453636944";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "85B506080D0990A8E169546DC68AA9261302A2E4A04CBF4AE69360062129395D349CB12CEB7D5DA97D861381D4C315347EE39E161A7033E8B2067706F423B82E595C2AA749FE620CEB2E315856B6BF0DA45BCACC2E4E3ACDDA20EF352029ECAC3B5040D57AFA7AB673A5BEB0EAB22571BF270020D72EBCA6249AFB4CFF885144925ABC00A659C19A8741E9006E0126BE20EA874A6878FB8DF0229534984EC450A82AC93D754772AB1637AC87DF109E4E2B1DF77F1F1655F41F4AC7312D2913ED2558F5D0C522209AD2C7B633EFB61AD5D708FAE9AC60922793E69541AAD198EF8FE74A8D7D55D31A7F15F6BDB3AB0407D99AE4D2CB50FE8C6BBECF2EC8D7F0A3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "810EB92A122BCD188794E0B7AABA991E4661D5D303AEEBEDC79C277A61A64F1796A00A1820839D93FD7A2827A52BB4B3CB811FC92E0DB9DA44896F3CB0508A562EE7B54E2A133578B32887E59C789064BC53C833AAAAB70395386B6A4BB1EC59286F0773615A34DD33A5550CAF3BDE8C75A7451638C6D29D338374E0C62655C6B97EA77AD2915EA358A86AE0C27AD76C59A6105C9A9FE4CE44CEB86E002F519B8C2499B26BB79C37435B318C42C187382F0B66AED38FC2B0F742F2BF1943DD6205FAE3A59121C3D6C8EF9993B10C241C20E81D31184D124ABA7589872E79FB63C011348AEF62D82B3B6BBD9A05EB6C9F228FA0E2A13158D6DCDD3ED0C2AA2314";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "5183C049972CEF19F4FD6F93CEEDB1F655F4A1135704C3AEEFDF4243594B768DE429FEE4EB4AAD97682DEF229FEFAD96EEB5F84965C7A4A53303C60B141DFACF9E7CBD79D59871C413D3AFE8FDE609D1293739DC319720EE1080720231A53223AABBC926E556AF6F00883C773646AA953774C815722398057B9D1F156C4F5DBB4062BE1843B965632B13AB7AB35A9E49924E31B2DE5AA759553736522B7004B65A31ADB0941A2CBA63236E421C6F000504006305C543814D6D842D44390451113D372CFF8CE56A4B063FABC4EA7A9E38E4B517923F0B0B8B242F7C1D3F4C8222D8ECFC0366D59E5D8FA673E037C344389F22D71AEFD2D5611861C892280266FF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "212DC3E88324FC3552304BFBBD61F7DFD102A69F407B4422686EBD54492EDEA0E3DFF0660038A4748503AE67D2BF5F7DF1666AFC9AEE97140FF114469AE4FCC96806A1E3A1817220D23DD72F6E23A312B3EC048FBC66945C4A7688E10EF68C9A23EC6D967D7F4CE7CA566636CED5CF79F969DDA321254390BA38A6015C7075477765C259107B38FE2296542A5C5B30F3F0B93D11675E94579A66B03E3ECD4F336F122A9D3E6F6B5F380C511D5849FDA1D02C7F479044FBCD104F52F670919CE7FCD804A96B4CBFBDFA1275E2616E09D13351EEA5E0C70FC895AB3D8914D5A38B488F0F92861BD883161534987FA67536B3EC143D37C5C21E9A0CF78FD861CC84";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "AA1A9E5499C51CEF75E83ADD864093F520466A464730C23FE116CC68AC5A496BF0DE58FEC70B0A3C2E68999BB4B01A42264AF00D8FB5BA2799B0DF2A4CCEBE3A6E8BC144404A0186A869E667BBAA3723DB812932915022E576F37B1E33BA2B1D59DF70304BA96E8F05D018921DD3F3E5CF1E34E89964F58F0E491E280A359ADFE60BF4875E8FABFA3DC14521D21D56368220F7EFE5978A26D69181476492D605BFD536EE5D1DB681C73F20E61BD623A430BA110D33D41259527C4FB9699E05E1BF7884E3C6194D58648E5B5F6E8C27AF1B581FC7B4A589C1267064F407EE1F36FB4F1134FCB57E73B010FDCA3700987CEF1C6C47902A5B5374EB23E4BBE2753F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "DBEF4783BB6CDA275203E19146B7B39E5150E91639B43E791DE5AA5D4500213042219CB44BE28A1F3792271E68693075B98D268B4BB9835AD40813DD9CE5DC89745E179B530FB45AE0A697D048899ACD6969E20AB8C10F9D7965A9A66BD365BA76C8BCCADB2EE22007CC7B342EF68E725DDCAA1E2A9B3457FC9EAB61EDAA74A0C512E959B863E2B3F253F86B5AC8779753435961632FBE6A78BEC572BA2E8044786F9981257232C2ECD17A65E8BCD90BA863BCFB1B89AA4E7FCD23D16E67A901224AC7E30FE84D2EF91E17042E13A4C4B7F3C6AAD345A907BC373FFEB454BC26E49637884DA9610648F6DB2B11276DCE66063497F89492960B5F7BB96110912A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "579AEA225FD33A1D3C2CD43925D6D93B5FF45182826E589A93033E25ACABE8E299B616A307D8F742686C62A33AF8141B83862A94E73AEF672CF41E8FDAC9B6C4101651A62CF7F74700CB217121B20AAE478A1179DBF078C3957269E2E748EFD13B5BC4B8E45913486E7971CD0B3C46BC2CA18F0418CD608A06A1D90473495FF7A6C83836C517DD7B6FCCC2E8D5714BEE3E14B9EA27C843539F2646A83DFCA5345F0454FF4797C3987A3917A28538022C072629F97C5C08585E462A30BD05480A139B8D0F884AC69A008F680000DA3AD1948FB1F714D8C74AC94C3128C09D4F9A7D422FC1EA842B289EDF6E9E863D72A8126C99467BEB8B6757524208BB61B4DE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "7834BB4A430A303A01251C8A4145C043F00829AE034922C11D0DE0FEB8105D03555AC4FDC4D6EC07210AB9185F59786462C42C672C59DFD4B3DAA66A576A006BD4CD4B00FFC3BD0059748A6E6962FCA83637DE5ABB93D8EE235E6834FA8EE99305F41B1EF93415718ED782C29201FD0311573A3CE04C0D3A848C3EE49B8EE780C08C899D17012FF0F1291BFE2A0E31E54CF4665B11802DAFD103C80FD93F14F63DBF44E4FC2C75522F35B87DC0AF84016B391C869991FFFC9DA3455A862EDB9F951731727E91D1C0561E13FA33F079E19671D75FB32615D732DC058035DADB5C3434A7CD76F12AF35ADDE1A1BEE34801F572199C60A5C71457690B4B33B779E7";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h440C443F770C773F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .mem_init3 = "5E5FF51B42072D643E557598D5085FCA1FE5F3B06C9EDC7D712725D7144C2815EE496AA1247DA955279CFC78DB50A1AE69AFB6B76457AB158DCAA090D8D73A4145DBD97F2BBEA82F9D052115EB1E54A1B98B301048F9C63DDA1465A9D995A6EAA98885AF789857AA46D58454C46344D1E280D810FE579872BC7494C36CB802A4B3B930A224A3FA7F0A94D4CEABEE9D67EBFEEA87F527CF898C4B96DFE95E67623312B9D8CC7B403053471BAE989DA46782031315FD63E2363D2AA9B64837C8F7B996EBEE2AAB85D650A8AB63BEF96EC6DEF12CF266572634A15EF744C1A349134F8520D012A652B185B72EC82588B029919405B58A8E305CA1C6405282D0CCB5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .mem_init2 = "9DA93428FA21B1E8CA4AAB0AB4D94B1D3CBE88B071DD387B7879018E141A246C50AB429D4C64095F1DA5AE67DB62E915F38AE43B447856C416478893DE7A982F8F822520D537BE7F3C50D239D3C94B176EC986962844C092D6CBC285C0A5C214DEC088C4D8827CD9419A1F30B245A247846E48CCD13C7BC7DCAF65C080E75FFF6EBC65FF7F49FD2248D0B59B93000BD6C0F7F4C01A5F5B5626304D5673C29AF4ACE1D8DF1C557ABA32E2EFD516556C45DE6067388AF9FC36DB5D157286962FFC84FF717C468F21E2D84E78B55B03EFE9E13830F11B73DB8801452920706E0BB9DE04151843826F681ACDB8BA11AACDE73DCAFAF2AE49AEE396E0002AE31EA9DA";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .mem_init1 = "73E1DE7883CFDD859D9B23837A42EFE9975AD6CB0BD369252C1EE148AB8BF5DADFCDF95707652EA6003F722CA5D7FE672D73476A5C094A6E593EC824315393001519E5C655AE0CB8766FC8DA0E4F1FB1C3B36C0AB11F3E884C74914119DE2580F9977CD3B98ED56FD1113179C39F729E941DDE99CEB91F6DF27A6D5B89A38D3D6C2DBE4073F8D3CE0987A6C9271278682B5F6AA475629E1CB63A543B83249CC7BF4177E7E43A1927B6E55B1DBA38E5E7EFE6BCDEC81851C9F51D582035D23DDCD11CF9E660529F4A0B8301A2232ADDF0C1A5EFBBE32ACDA4538E2D909EC7ED7A3315E964CA7DFEB3BA02969AF3943B208A0357C303CC9CF20E4AB91AB26AB5F8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170 .mem_init0 = "7D2B998A605FCAFDC48A9B9C6C881EDE079F0459FCD0E1385DF75AF32503F972B19A7F1932157E15D5720187B96F7E18A7A583222536EEBE4970F7C9E3B0EE42C9D2D1A82EB588EAD7670714513780B034460F76F7E8C296A8538042B56A1B7A445272BD10FC8B3DDF10482B0B3C0F13BB592BC66693609F9EFF522A3500D61339CF327716C6A99ADC4C16288D9D274A690ADE6D0BD95A90F4D7FCAAAE4C7DCD2BEC7B4566F933B0F50F43CD02FD79A070D6BEEBA6A731DF63E66C98DBD0D3A57CCEDEEFC4DC9290B012BF3033CBC7B8090DF7A2D4A4E53258206352E3380AEB06C03752F1826A5D81AA85AA5BE9BBF7B63B9443483E070F7E70C2B7E6D1204C";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202~portadataout ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a202~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a138~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .mem_init3 = "9E636041FE3E29B2DA9112B616975ED0F8ECF25772064FE9485B95EA8ACE5E72BF50FCD1554ED7C24ADB2C1D27D8C43EF2F9EF88B59C963A9B07475FE808FE0F6B9FF1E59C8647F3E18CE89D56F15527B668273613C410A0A46C372D8B33A6D5F19732506D876D9BC2A0BDDD9529D7EF55C8749F6CEC634B5661FB380121929B0130100E0C6F52825594FA09B4025588A8B54462C7A56FDCEB352D68FB572A0CE96E42542C1C5B5327CB7456573967BC25B3EB6999AF0D1ECE688F4D3D58EB01830166A75CCC924AAE5DC5B447C7ED1646CE7B61E571C1F87053C63D1799330F616E9EC95FE5E34627EDCA7D8276BCE9CEC3F20AF907F7FDE4DA4C14E59787EE";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .mem_init2 = "4CF7F16B496CC67FE403497BD09F42A3B23FFC51D1729A39F0C90A7A4305F4BB60989EC2D2B5392865F83E40530BA484B6A384F2B6359F51C11379979680D737D3098BEC05AF126E1AB8D6D0021D9719EB7A3D794329C8EBFE60FEE868801ADDE63B7330B739DB84CBBE3ABF791497FBA109EB5D2E3E297806DE50670FA60E39B984730F6C8D8A53A34F2BD3ACA9A27098B017226EC4772487FE746CF2BA86056B3FCF6E4CB111338720328802A97DF015374948A20FD4B126A039DBD974D0025932DEF07430AA4CAA2045DF43252244ED147DFB9C22B13B9859FE09B27C5220B8A0DA0235AD631DD867B0B4D0EE92E55025734A37BF6724C499E0209B904F70";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .mem_init1 = "65F045CDF0EFF0ABAF2CD77EC3B91EE8FE0EE07E76FF84D6C33F6182417A7E1A92FFB5E0D0AB42878E4FB655F66089FDBA1ED1CB03C4F7B93F34DEC2B1CCA74C1B1A543ECA5683552B38057C3887C1A88933398A7E59763BB6FB7564F9D99DC597F9AACE06FE316F5D31C3F3DBDE06F30507918BCD1C00C39E9CC8453F1EDD6226FD86313AD8BDB9A985D3CCBC9BBEC272C5CFEFC15CDC6319C0E216888271E77CC050A99EA4C593AF7B587D25E10BB2E7FBBC059B7D4FC3FAD50226A34862C36E906480A1AA1CC1AB32B24BC6805CE2FDC50620AA7E5A6FECBEB2FC54869375A3F175C5AE068A063989A8E70CCC41F3CC32512147F59115817D07D73B7D6A88";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139 .mem_init0 = "0A6F06ED76687A3E99B258F71CF53DBB87853E5CA01AEDAA5B802A205158C2C0A4A69940788502011AAA110C6248673CA1E3B5AB74310570F91F906B446B6D97DBFD4688DEB7FCB11A2ABA2976306D5BAC238E6C91409A24684B4802C4EADC34811CAFD94253E6C725B42AE877589DAA96514090618B9F3AAB2F0AC6BD3B21A523ECC151AF205D23990E17BC980C24ECA7AE52D42C5BB36B64E0D54E3B2764C3AEF1F04F0E13DB8F6B7F50025B3889649681A8161819AF13D8762B464DED9D82258A89D6E1BD8CC8FA70BA29D7C187B04776E200563B4548D7AE80A1568E4EE7BAD3C96C89DF52182E93F4CF5D6CDEE9D3425C33CB18754670018FE7A1EA6DC6";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "DE5D98046894A39762E53A8EC285994F7DE38A57C2F0C51725532FB6C478EC16394796D89ECD0ED6E20A4AB6BBC142D232F120B8D2452D73E38C1839EFDFF7B7D902183E0B1B85D1E7124105FB4FB42D15AB724ED0CC82D28307C7544E85E8D76E3DE610AC4E10712228C40AAB42117B10FB5629FA02B39EF0683894A2683D0059DFFC8CAC439D8CC930DB5CC4CC05232A86DE3C53719614FE9AD70DAC5F7F19101B79F2D293C612950AB160C1E08C237C5040E7FEA10973B2BA48124D7F0EAECFFDDA14D51F502B305298ABFF45CF4E4D75A3B2E86126FC59B64C06F7845B5BED0E3953745DF330EA8330D51E29C744D98708B33559C199EAEDB242C2FAADA8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "B126E4379680369211C0064201EA081412EBD71372C4FFA0BD80FC34F04FD1DFDCAB53B3060751B38900C99ECCEE28B125D09939650ADC83154B36136828DB70FEC0410E31E5F5D31254ED39428B8F479DEB5E6DC3480F1AD15903D3D57677D6FB5BCC2D4D86E9410687F86C2552A04B69E4D9521CFA2544F089FDC405F1FEF7D468AA042822AF9547A348ABF39B50CB7C22C3276FF8E7E2246D14086CCFDA6B225E1D2E4641435AF73D2E5E8E44F5190CD9767B088080C2BCEF5F2272299DBAD0C960BC492341B64CD15AEAEBC00025E42FE4240B03170F85963B8866D10EF50C950DAC4AD3A9C30391953B7C0BE43519486F277C0BA61EA8CF8F2D7EFEE8C2";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "B3356F4860B357D58CD5F305AC55FE425FB25865D6F3A50AD36ED8692AD8351B62E2BA41640DFE2D6819A99CB4F298224EB84EBF31ECD8D53BE9BE196F6B13583C580E18CA7E4C883E67F955A8D56DC7A8212BCB11A51D79C759859828E7D763D0981DB7023735C7F45657250356EA8A82129792C8D11308B492FB83926E90000F8D9ECEF952CC0238C87B6CE9B070C917B853E5A59A3ADA878FFB76AC4FE746CED75EB8BF5AC21329491590A2801D0D9909027E6DBBF1EBF96ADE71552FD26835E3BCDF26476AB2EBC1AAAB111480AFA7365FBCA39593151BB5A6634A1DB40AD861003056083136FBAE33D0926A8391EBEBD929FE514E7D5019470C5730FD17";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "F159122EC7668AD088D8A81466AB07540B66B57F200B92F88E6CB300C86CD1565675F98BBA3EC3F466409D984935B52ADAA77E5E9D7B79B0B4430D75254AD81407D8B213F226F2B18C5724ED7E688EA10B36CA9FCA20FA25328BEB0AFE8F7A1A272C741B57C81C3B38AB6880DB9090F1FA72140D60B9F0F6982EAE9C2971E78B35628AE7A539F33CB3ADCF6CBE54072E9B512886E412D483473BABA12282408F6D7B34D19B2904CE12AAE652DD2D00BA09B58C02FC940A555FB3E06D417825F3C523329950DBF7527693655B9775EFB34E6468F63E024D65D973D180E16D6A792C3DDFB7AD7D1E149F65D2DFC8C3CBCCD9C8BF1ED326358F38E338934580C0DC";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "4C8256780BED4367708F2443E0439581650E23D2899CC44D3A31A7151572ED7AC9326C87B78293F17EEAA2F3B5FA40509ECCBC7BCCCC245A7AC0997B37F69D65CD7F44CCB2CA1EB091000A99EB2ECB8731AABE64EA41DE6FB708B1A89D1BC77C1B6EAA0C086784CA8099F7AA1853918CB94E8FB5A30117F61F5E8EBFB1AA798061F008E599C9F95CCA0EBBA30DFC89D51069CE57F696A13781FE5CA92959AD3A3DE547E2CA652028E747822183AC04E14416783832E90C8BBDA167C578197D7AF721D49D9AF99CD8A243ED0AAB1F4FA0F60DAB45533E3394C040CDB021C931E773FE06EE772F43F0BC2C99C10AC1D3E083FC91D2F8F622233C712D703E9F5D84";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "C297D24A7C3F8763844E3F909BD84E0B5AB16F2223F33EB8B8A1F44F922E017860B5B932DCB87527DA8DFC9FF7A5BCCD877BEEA2A1399A0DAB3C8657A18B25651AD0CBDB25D6954CEE56ABB7481B070E29E00B5173D0891887BAA2F3BC04BA3F01BF4BA4092262759EA616700DB2E2A5402E4410956E7F8DF75DDB8C88EC3BDC7064BA77ADA3776757EEF5453D7B6A35AB31F93D2B6E47FBEE36D0DA058235822423446AE0BAFE79553AE9330F9190764D9C6ED7D2CC76F08AC4720CB21915C2A6E5B824CB17F1BC9547F54A4546FCF72438284C4AB1141D29D9B348D494E092598BFFEA12A81A739293AE1B0E360DB5DE55B01106FA47BA910FDBB0F88A2D2D";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "DD75CC9F113D36C2A752A0E84D64BEE7901191BF756F4CD29363FB6947B388C0BFCDE44A3BC27FEF350721D0105C399204199D32601CA0B6188599D57F1EF11C97884EC4452100924EA92556680E4D5EDEB3AF9338E2DA6F0835BC9A8F3C85F7DB1A1D0703EF747DC9F24439FC3D73E7B7AB6D75A9B26DAB3952E29FE8699CE7CFFBA724D919991DA8390CF46CA800B2D3D9E6CF98C790EB3E38CB345EE0E685AF5BFE99343BD4A3C8660C1BD50FDA2DC732EBC85F250DB7CEA627E7A68E46618724D6D2E847FCEB14341A9BD711384F5A34AE6E7BCF1EE7539E6B11BC78F7CB2E2C511B38B35B36FB8D6E30469C59A1B97C43674DEB255E845B228C171EF810";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "EF83353BEFE755F94D1E0C54D3DB041A4E5199AFEAB2215D47415FE64A78D6017E0F261AD2A07F619EB44F9DF1448AAB4B591CCF13A9AB3D4177001D7406E3DB4C2A5AAE4E8BCB2D3577A010E3D791E7D26F2CDC600752FCADBDE6B191ED536B35705669E320E936184DFEB42270DF6130F29B76EA23D0B6BDD3B5C9227E475E903845724AFDBC93833C1007150D8474D8ED09FA390106F442AC5DC64B5949D484F5B844EBC5872ECE522C4080E534B9CA837550CDE3253BDC917498F628CC5B72F57D10A13C7B9338E406FFC504EF3F168047CC825D346AF5A900D97A813D57B943A85706C89B54C381EA146707D2AC7E3A9E473BFE7D3B352E7A15B0B9838D";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "D4E7BBA55D581C65C53CF107A3DEDA8ADDAE3413C49A372154CB1462F87A70BFF5B6725A7FE1A3C5FC9ACE18760156F71439089AC2E7FD42F1EB488ABFC9D9AA67DC1B5AD5A72B5B86C5CDD058481C041D8755F15286E7D75F3DE8D70BF6224FB3D65DD8F87695E14D9F8061F2DFA6573943C2D2894F1D166034B5A024FE33C5449D18AC97F6F579BDFA6DA93EEE19E79BDC87A7E756EDBF24455E5258258A07BE8811CE1E3015DFF2396BF1F96FB0E478C838A608E7D5C1EB3FDEA02AB1177155819A97CEFF722E44290EFA6BC4EB61D52CDF5B3C9069441F0EE77F2DD9F0591ED5AA2739DDD1535F70316C241FCEBA35AC206CC55EF6BEFC7A3B95F07E2FBB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "DD86A3CADAB38093E8CBABCA3B72A89A4B6C1DD3C1CDF3202E814C2778E80EF993068B8C270A960C3090890C6170607C27E21CFC1D684FB33F51CF231D8653AE2A8EA836BAE8B8858AAC737CB3BE8C95D82107FF2FA37C2632896AC338477042F706CD431B8858916EE9AE1272860A84C39A63456CBBD307DBF2B7BB85854D84158C8C5FAC075D6B1565450A7E4CC0158A2DF53BF72F3DED2ED7CFE9153314A5961972D12B17379E7D52FC9016582B5D39C84E033A22D76E633A383B765459C6DED077D422F16C84C03AB7E791917D833A4B86CF356F65BD586303E56A5013A79E32BB4B96F8A13A908CB1640F1BE0B0E2702995B591185C29F19FEF9BA45308";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "474AA9A59381928EDC24518F8ED85A1614B30A82BF5A820F68319334A55BA97B3A86A7DC57498E4B0E79E7F5B79DE8D068FCF824CC8C4BC7939673D26388E09AA900CFAAB527453A9CA5EADE97B0F7BEAA964B5BB4D86D902EA53A764E12228838DF7471BE3D4FF4D66DAE2ACEE45059850B352FD3E0E3786BD80AD152CAAE6130B12F719DCFE5DC05543C43AA49115397D6D33B079F1651F0CD5CD26D5FF2F35ABFE2C33AC0D00801E835E73A18F846787D585AF94E2233EF62E55A5A2756FF2AEDDD5BA89EC1618540BA42633D77F4164A874C50C114CCFF57B2C2F09A0CC82E7397AD01D379F3175FECDC24DB2C3E0A24B552FE649D5A81956FEB2102EEE5";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "D7F887E7A16CACA7E9E090342F80B12143500456F754371B08C12BC93571D89FBC1000E977B648240D6F16BD4BC32B620E76145ACADD8B4AE0678F3EED9AB22930DB7E0AA091DFB07F69784FA941D1943258AD1D9A9C3C2DAD4A19C41F3D06E2DAB1A6B1A49F50FDEF2AC1263F34C3B96DAAD12198DC610ADFA612FB80A899656D70C77D2F227CDE7A935A15A0D4B3FC656D5AEC2218F516FEFF5E68A5D1597B87AB55B031DEDBA08BF94D9E256501D594D29CFC07ADF06D8306636402B13C689BD329E706C1F929B02871B5EED8C3A5F7D589884FAF3006C60B008E4B07F4240C76A420F3300132A97A6104E0388C5210B38D34DD5383D670A9D7E96A9769D0";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "B115C1ED0C887FF6BE0596883FF1AA1254FA792C33FFE42B2FEDB1355A6524EC2ECF5F14946E9C2043966247AD15F65675458328BD2466F6718486EFE04E553C8A54EF6707F8F61AD529F42A369C6D6CF0C41B823ECF9EC3846E33A8A55E448470AC98852DE6AF2F9967D7303113081E7D852776876AC5BC80131FCA1CEA450B19A1236E8004EC520BA93C1C911FA8008C98A2C7BF4493DC5814A2664DF56DA5E3F66670761CFF4DC3549B42CC616643F8497A913C3427AA3AA4B9F23C087EFB908432585F0F238A78937F651408C5D78D2F165A5659D0F5E3C1EF937FF46D916FF85D0C1B7A62CEA69ACEC3BC063CC5EC5773B0DBADF269F97C6D8F740C8C75";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "B973DD69CE81FFC17D999114BE563356BFBC605BC00AD99530D130CF25C71F8E08D161B04C312D3BCCF2ACF96838062E12B5BB5EBEC2AC693B416B5C96F9D47A33ABCDCB3A8F8AB6D50A2879B55F7703C084FC97E6B2FF64396CB874E4C4178FCD9E147A08E203051F0FD77ADFCDDC5C42E10CF80D5F83804BD5B8EC6C8BFFA8E81E362A97312E75511A93831876A62C98924ECD65DFE7D33ECB68ECA47018AB8D494BD6ED6B856431B24DE115E834DD5CA775FE4132939F306198272F138BECC8E587F668B0C030CC5348DD03B1974F0FD23064C957F1BB220CF30AEF8F40180C8B5A080E1C4FD7EC9C98D96FA60601DA1C85DFF7A7797451C26AEBEF0BCF82";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "A0EB183D73F68BDA7F01C1F8A710C3961A24CBCE7EEEDA9E449B2CA515453687CCD5400EB91072F535464D0C5F2210F8F35A9A821CB1360A5B5121357D2C5FE3351B1EC3AC628293258680BA0C810CDB4041406BAF49A456B9C034CFD0E11692664DE5688F19F07BC7CF1530A7FC8E6B7376607B732FD1F4C4F518FBDB94427125E64394FD8FEEBC564255A4868A7E53930778D705AABEECE225C98236E8EAFFBA37C51BD232923000339E408BB9E8BEB876EE837AF94E105B1696747E79EE4495727F7D17F84F88DF89343C4BF460FF2AA9C7B789428E58B2C345590328035115971160C61B3E37B36E71175C64D7942F9B8218947D852885F9DBF7CA0A87B4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "702E3CB869E3CB39DE2CD0FD4CA5F0CC0CC5D02E98DE9E44921EFABE44EA95817529409D86D5240748E56F3BD046F5ED8B2D2AF19B30E10964244C218F3D485EABE58039F56CF97E40D675387A3122BA3EA1E30DA94EBEBDDE24C0AF2DEAAE346CBFC86201ED91B0AF8DF3CEF95D51267781FFE5EBD9406B16183B33CF23241B1EA988921A768270B67535375D6AAB44533DC9C36A448D228286E63909B7F652866A6583E1DB245281E35FF395E8390ED3BE6B3DF1B6FC9D1C11196084081D9148AD70C13B01062C2D9217538910BA3DEDBD01112AE9F2185A4F457F43977DF39BD558B3685721D3CCF0FB966533A9EEE1DD71C0BA742923A22BFDFB83A3AFDF";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout ))))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout ))))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .mem_init3 = "3C9D71B3EFB8FB9FF79ED4973EA2BBAA5AA4B62DFA91C32BA60EA2465A5BB67E51C22356D2B06AD82CC6A0DBA0ECD513BF39CA26E4D91D1B432DAABB8749BA5034352A8C6ED60556678AF678CC30CA001DC9B0578A893483672B2EC4D188FC8170631358DE038B7781F05C7F89C6CAFFCE5184F9A0F818148868BF8F2E0AF4FE85E9949B9FCA4132E44BD70D29A51020A6DFA2648C298D0CAC24D92054E151B4D7CDCAC41FFFF65DA988E14F9D61EA8D70BE51AE769DF3224476BF396B67B1E04C43629E9AED5381C1F6053054D5CBC8B818F7692F4ED13DE93DE73FF008AAA5AC4A0F1AFD2FAC19F91BE1052CF9EAFDB9FCDF062433FCFE2FF810CCDD740D13";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .mem_init2 = "58C243611953EF0FE231EFD341F5950EFAAA68C79E758B2D610912AB252ED3E0C79419D98C9F36E1EC3091A20EA4C748B61E567C6C14943193477CEBDAAFDF1F84442CDE91C7B8FD3A60F4115B06BFFE9AC3CA6B05A7985D76C9E82A03FDE728C7CB57DBC7509BEB63B480F0AFC3DD881B363B853D8E0092678CE37D05DB792BF4E4C5D791C73CE88C39E4D1DB1EFF51E88F1FA2C566882B759B405DEDC945A4AAF3D1DEAA4E9CFE05D7D340B3A58BA1F85F3B88AD9BA7AB3F147A829E73A171674D98C6BD03A36CA601319C6575464F2F532D0A845C5CABBF9BE49AE82FF530EBF33FF326FEB1F99053206E829F462EC456ACB690DEBA04433DCF95845B808D";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .mem_init1 = "A707F7D646578880CE37563B708D63D4A3F9ECF79E3D61FAC849F0285946A027A0C413EA372B41805D7803D339AF0F491C1783F927A7EBA859CD484E61DBF2FDBA6AE3CCAC0AD5D4DAD33DFA0800066939E85BB6659A44B6B74FEDFA4D30839C9D90E399F3ACCC1BC76CBCCB553563BAEFE3B9496C367FDED71848E704DF804D526F538C361EC08043F14286F4E02BA6BF0051C13C4ECC8958C56770D2DC59EDC219DD48CEF0BE1155D7E44979D41CACD2D4B3F7CE73A6FDCECD2E95F72C19E985F3C80AE6D321D6E5B8DD8E149EFBB3214C024D0DAC4BCFD305B3010056E72C4502AB83AF034BCF6178BF713065D23C8547D6A52B592AE8F0D2D3EDDF41096E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171 .mem_init0 = "4F2DE7B4A5DA93F712FDE42F4B1FE221630FAC8CB41CD3A22B8E2EF9958DABF54414A4F971E2310E2520F053E14D912A268CE0746E73B67C8CE48087FD84CDF71F04E4D01982BE5F1219B577EBD5CA9CC56A1E536C0F4B32687761C686DF1ADFB4907E051DC7964511B00D0DC02CA1CA666961CDE2DCAE64D09FEE47337D85E44EA0644F4FC92F54B769D84956340705535B2FF382BFC58CE7B9CABD3BDC583B010F7B4FF53863C61BC107745769B19419D9DA4B82A0F2CCD86609F3569EA05E1A14E31F3E7F333D97BFD59445BEB9976D4E3B6CF7710F012686C7537811ECA2B9C36E996F9301672FD8EC4B3ABA52C2EF82A38207CBCC1CABE9F4073506A252";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N48
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a203 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a203 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a139~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .mem_init3 = "F5D8D7DA664E4AF2A263090B47C95D11DE9FFB80F84BB4EAE862658F56AF2C7632C220D7D8BB950CB16A2FDDDA6E01D63CDEE4223333D7E358EA25F2ED646353518F55EA7CBD72C7898836C30ABBCDE72FE6D1AD12E09B10465AB13CDB520EDBCB9256B5EA23C0D612ECAA48CDB7A11A09872D0C1F7C8952F473510AD7F000098C02EF279FAC943F769DB019D0C7876481EC0BD4448FA81D2A5AEF6FFF540613A8D35C6A3BFE485395D52D904660A193A64C899B0B52CC7127CE37EDD51206B0987669B3C6891C2435DECD1AAF442B8EA807F000AC41A98433B09E36B64CBE556DB4BDC0806C089CBDC6CE9F60E4CE5388F2BCC0C154E910457760255EBFA48E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .mem_init2 = "866CB214B8C5E4304717E0DE881106C277308A36F7B1F4BB55AEF873E22E666D3C31C4C8F1674D72500760A1D32A10C4329676E9D0DCD07A458029D143ACBEA757F33A9251FBE7D86F7FE57F1606C0A8830BCCDCE5F7465B28273151AE349A51EE7394E841AA987044135E41EC11159F2ECEFDF298052B59AC75423AF1474A22B9B88B4241624ED4D28A0DF7374D5C07546F2B2A8AC80F4EEAFE150AF22CFB6EE623F73F143C1E57F748C4FB4E98450D1F4A4A4D96AD223186B87AF9E9173E0ACC49852F8DE013FA9A90D4AF9AF8011386A9C93CC179553A3031C7EB1B989F4A62008DF928B55842E6408005227D099C940E4FC6B6DBEE346F61402396F0B2A8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .mem_init1 = "F32FC6E473E986FB187A14E04361844ACEED937323B3284704A8E0D874664A549914C3114DA0DE6B4E97B7683E98E19B32AD0F2DF0522BBA483652467B23544B112664D0FEE97F134A314C62AF6B613A7D3D4835D8CB744CB68AB931B34A096512BFFC0C57A0106A0571CEAB7263D97CCCB644B2478CA3019E8E4E39B6EDBB34EC3BA7824BD540F7B8FEB1A2348F6E2D87AECCF39E5592B606037972E34201555C65689FE7B0E48EE54FF07679CD7F174063EFC7F8436AC86D4B876F026860E35B846E256AD010967910ED6439E055922408609128FCE47A25BC26E5FECDF71F35DEC190DB7664BFD263BABBEC09A6CB41D66966582903021F1BBC21A3D86152";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140 .mem_init0 = "F1E1C0815F8BFD6FA9B1C4BE6301D067C5FF1D455F31FF96D05C3B3CE3857ACDC4C275C3D417887D58E0725A427D5B5BC74B6EE9FD4562E27F5E1B58D4C331735FBFB0F307969D768117DF0444F565D3DAA74BE139114D64962C6EF93BA14CEE1A563D3F435F1B9391FFEA0D93B9FEC8CBCBB61DD3A84AB92F606850F2FDBF426421334D2C300699290843F549CCD1DAA18D8B688C319C53193D6698C257CCE47FB6F40BC054922005DF400B7F9F5D613E66CA9F7FDB0CCF32F0FA39F6207C7087A7A5A6B5D9C0AEF414FB665331EBA247375803C7B8F43F72675A2D4842B683EA9349BB84BAAEA0AD91530829685AAB55B75E9FDA0A51649E0184DB0F33FB9A";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "0D62327D5A591E0426DF2472FCB17A0C8DB4A830FD94850DE21BDD9DA62316F899BCD2E6DD78BE228429DD9BC0AD030F499428DCF268DFFDB71F40B5B1E8E43122862AAA8460100FC62A53EC582DFF8110BBF52E4842BFB7FA5D88EDA1728A446F61B8F0C19370C809325C354F6B62A3C30F2AB2F1AF5A5908B7E73ABDF739E8FAC2302C61366F7B84491EF6FF7FDBBF5180857D59CCFDEBFB5A136D1DE6E871EEAC2FFB14B34040F3BCF56EA081ABD272AC37C161694E4CF641925967B1550C4181AB03B1C7BD7F50356CDEA9A4A271DFA4017F9D43400790074F380DF349E3171BE141845D6DCFCDA2782F314D550174787142FCE3E8DA4ACCAED65CFE8F88";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "8A1285D51D14344E740E7E4362022377488CC50A1C60F0451C838968EE72D931794BD0C0F3F13A36007FAEE5725AF8CC4B921F610221DE7566B3FE966AE2EA16DD4406146CEE801CA79E473C16AFCF401B656932B926DAA19B116FD2ECDD8E7BC4740657375F9612F47DCB1D23E53EA10878BD9915900A86116746B9AD409C87A7743D42F822E933B6AB1B817ACABD96FD153254AAC669DAE57DF1ED4BC70EF6E73E233F066FBC685792050C131B323152A2F2A2CE2A6F19DF822D1876205144EB6E1253FC326BD54553ED9E8B5E571277BD70844A7BD464D52D0C7CF9E30174ADA23976964C1560723B3C64689B76B6F7717FBDDE2E5628AABCB7ABDB629D9C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "1D49B87D3B67B957559861A0A19E07BDD91A66411D41044B4D10F52B2D5F9475F39DD6A0E44D66A0E93A4A145EF8E297D4628CBC7F095B15710B6F40E77D9ABB182F5C224D21D53FB5C2D902D09404F9F677E4C34484754BE97F5B74AABF7E2ACC6E982CDDC08DD76B4E8B28DB8EA7A98B4C1F81D4D9E5041DDAB27C778F56DFB2A1AFA7FB0FE470BB71D9E2503C540F3FD7D0C852552AC387C9C231E046B5C75FDA655086E15D6368726F3119FD27128029BB58D3235A1690E0BEF6C05577754194BB5F2C8A0A4E4731780E526523ED0D2BC3723FA40DDE1FF6857FD6B02055896AAB4B07B10CD7530970BE8FCE15C3C4CC078C58ED9B45512C2FEE80257C6B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "930C6294F02DF0BB1730791A78562036771210E6C5561B612F73AE2F302EBA63369B3B0EEB6A69948F2E1264117B2D5787D35D1F4A575D2820CC64987C922A68ED237777F1EF8F21E609163EA100E9668E2CE94D10F07FE4BE792A34656FA49EFD98E10936A2B41BFABD9255FA86C7919C4A086A15D1DDE0B4E09DA45831F597051CEBD143A85C19E81F1337C58231CEE5909849F5CD4AEA9EE86E0A0FCDCBF79AE357C569CF7E2D0796E15E2A47345871281E59C5DF781C0DB696CF8A207DB6F12A67F4478D2D475CF1BBBCFEA2E2F6313C89407D42326B6634947BA376B6E4C0CFE72CFB737F094D7DF45D8C5B95B54DAD830FC0C3DD8FF0B4CF8AEDAC7C4C";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "93C08AED8691CD8D37028BF12F864D6C08B5857F35E8C3B7EFCECC9586764F8F37CCA631CDD9BA39F0C5AAE082B383C7A14E7592270FCC17F89EC809953E355289000D0F2EA14B8593FF6912B43443DE9917F6B0577799609532596FD20109415C848F8C83B61CE33D47975BC4E4C559C23B6F5A1FF3D4D2A1F12F189A6274862107A46385321BC81F7939934F99EDAD2A5B2C01C60DB0A09A579C59CDEF4F824F292E664E954FADFCAB0C0F5F527D11B4FD843ED8EA6688B03E726043201DE9ABEFD9EFF1413A56EB4D47A25402A9C5ABCE1854568481E8EC9B94E14726C0990640E98A4F0600FDAE1AF5C63DC6D5D5E0DC6BE8108BCA430D85B0F554DACCC3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "21EC6C0ECABC46F0FCA8E987C583835789AD415786371A3C3BC96A239703C83DDAA8486BB0519B43E841C4C0C404272BBA3D0039FFCEE3DF0F1179F53281D007B6A7050DA39FEF9E35963A4E9ABD750DE81FFBD45F7FDC1755CB3981C822722B553BD1C7F68DBA87548222BB421F5C80440565B4A3E1B1C841DEB4CD6C1A0EA170BACF4B547E6E27CB3184F493DD3C2CC8BFD2816BA9D5AEA0311ABEB1BF1C39FCD59E0744E97ECC656E972FC5A319F1C831EBA752B9C5176856A8C2AD93C332E21C8F32061E0C664409D0BC926FFE81061C01E092B53635D52AEFD8BD39E1629B2EB498C0B13168EB24BAA2A77EEC37076CDF9DA9C3EE7E929CAA4C0BA2A841";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "1B4951C8D5C8D9365F6FA1FC4F628BBF19E074DFB5A540EC604637421A99529373B6C1993508FFEEF22C8A1AB4DBF4038CBB3A58D1D908A4A5C58DFFA25FFF3E175B3A911CC68F910A00AEBCBD258EF70D6153E2B041727AF3FD4F7895FF15352247D6D7DDEDCE5059C35DA96209E32761B68D43189D0D050EA7736DF33D1FDF7927531116EB93D38B9C5C0D592CF695139A752F6380F6CCF3BFBB48303143882BE9678E11F6C7F84DFE81CA15AAC84B1A381EDF44679D3EB2FE3252538DFD0EA616B82A381BFC9A6229DCC924187C67E0EF875DBEE985E9EE56774F26EA2E71E57D3351D18C8CBF9366B9866323484FB164AEA27A87D73888D354312FA3A168";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "D3E756AA013E0F914C4C7EF6C322A156BBCBD991204EFA78FB176511C253AF66FB3CF777C1E86D25E7DEDD4CF6197C020C4DC4D51D04E7DD7FF830690FA20ED49A2C26FF61A81CEE5CF821085735AE44104528BB019635B6ECEB8FACD9390999424ACA3D2C55849333BD79DF6909592DE1F0568C8BDE1E02917D2B2DD0478D0F75F575EC58680BEF7B1A22670F3EF2C9DE4258DA8088CD1EA32B523C51036C486A24565B6E21155102D61AAB0C32C50A0658D685BC303330EED5A359F5192624A58295FFF33DEC81F6CEB214DD4803AA1A2E03C358E0B6DC3E1F44CD9C5E295BF4840CDC47FCEB671B665B13E9E394E734634DFC6A247BAF914EED7543633F8F";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "AD1CA21F58B7BF46ED36741FF163131633868BD5DCECB66079126463144AD23C4F2C14AD8882E1090F5A7E6AE370D76BC6169BA8E752C5BB7BC8F94FC359675501F9A22ABF1E78BB9832E4CA655597DE02A94990CB11AA0D9164B9A4BA09702DD180EFD672A90E7A501516F066038472BBA9A8AD0D63EB5C59CF055C03A6D6E1E0F001913F41A4DB943CD20CB07330FBA203B894DC1657012FD8AFBC1CA0435003D928CC166B2E2CE76DCC6B01B903D30F57F1907AF763C8CA1F1CAFDB590E6DE9BAF82EA008523E741D408AECB792829FA15BE5329CC107AD715F337ED89745EAFA44D7F9BB87D089A5E586E1AC2F09FE0EDC89148C5911944761536EE0EAF0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "1207472A0D8375EDAD0C36115B8714EA5D87CF8E22F7A09110E4AF795A703DFF6A0BAB1B0D8608518A4F3D54929BFBC08F2309AE738BFB596A477F99EF7534E43765B1F331E5E3E22104F20898AB474F6C186E90502F61637482DBF7825A100BF186DA8D12F24571E8020270D50AFD963081A1A54BEE7337C1461A0B71D8F3528B4D7E12903778861DB7613F141539CD12B693FC0BD984B09B8BC204D36F70E5FDAF91B39DF217B1B5A019B70E5AE1626FBBEF56937F62578BECDC10F6830D3945714820A32DF584B76BDF6B68CD36882968CABB439354A39D290F67E6BC687C179F91F29B819B18004F56ED1DD2837762445D1C7C0C49564DE01A5D83C11671";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "F8211776BCC2F7B64200DE220C3FEE3917DFD35B337B41D60E99D0652E655CD131AE7069BFD315018FEE0D18074E265A340D89FA00B1B9DC5E757857152AA20CDE86A5A35523994AD1C4C370358A2AADFB3824763E2D9561DF1D2A254537C6B5E730F65908E4983A7D1D3877FCBA068487861FC60C14AEE99D800DA0CA2E488DDF099783DCFBA563E1EE3E9F2D419A1CFA2642148E77AFCE6E4B6D07EC963193609FFDB3917554DEF09D6C6D8CBC2D2E279BF91CC051AB7622AC9B651266860FC911CE6F8B2F44B87ECD428ED0468EB501C60FBBD4BADE1E04FE77BE39B68BD780E71EB5FF46B3B5FFCF56BFE296197106C9B913EEF8DCA8879E1B8262134596";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "0551BE387D87FF20A15D00C67459CFB89E3C4D105E22E55075753D9C65D819471F511BB10077370E13B840F1B82556FBEAF893F03411240F168633D37595C082191C3C233209C839901DDF4DCBF205C7C1CF89DC353C367FC6BC8201E9771FAF84E6A74B6AFBEC17807743C5FC462D38ABBA69753035FF053840F5DF54A74DDBEF19AD303081C2E63001EA60C27F96124502D7DCDD55906552C8C2280E9877B9EF9D9B47236CC26CBEBDB6317E7C63251982167A5A694542E95E87AC533986737C2B9529890F2D556F18951406F64B9A27877C3C245FFAF2AC03FBBC64912F42F1E6B21B427E9B320B4187C025A2BD891C9DA6B43F8E1B964D70BF8DC3B10ED9";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "7A013B8C572EB19D245BFA6A320A816A4469D177BCA9B6F457D478D2FAFC3CE35AF065D814855FA498AF3A16C69778F849B26EDE16157C48E5A5BAB27315F8D73E2E64A942E6704F3BF88E2A0CF95456390E19A040F19AD7E35C84122DBC25C5AD1138C1A10D8F7E35E5EDA19B5FE2CA5AEC1269FDA1F8C6633D494B57B8FE1B64459509F2CAD21047FF41C4E6ABB19F464C54953800CAFB0862EAA444D50554EA34363947B4B09FBB0CB907C00BCCC6352A750EA8A001BA31F06A330B4CB13289384F8C7E89ACE329B2401ACFA37800B87E8B790D6C086DBD62FC4B39A56A25E9138EEBE144277562E7DEE8054406AD8914841D9E4BAEBF551C08D70480DFAB";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "898BE65DE1387897D4340C88EB19667B3881C375DDB5F7E5A0DBFD72FD16A9AA7A2779BF72E47172501798CCD4EB90644135C21E1FB7A6C05EE08755DF82F64BE9EFA460F57CE18C3BF226B61F3BCBDB8C4EBFF4E86381FB12BB057F9C76F9F162C84FF015AB124B63C90CC7012203CF33F78D097CBD2A4C11ACDE7D05C8C424B05FF70EFA533E6588A2A14977E1E694C197024EE012831A4105D6918EDAC62989238F2BF61DF92F732C1344EE6E70FADBBC122823A7A820BA18A2C2A288ED3A92B985EC9A054DF7F0ED044847883FD3D65BB06B92E7E8014342C80D02A38F6F2E055560122D3DCB67897EB10BC38DC62E09196BD88C808874840E064ECF7533";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "A6100F6FE652927BF8DCFAA5E47C318F8DEAB2D61D63A5AC28C50DFA049C2DB9DF813B2186593560B32F22B414B0B70997ECDF55241D6BB18A911079E64192D0461DDBFDBE6E664757B73A500F98390A0505E671C323164F23DA3CFCA5D84B5E4DB63F2D58F1530A39B36375450D944C58C206B27E2239DEBD7E316E250DD6560A6B189B023C5B24348E46A3D32285986DFFD2E92D5F7DEACBC9D6BC3EDAE75CE4C7B3D8D2926A977A2CE61B6B98BEA37838077A8CC7853182344C0607CBCC2031861CFE60E35F785F89DAC2BF0BA7BD15BD8033C92DDEB1784B9A5DD05B09BC63B0516265F6F329877E284CC2CBAC79AD589D0421F5CE4F18DB9F1349E429A1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "D5EF7CA4D6008881C6B39F208483E34E02B07B620CA9363D987CA744B2A9D20D2906CD74C452A5B45F568BCFEF268A1514C6C5903E2031B85DDCBE0B9E7102C7977B251A9B3DDDDFA2293D0E21392EF65D7829CE399112321896C79C369A106CA818A7DB1488F8562D8A2D1DAA30267F75DE591C5FF9DE71E5D420465D41C185989EE868BE4B4F636A0289A6FE3623D318FE2B71FA2A7A171964DDB141B59C957F17AE4760A700897758EAE7606539663EA0E1458E44CC435E9FD21391722D739DEB5CB1D9BF86FCEF19065A9A6A7ECE8F15F866B700DC9962EFC0B96F9E95CBA1EA39BC491D1BE706A41CFADAE49F61660FAD6F5D8DFB83ECCB12D0E808FD5F";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N39
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .mem_init3 = "BBD6033B34727EFB641AC9FEE97D59C807649612EFABBCD8FB06BBF297584AC9E3DF0CC32DE715564B6E025749719AABE2C7A417AEE723B1A76DC07B98C95B48E77B5A3F296F9503B5AA641DE3D47F03CBC05BAF7CA9C3FBC209F5D09316CE6BB629A973B84E83B0D72DA4F17CE99195D41057D07746DC859F35CC2330B1356ED68E489DEE460EA19BC165BD89A78A91BBBFD42A3B443589DABC6AF7C5AA676409E60992C4BDCC12F9E66739BFD06175E432B52002DE3AE5C9FB702440ECF8EAD4C6EF0452F244970947A99FEF5DA22EA008DBE72A4899B43B923F4C79DA75006705AE53FA8CB2AF32469E173BB6A4B87C38F6D5A158A0BFBE0DAE00FA4751F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .mem_init2 = "890CEA7229020D86F937D88A0877529EF57BB13B99B99E9794797706F2B45A2DD924AD4CB0E19E6B2F01D3C6F867E22E01E6CF568F246D3E2BD5873AE6D9C7B3FF0B6CB30F66F48E89CA779C1A51ED38AC6C741E587042202D55185BA96B970D37C545FBC2D297695AD99A8A3BCDB6134F7652D86D107ACAEDCD29FEE430FE443F0C9909DF270E770D194DD6D33DA798F04937B4DB4447E5D4B583CF64211A6AC6D126D9684D63758BE99C539F1F3220C5754D286F0371E2B1257E10CF124F1F29DEFDE2F31A6B90E8C3F1850F31E5798D10F94A77C65506B159B6C53EDF7F66EF243E7924132F0541D79A25011185290C710FDDCEB4FD09C87ED5AF8C0D71E6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .mem_init1 = "E14CEE4A65546462923C0AA1BC7532291B46EAAA9FF8A555CE05C83FF4127DC3C08D49F2E8DCABE6564EAAE035DD5FFE54D287FBDF717702214B8E63C8E07D48FE32417F3B04823D9C46D2096273D631720C0786789327D7879578C19B4D9D41F87B0942CF24B5E810F00951E41F5217BD3B8C746C1441430E257F1FD17CE6EF6C47D6EA354DE0568A89C48E75B2DC48FF5354C9D5349E8BD48E57312D8E1B3E8339490D5E27771509F0EDE854319385CFCFE9CECC02C1E4BFD4B9B551C7C4396C7C09BD672B4DEAA5A766069F5439C72D01E5FD4763F07C5782CB655277CAE0042330A0407C83C8063AEAB1C307725A93FED52C3A58A480BBC91D952F3B2FE9";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172 .mem_init0 = "BF08F318773710B74E527C4414EB6CE6285D6A03DA702EDA07A574BA1F9B136169DDA624B9D4866E37BD19659D2ABC10D0C6A1E660061258FD34AEEF0973C0A52D66CFB539D913BDBC9A0273F3148119E1E64F0596FD8638DC58F8B72133D049535CCDA17A4F3F7747145C31385B974FA68F34557627528734A7ED481AAEF76B8329195EEF1C6666B2D9EF69EDD1A92BD2447EEB91D6E2FA7189DD5DF7CEFBBC613554C85B6925A5BE50ABE1D287F082D56A108C7F4BBFAD1626F7C9D781AD4D787612E586331CC4EB738679D18600B60EEE9715A37B05AB15C513CF6D04E5005395621BA628E66CAFD9A9A562F3A4D7AB1523F13B28F94E4F9EC9CE42D6A305";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a204  & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a140~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a204 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a172~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h11050500BBAFAFAA;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .mem_init3 = "31C0513F9FD93DD89B408A70E867C2EFF5C10EA507182101858BD16248D36A4B82BB9E503F04D606D81E099D7C287D9040B079FFEE7B6B878E2CFB8E326ADFA6A631B5CA4D004DCEEBA1120C9A2E71281216B80EA9D0A487B6DD0549E1E5519A986E2101977568E3E4BC74056A3B789D1137736BA4234A8D9A5C6FE418236FE8DAFAA189606596BE78B5B041F4B2E3965227F4811090EE8E4C6363B6ECA6183F1B638F50EEFF2E9CB537832C67900CB624512AD482AA3D343B329625E3A3278621923049C9BAE999467D2781029CD475F27D0F1C96BE5EAAD46EF5ECCBE565EAD77FCB2C151F9565743935640F097A0635F9B9159B9535666573021C18CFE2D1";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .mem_init2 = "76E9581D56B376473DFA4EFC0F5756F042509FAC273300554B99A8A2FF40CDB4BEDC6CE7F89920E71B46071C48EC1337AF4DC8126B0CABA722F8D22A754943EC94EC9919FAF2FB65A0D281EEA5E120F79236A14D7DBEB9929E3EF06F64D8A224015741210FE5E80E23A5513427A25A0610D129E8F152BA7DBB0A79AB5DC8F2CD92BB2D5D4220FDAC819E6700AD1EC91413A15F164176FEC958848E71A8F4C51B05D9DFD4E0BFDDB14F7BBF04FCBE22C716AB38433FD3A87ED96F7696E0D6523EF034E4D7CCE07E7DECE77A2A23AC77B8655A287AE33C93212A0C43225B1D248AFF1E68ACF17F0E4D8169DD73C09380B90D6138F9094771CDF92E389C1DBF3575";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .mem_init1 = "78CE1533A729E83F96E04C1234ABB5CF81F0C094C04B73B970E95F07A66FBB740307BDBC48408E79B979B37DD319C2C23683BC5D540052FBFE528A861E58F0A9863E80B04A06028A051859BE28FFDE8A46340FA2F65A8B91094B468400A51332B174C070307CA281B24CB11956325AF08C9040CE2EDB8519C0BFBEE8911CE8996E4632CEE383EF5360D7593A62E7C3BB997F822B7F9B8364FAB17669CEF8E88A1FACBD7698AF1F2FBD72FB88D81A691CBF8E7F7407B8E253017A59C89D93DB542FBB0ED02303EF0395CF6687D65F8B791A27F88BF1CF0BB17B93229B1E7B3B18FD40BCBA990FD512CE3C8A1229539508BDF1EF98F24B7C1CB48051D8BD478A6C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141 .mem_init0 = "0927392E801D49F1014475457439F14DA1A5419D87BC96EBD6A114802DF1C5E33B202299ABE4716794AF38E5D59586F672347B030610972036E1A0089BEC1990CA88F970FB899EC9AA07030487DAF76DE64CBCA9B0EC28526D094F84676D77C18DB7DD3E45629010FB3C941EA3C790434E426B021A6CA76C7DF0367D8F3EC0B525EEACBEE2C562B74567E90AA6AB7CE1526B040DC3CD5910CB98E717B12E77401668C386271C0EC8E4C25397F04B1F776044B2F4DB43D04A867CC58043D1E1DEF670632612B27C2863D6ACAAA370700D37AD797F72F98C478981AD3AC39DAA95153C04241F8D1146CA0F3EF7D097CC0FAB3FF3D987F4AE955D2F4A8CF5C01CE2";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "13821E002FB1CDF290647C64CE79148C00F87CF8829067DE796BC955E3AECCCA9B0D37FE6997258F1BE4CC3F9E146F94AAEBE93E98EE0C7E2D3AE79B0D37BE923259B6510DE1A7AF37E926F5EB83607AAF871DB310A2C573A2FB4A1108AC5AE38F59AE64E569309BE902F61D889EFDBB6451C7D0EEE31EC794937884F81A3A5353CDE34FE8DCC7435382D6D03FA93DE96FCDB0BF821EAAFC7EF131758BB6C92F0A0E961C409ED4DB0171261D2B62AA3896A2074D2FE7BB7C0082FEA0429D2E3FE28B1B364BE2B04D9ADFDAF13917C47F6D4E008A120A6ECB85BA7F231C378FD381B7E4BC1337D0054CBE95DE066E70B0C5A8967C731322D7EB4429009877420E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "27B999D5FEEB7A127903E82ECE7E83F486BC307EAB3E547CFD18C208CB9F9D52C9EA9EA4D6AD9A2E5A0388ADB90105EC15D6FDC94C6ECEBE0300C0CB0EA48A5979126D01F1F22E1F819F92B1F5F6FA07D6D5B58E4AAEE0FC9C84EA764CD7E0038983AE7A5627AE871821D88BCD5ABBCBBF7E2B4BBABDADD336F875E7F3557CEEFFFF457CA57736AD665AE85DE9D298B6AC35EC8A2869E62828A8EF9003804AE6C7A12BC8668705CD869FAA4A611CE984AE8831971A42BF88CCC335A992EC4541BE69AED6DACE4A63F8384144F5363A1EDFF7B2C7D66EDBF42DFFFF63BCCEA36BAA92D4E72BD86A03306CD968EE26C02DC8BBC43A0BE923AC12046F98B03FD47C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "0ED0649B0BCC08C7619D3326DA0052D74111C61E30CB81DB71619D8CB068CF760C30819212E643ACD4B15AE0E8131FDCD29E6511CA8EC61A98A2BFA6E3E51FB73C731A0038723238AE6120ADA210304861F96511DB014AD058860FC25F41E969CF7664AEF69A06765FFF1FF4048DE0E3F0198277A3E9291474FC377B46E4ADEE89A808CE2F2C909F1D0389C198E2FD65CEBF9FE960D81A19B3B0912803989E0C05B98421DAE2B82F1BF1F6E4037432CA17689E7D0FA4EC42335BA81F0DE63F8EE3E886B1A043FA8448B4575BBA33BCFC5701CE771F6210919F2157CDAF69C26CF696CBE40280585F6D385860BF8D33CCC9D6060CC0B725EADE9938FC9777820B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "4ABD63D7AFED984DF6A530B1D636F07595A020D17D64312FDD29D934CB3FA0A8380174B7E0D6384139461CE555C048445509F9DD063BB1E069E2112EF4BE645313F5DC683C4237C5052A2990154E451EB763EEF27927D690975F73A2FECB0B164FB15A10B8107C6BC50A0AF9878E732E5A7FC4B70879D2B9574D4C17B3C941CDC5587AE6C8A3077DF9D37A194709F9EC8F45F810FCFF6878EDB10BDDC1C16F91FF01402CD1FEBE93BB54B960A78F14BDBD5D9B57338FFA3856391197F9C8F3699379202244EED5CB199DCBF45DFEBFCFA53886CD7126D53F4A1F0E13A7F3D8BAADD609CB777D6D293C624359FC7DA727C3D65AB7F6829B48AE5663D635B309BA";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "ABC33C1A97BC3197AD6A8EFDDDCB79D440A0058BA1E92ACA109010D369DAF450C1F8DC7BA92649AD7E98E51EDB66EC9FCAB36EF9D51D670E12D16F95D359803A85F90593093402E16269EE7346A79985E8700D79C3C672CC87D8AFC11CD74CEFFB5E9CF1740EA6C4C2CB1E6510A49A8C9412886B2003E214A2EEB486A5F1A07F9E114218FBB0C5176826EE88701F8E5474FFD723B9FAFF6FCF95337272831BD1B3A79CFF1B5E945A09B1E4D2DC3D4451E74220EEEF43B4D3DEA9402BB381A0106AB6A4A1FAB6D6A2EDFBC5387FEE3740E73701C7C76794070A0A0A4FB2D966E496FF27744CD9DB50E7EF03FB8C764A080B96A892D61454A8ED285E08A82CA37E";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "9AA632F679E3FCCF810B50B031A014D567D99AAA0003F7279DE7959CD6DC32F02057F78B340A521B37BA933F1E91117F8822FEF50E1941B379F884CBDFD9ABD0E1BA1CDA477454B5EE405B7DC6C008EF887238A80A0EA2E4967665520E1B2520E037DD5901CFA923E407FD1CD36373B2CBCC91D2047D52F714273220F3FCCD6B9202EAB40A461439599C5A2D5393C06690693DA75ADD88848FC915451831036185F164782A7D9B19BA0986043A564637AFD84401B4CC14531F0992B801F4BCB86AF1A4C14C09927F6FF7B3D258B07080D09F50FF64C229E74B7B435D99AE19F3BA61EF4028C8B6E37201B6F39B209440C45174A1C19D5DC0E1A7BF2C04DB56FF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "EDA7EEFF65BFF7E30B501494BD697EEB62EB809ECE56450802AD5F8E3A67AA240A645278CDBD00EC7A4CF6ED631608E681A01DCD54C5479C702B61FFADCDC3513CA389A5C557834EC3309790C29EB4F7E383E9F2511FD25DD604D9232D05F42F259F89042668008D9497DAD4DDE20DECDA4BB08AE2F4174F48992F326FC2C0B6EB6AAC734947EFFACB77D5EC3A1C16F800CAF7C9E9695E9F13937C21F50B1DB8B481861124B90803C632F26E84DC6C17442D3D1486995A666C125D8FB2B99D2BBEFE81224C0473D748D240BEAF870D890E9B68A040C418768133A18E8BD1E5FEA8D37623AC6143CF66E8DC0BB8801B36D6C8F3ED8ED93D5E28A2DC0651F65EFC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "2B8E605BDC495B2AFC8E7D014B5E26A16EC4245C5101019CEEF0BC9E304FA77944D5E108826540F7EFFC203328B881BFF5113249E7DF03038625AB016302E689CD5F67A189E9A3A54B039BC1180D50C093B7C4F0787948A595AEDDFA25AC60EBBD897342F41825108332CBF06EBE413483A96BC5B42924746751C49F4160D0E98E9150731D7E70D38146B798E1C43DB96058E6641C22188DF4E63B4232341D0B46EB54A2836AF492C65B9C619F8EDF2731DB52CE6766570EBC2DF451CBD0F5A2526F39F46A833AFDCE8940C874D5BA4580971C350BCD0815EBD45131B775CF34ED5ED27F8332A1EA79B2E5EA329B49180A8C264B04BBB683A7800652FF9B8418";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "22E0F05BBB2B50249DEA418F2C35670F732B38AE5F467D71287FCCCFFC766A5CBDDAA4067C425559AF3D755D676826503A08019755B7CD70B13A085DB780CA8EFF56273F04ABE4F8422CDC5DB1FC2981C7B3AFCB830A10399AE46CA4B43763F954B077FD54828FB745027B9512E10702AF818316D52B4E535DC28B70C20E23102C5AC9300D787F7F7E0D7269B1BE29085180A401B3D4DD0CFF3E308DDEEA864E7DCA41031A55C969C0BB72B8BE1BA3B188A63E2F6BEAFD07444206F2E3AABD387E57A11F3E60DE3CF509ECE51971BFF7BC961346916AF74177A83F1CFCE7865B7923CA6F57F894A89FFF314B2A391DFAE03A2703F1A683826EA12E66E385E896";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "6BA46DAE6DE827E345FBBB7B8DC19A108F06BE8E31E9625A842C83D6863D5D670C2A876FB400A20660AB62706F0E8853E34D5093B81BD193035C60F2E0E00E3E75606D6085E35EE71967BC068D4FDAE4F737232A6491ECCD19B8ADFB9E9DCAEFBB71E246FE05A3C2905A5B44B070C1828C88F2E69317AA9E2B11A7A0D99719B1E26A58B1219AD9A1389B0AEF0ACBAF6A0A24F66073EB5E018F7A592AA31225927ED061340982EC718CC9E2782D6FCBC7746BB99BDB460A2E638461430DF1606F7DA84EC1D72AC3604951BE85F8C3CE350A004B4E667916E6AC25A7FAF64E4D809A19BA91A603DDB690B7945D047EB14B5F73B66CA11EA801CB77EF1C9B14E785";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "BF0CE688CA6E7C60FF8B83E2879958C90F48B8E10955CEE1C197282A3E5F7F72D80FD033E5DD1B48AB447BFA86CE06B4F9C03A32CF2792C7F45FFF0E99B78E39ADA256AB409B91408868B5B8340EE68B2B706A7C764DF4335DCEE30DEBA1AE68C6E19AC5C42AB170EEDD930B284E799F21FA8D59CB36D60ACBC849F18FF05D805B98139434011CCFCA3EB60C1C5570E5839D570CFCA5F156B69F20495861D0677B30AB77C837CD6AC7FF5DE90C1F4E9E08F3C8E9AD5C1C50184051A6F187BED083EF822056F510B6F4C5B23C6C927085E6FFBC8228D219F88648967AD15722C37652C98368D8946BC6310B945C3471D602A815BD9C4AE6B4EB0501D09E8A506B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "180E41D8199F6D4C3068B13B132CA1196FECADDC1DC478E658DC4CACC8F87EC66FB2BEB6603F4ECE30CF0201445A18C3A2B4807984C44D030376F0D7A195D399F561AD8194A82A7E0F85B9E29BBD08C741D176D17406E496C5B0505139AD45F3E5FFFF545313020B1734B20978B77969C33571FF0B863CF1B4C344B77DB8B42DA7840E8EC37D7F35CEB84A4488BFC32B2704DE7448B42DB619982D341C12B3BC98F46768FD364F3714613E2DA4B8B12BE85D259040A8F3D76274F9A966A846A438C4EF4C16BE8B8A38E48945025B25252AA3537064EE3020DC9E3FBB92C3EA37BE3FD640F3957918F9C288A03110BF56AFD411A2E0191E62DF53793D8E721602";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "A6DAC5B3B79ED3B7EDC245D402D292F3C443AA333B17FAF03F3EF1D67956E1A7CA4B2C39668B58575E618298BF3AF9E0349D3A3F91AA3612C0E888427C0D7A03CC59C0873B7CEAFDC86D144737D7E07B8FBA88302373207ECFA2870754BFDA39256B203F15FB0BB723900DCE5838DD65C6401DFECD7914C656814046D24E676574B5CF55005981A54AA666F880D72A68CA701A0006C1AB7C86A5EC62CF553F8E59549161EEA8E75D8783D9C3C7A6EE0BA9CF8C38469FE1370E7C1BBCBC870BD5BD4C9CFA6A1D04C2AFC2860CD66A4DC231CA4EA2A376AFF8677332DB2327946C416D75386801DB3872D51FD827D498FE41470E6F48FFBB8D400B970E60333AE4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "64BD7A8EADE2ED4E4FE47785BE8F22A8709062F047F50166E93BDF68AFA18408C2F42FB2C8331FA5FF688EB97D40D9BC8D92D6A3201E218D44FCCAB431859B2FF34CAB67D8437DE35EC390C169C930ACA23B9685D6D9D36C65365373C63B1FAE3DBD2DC1C01DBE2FA45878B8B3F225D3AF906862ACBF2147CB5FC3350614B377B0FFA6E246E5126490677241858777EB96EDC6D0461F81C66163221D70BB5208B97DBFFF1C5843D482C198E0E1FCE046571F0C5C31216641C9FC19F4F61DE3EB24C6C8C7409997343A258F61F6B87B0536845CAF4604280E34D7F05C7C2EAB20965999356C9455CDAE10089A8F979C56EBD39AEF01282E570735D2FCC80DB278";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "8111C3B02482C8BDAA605F4F1D4FA8372AB49A1D5AEC1BC43764481AE8F0CA1105F1C83E91138A4FD059FF64DCCD1E29865A5ED07DFA64BD2C8BDEAD1CE983679A81E09A72DC5E65ACE52A33D6E2EFAA556EF0AD2BAD1B95257081BB70E2AD562CF62FE9B9E65AA473623FD0F4F2C6E257EBE0322E2656ECF63F54A9C661AE2C5D7C08C9827B5D7D5A0A3EB6E7DFC3B4FFCE343CDF562DA7160F2FCE30B5EF0291692B054E1F72F1BA8126744F8747C5250BFBED22913931D58269149FBBAE4EA70A18FDCA412247334F4EFD9E433838D399192D8E72DFC170193EF8EF6B1F86DA4E0AD39A963B688F36DFE3D22FA879B66AAB6A5BB645278A7F07275DEC8199";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "2AE0FE621BF894F0A423B420C1824D0A3F7B0F372FFB433C220610B0EF33BD9CE1E97E42DF4A48681E1FCAF3EA7094A3A90D23C31B99AB8641AB2147A2558528474BEB6D317CEA87CF35C9948156AEEB6281CE50E5BD7FDA4DA33D4BB8AABB6058776083DBE5525D5F4E0E1BE154D8E3C7C11B78995147757C61175BAAEB240117722E1520475AC46A7179102D36756AD15DF9079F20938F214D835E55FA5FE1F8D0F80D9E2C7DEF38C31E60C178D723892A6666173E05AA17FD0AA05B5D621A4AD230FF78497ED8A91ABCC71CD4B4CA7D890760B129D38810CC83428E8C8900AD79A6CB0E614CDBEDE513078BABFA39B655A0F821983B395D5AE97FB5508FAF";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout  & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .mem_init3 = "81A62E0FCBC4D7D4881038430183B8A6754B3BFA1600C0971DBD98DB8B6605A17C5EFB8EBB8AFC29EF7C73AF8A8A886495F8CF7AED93CB2B391ADA387EA793920A22B1930E417EDCC85D43234E00A83430D0840EFB16BDD5EDC24BC73FEA0E9B5075468518F5094DB2B01369372C4E88EA5AAC8F283C30E626EB756CDDD475DE860CFD7609D515E5D43431A15459D64D1D901D9C56D8CA664313DDB746109385EB0977BD31E61D771A19BAC545EA5DFA5FC85D83C631EB7B16048ADE09EF01DAB2D5E4B822932B905E9799E7A87006B745D71A111DD445C7528F34308351E7C7DD1790AFA30F2E28EC3A7035EB7AAA413739E916D6941F93F932479AFDEA20F8";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .mem_init2 = "A27F981EFFDB776C185A1F7476480CCFB121369BE540725589ABC9CF3569BA02A590859102BCDDB263FB347BDF2995FC4D398AB421E82DF97C9D82B649CD7EDC965C6A4C26F43BD37DE1CA64D81E07452CAA5AA9F781BDC7541EAB47044B42FBB01EB84F32ED141A29B3E4F5C552D163F0E8DC2B93D149BC28C43640798ED49281FF7A3BEDF42402127FDDD018DB565C287A242D89DA7EB05151AC78345DF30E929A9211204096C11F24CD50A396E3E17C58D0FF7CBD46421C1285EAFCCB53028920635928F49C861D608E8BE9B0EEF6AA38CEB97BC806FAAD1454E013A33E5683F701085A951998B336D2BBFD00AEC30A6A71B8D4EBF86FDC960A09BAE1AB51";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .mem_init1 = "A14EDB65A473AA9D02B7C450AA19AD82870F00B6EB04930B52E79FE5C22741AF649E7CADFB6EC63B3977F13BE220A4C2AF47E3FB89C608C30292108CF41F4FD6E9A78E160DC481F5D0651077F19E64C53CA43B508237397B2C0C4B6545116EA27199E11DE32B6013F7EABC3DFAAD89025001123F1A1BD5B65FCF16EE29CBFD988354E73480018A6C6514397F0B4FA79541CFA336A9B42576223B203256D846F29269467A8105FD03760489A39DACC2210FDD58079A8CB83F0A30AEFB7D765FCC7A918301026F99BA74E6845193245C8417293F617655523E247F1334D59D4C99DB9EB83F9D3D3D30BF6C17CC3CB135F0B9C1A09AE8AB413F202601209EA7C017";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173 .mem_init0 = "5288A07EA188B36CE9A188C02C1ED013CF60751220A6D235DD86D9EEB0C5B8C42485599BB720332E67D9B32815976E81DF2E4F40B1F1B83429CCBBD09B089F4EF858316F8FE07A9A6B6FCBA214A95E743AC331A021803885A4F4DFBBF5B8FD0DD523612B05097F02A083CC9ABD8746FC7508777AD6BCF423F8B51BECB3235400B5D7045E59E499B949B5E62862EA9AF76493E17E04F4B36449EE7CA3281B46555D6934670FC00713425582739C8489E9269C411C13748F31CB48A2DE32094697801BB65C7D9AB7AAA358C909925FCADC38BD9EF4E797CF370BF3F51C109F585DE5AB14F491210CFEBA66CA07F1148B5784C43B9520D35BD5A1C8C939092E6AB8";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a205 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a205 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a141~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE211AB7567E683F0075FFDA2FE16E73C79F875F9EEFB0DF86934BD0AB041401C209852A0B9B4FD17B2866FFAE03D7B5A837D7B702EAE27D3EBF1FA216C63D10E7C0BA1409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D4411D20987860745CC8028A0E89F687327CF7C079537997E1F72AF21FE9EBA8F093FE4830CE21475AB801A9A2104AFD26D25C141B682A511A8B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .mem_init2 = "17699A105485F611657BCAFE2A1F5716D3DAE3FCBF1CF43FC5F5B8B4CE04C464A01C6FC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE89FFAF6560BB9532F57FADBFDF7D2FDFAE1C6ED06A657377CE0107E88D2A63399D753E88549CFCB329C78C34AB4E4F6DF5FB79E8EEEDB3BCF447657DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E40CD9DF3EF09BE7EE86867CA582B3CD056ABD87B85F19FFBE921EF8AF056AC75E5EA7FE60CE7FEA133FDEE1DE73C635AC378332A3035EF2A121FB48A4306E8A13D770CB5A261C06D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .mem_init1 = "F04F57F0A76982FF94E84482648B354E85C9E2F65719F197976DD95FDF27A348F10700784D42FA2599138A3C9B3882DB31121D0F40045B4B4A76C5C6077927EBB33EF48FDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B49235A713696493BD79A0AE800900844B448FF10E01BF28E257BED57585B512D607FCF54DF6FFE9CFE5FD936D871D62AD7FC54C05F634D46FC410D2F8172F108885820D4E7881066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9AB1E2FFEC1E0CB2AF9490026B18E73771FD950E1F80116CB9A0A20BA252943828BD5EE7122F3B81912B0615CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142 .mem_init0 = "41E228505F096F430814117561BEE14457445D83863CBE8AE6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ACBABC3E326543777C3E2E678A972C002B06C682A0467E1E1E58B9C9F3FC0AAF21CF732FFF1A3B3FD4C68C365CFD2EC03F63F8ABFF59CCDE1A62060287EAAE54297496D613AA8ACDCFA9249253CC73518B2CBD8071EB86EBCC7DBD4D15E725C1F8A67C2D9F7539C8EF124F57DF77ADA3DCAFC08F95FC397E47E88F603A127F9126BF300BB8EF031798F27FD7B477F3BCC56EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA943529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "AF9397DF0B84FFF6B1447C667860109B23002805888CE3B8B963A599E16687EEDF00D7FEC894E5893C83AC29786E4F503D6ABC502ECE816539FB7FFFCF71BB90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4B6EE4E4DD18FB0F80F6056A9FAC2AF728B175EE407EF715BDBD44F3DA72FB9DE163C1A0C0E7361186828020B954796F40644FD0C2011C737911BDB7F0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADBB5D2FF60FABFA3FE8A71F4FD2D920F07F884603EC9413ED3128C202543A5DA511F20E7481E843C59B7FC835E5BF15D6875460BC69AC95FC0B143F39E4446C90F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE175B49957E32D41698274FCF89BFEB899FE39FF6EC696E6E803A039165DB6E864A7559E3C1F3E5F32FBE079EB16155FEFE48DCD7E7C642E5527C94E5C677C2B600094F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC3775AA2A6DE6A92B88C59EB3C57B660FA7BFE1779FFF0986BCE9520FFCA980B8C12B906E4EFA0289C7702196CC4CE1BD6B4ED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20DD92013AE2C9FFFF72681FD7601DD3CFBA95F21D285EF2E80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "2F8E7B9B3C55E4EF119DB33195F8570047D5EBEE70DA11072DA190E4BE72DCD3BBA6C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1B8BC15775C5BBC2F2756234FE1CF05DBD7F6C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F704BA3E0125CF435D3AB9011F06E40FC15821198F60C0A0DCB93B9EBB8DB8EFE7E48E4E0162107C4C1C5201BAAE928CE3E802B43580191FFC3954D4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "4919E3D3AFE5B80593A528C8767BF01797A445D55CE4716F7D131D14427F80805B0130A812363087B1511B35004C27C2608E4C35082FA3A005E2110C1C4DE040053C1E10BE423306812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700DFD3B91FE955C7B7C50D4DE5166B760803856EF65770394529542C9C05FD8FC1B5FA03D3B95FEAADCEB42DEFECD3445CA1FA0FC4949D67608075E700149736138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B2D105A8F304FFDBA6C7F5A59FF971F83DD8AA91C4676BD28A7E38373DAB5622EE39D3F9BF6B7E4D0245EA18F08C50A98";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "4BC13D8548C07DEAC90359EB7FDDEE5400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5B7D4EBF467B2550DFB9CCAF2BA971ADB36FAF7350B4798FAB1D05B9D2A719EFE5208F09109668714B4499E023249AC081D0CE43D5F398CD7FB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE2A1453C056C07E91F026BE7F1BEEBE9BCFB5CCC65C7E7759B5D1BD2EE96384DBBADA4330BBF42C19EFC6B0FF2F5652EC7DABC75255AE25B0AF50CFD6464CD52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFA77BFAE33B0FE6440C6F31570A0F232AE1341FD9C3F5E907FC4BE93DAFF3749E0F443174807DB30C01C791A5EBF014A180FCAE3C4EA87625CDEF522B379B11E0FC793E3F4ABF5374ABC98EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984778B1BD1D0D8317DE7508BACF665F39BF60F2DFF51BFF7F9E0C76DEE1480FA87807A05FA0036A584044DF5F786C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07EA8BA0365BEC42FB3DA224EE7A81D6C9610F9C7BC5B33DDE0CC16488E4E345FDEDCDD94C3C26888155A0CB135862879B76B4B6C9DFC14A7A7F49EE9FD72FE371958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C86EBB2EB4C01F600080E489727DA12347549239B1D174C01EED509E97C678F94716608DF5E1396F4F547D374BA892E4232F26005BC484F0C3C35D76449566F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3791F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "7B8E67BB5D495BBAF81E7C87FF74300701A728E0F44F8FF40FF4F476504F596B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FE7991EDB84B036F523D33DA1A25EEDF60DB7AB7D7A68DFE3D2809F9A488CB5FB01D258647B8EEF9FF99B28CC1A954D4A0C07C62403D55BF41E7D5899FF15027EE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7C1CD2D399959EAAE0C2005A118644C9C71CB3E52051AB10F4A0AE6F91C54B0D3C1DF7E809D07F50BC4DD8F9D61BF62C3C9D7BC55003917CC814A4CE000E43F0086259F169EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E1EFEB09E78CF443FCFAE5C74A1CB5ED3B1C7F56B1155AB2D6EFE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "4C9A389E3DA20F425FCC6015BA808C68749357CB6FE24166E9039F69BF309E88F34EFD9AC13417D4487E8EA97356B9CF0E3ADE3DDFD6181F76B0C8B631A48A2ED3434266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7E0E0EDF482D43F91DBE0CA659E98CA2B7382B8998C342ACBC1345DB19EDBD0B16FD37B5E7B477457D105441E752063EC834869C90026AC6AE2F5AE0237F5D209E5686337DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCF706770B7CA7F6F1F01F5C2F8C3CF8621E2E9759B1FDB4DC25C5A612442C8FC3C476D2603EBF870B767E23FDDD580B27AF29";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DE0A4BC2446A22432E7201615218116C0A403D2D8B0DFD2C4297FF9B61E9BAF201552A82B26ACFD4E0F3971C6F7E36E1AAFBB7284013F481017D4D40F46D009D0ED805B3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300D76409C01D03FA71E08C0A49406190E038802F4F520AD6B0F4C420D3231F88B607D4DA70ED6008A0B4F860F2B20C6E268D6D81BBAFC2088FAD94E5C20D7277F31AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C361CAB005D26412CAB6F37C1FCE2ECD7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "3A51E210D1B93EFB2733F529EC2665FE43721FEBBBD3FFDF271580BA33CFBCBDAF4A3E429B12480CA40B5AF04E50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54B7003ADB3D9761BF41A6F75B773EDBDFE1542361C49C1168105F0DF43769FF59A0C7A40018726E261267576BEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644EB950AE1EB518A30079637F4AC636E4482DFC38E27AB0A61F54B0E2CDA1018E352B17E2C04C450B8AB10D408D4DA60C0AF55DCBC1F5B4464ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "3AC030DE7A14313C002AF34C037D2508B5A99801574402F10758E283FE41605E38668C5817F8ADD1A1A0701E53043E421991F9245697F0F8B5A00A9CB60EE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB618B0E2A894B79D1A24ED7D84C0972D7CAA1967A55DD1990588FF2865B4DDCB5C67C5A713D4885B4CC9F7843AEB3ECCF7EBF5F66DA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640653E680B2E758752ED0B0B3BC2A1F2930042CA0449E72825803CAF3D276910BB8B43FA137077B7357EA81907F0811E0F8ED14F5E9E6EA7D64FC2FD8982";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "A99C256E000425C01438AC5E8981D6778A86975FB1A572E0A4ECE156B63D49EF49C0593F1004319D602F4ABC74CE977BC35CF0FE192FF2C1577F15D2E9B2CE5B756D6460C9F5EE841772FC03AD4EFEBF8F7B68ECEE842ECDE8B8AD7E977DCB1E4148CDCF5C8FEFFB304BE1643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FBA6FFABC8D7EE9D2AF43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCBEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "BDC166ADBE3E7EFFAF7EA7A1FE19EC0F8DCEE8F5197C45E95F180CEBC98B7FBDE21B19D82FCD1EC0AB655E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D00897EFC38259EA58A2B75CA787207541A07FAB304E9A1E6088570884520205020B8D1630B0C863D8CF06E75DBC4CFF01E66AE4B605F60D2BF4AD40D140791D7CE7279F028D54400DC47C15761040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1E1BFA63547ED7B7911017E6006E76F090B6DF83D2F5BDAAB0B9F0BFB5FA899F3FF19C4112FBC0A8D288C0EEC99EBAFCB4A3FDB50B23F64DCE678BBDFDAD3830E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "118F60BCD8978D809028B1030320188F2FA009680427FC7C04BCAF6378F0DA26FFB6B116EF7E0D8733E7B90FE77EFCE3BEE8C159946F09921F04B805F1758CEE81706F9892A1CBFA8EC0346A9FBD00E541D122D9D603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247EFFD39B42DA3FE7D6E9D26D735B573DB4F64BA86F90454FE00403AA278A999494A1488315DF8371066A46487A116417F0EA4B121FF8A7C0585C4807F575A373B8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509EE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N9
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .mem_init3 = "81B7CBCB0BF6D1FDCD3BE496CFF86EAAFE33FF3FF90BC49D4DBF83C483420AA973426B83B9015C18D20403DE126F98A017DFA712DF93813AF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142B4102FFF0C7CBD581B7AFE4DBF23A8FC7B99549A4BF38877107ECCEDCEA582B8E661C5884B6409C29830B755DB955E85401D51FE5779475FD9CE3DFE11FB3E99C1EDD6B664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C17C1C6386176248482F18C2C088A84C7D40232D060944AC689262C7D0037C7DD73B12BCABDB77E25353CFADB6D0B1217B0DC533B1BA4E9B19035B30D02B1B44EEF5EC6041DB2251407C19F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8C09A9E98F35298228C5B1C15D9A0DDFEB66C9355265ADE180FD0E836201A106585885A612CACE74DBD4752C2E57F502F040C0466C69026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D74398E4CD6521F9DB51409C698F237CDCABB497AE47D8FFE4362A1CA35E0DAEFAFF065FA1D9203C983BA3B0C100257F71E19336BB0192F32148BCC24BC780A0838318617EAA26A86EBD67E3E2F1D7083ADB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FDE51B5CBEEAB57FFCFB724197E3CE591838112BC18268DC1017A2A0095A9E0ADD8BFA205B821A539";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .mem_init1 = "A1C7DF61AC02C099001E065B3B452FF8774689A7CB2DE1D35A6A7F25E07346AF4480D8B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600814028BE9A6F15D71DCF8DDC95E33EE81F5F0A7181F671B9DD53CB83FC2936A3D33A9956965B8B76F9808786850FF87780FF0688911F22C06A2118B602F4A5A4596D5FC1F7F2EC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440F5F0510C6757095FB5DB313A5DDA57807454FE8C87EF4BFF455D6DC107CB900C3E2F0DA7A73270715E84F79863507AC0CA17DCC668BB09CB7539020BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174 .mem_init0 = "7337513EA3FBF267FC78ECC1217BE0130E646002289000438D2C066A90C4D164ADE2799BF5243722E7F9AF7DBD2EFE8FFF32B97C61FFDBF4EFE07FC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5F9AFFBB757ECF94795F2652B344BF665E001CDEFBCDFFBEC2795F477F6BC922785B04E1240C3481F6886063D8B4D7DCF0BDFAA59EEC1B7F54082AB6201EEB02F588CEDE0A8CC478C496915EF4FC23FB19A21F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD010C1EC8FC02FE97EE7B53C9C7F1C309071079C1D4756376B98033E6FC313ECB0A63D3BB0F0FD4F64C335FC0B52AF94C2F2F162BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a206 )))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a142~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a206 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a174~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h0027000AFF27FF0A;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFB830CF3F475AB9C1A9A2104AFD20025C1004682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E41912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FBFEAF21F0F3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "2FC07F9B3C25E4EF0D9DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBEFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF8080670130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE9FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FB3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044E1F2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDF7E6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884102C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FBF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F06109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0BDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBC1D2051F4D0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0F6659E9B4A2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8FA3C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FC7FFC6F81FFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F42420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EF3F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "3A01FDF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4802968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout  & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D2DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3B353CFC3B6D0C0F17B083F33B0DACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFBF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468F5FCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77DA0715FFA479863B07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FB98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CEC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E5BD3BBC48FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N54
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a207 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a207 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a143~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a175~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80~portadataout ) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .lut_mask = 64'h00550F33FF550F33;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a208 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a208 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a144~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a209 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a209 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a145~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a177~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h01450404ABEFAEAE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N31
dffeas \img|cam_0|timer2[0] (
	.clk(\TD_VS~input_o ),
	.d(gnd),
	.asdata(\img|cam_0|timer2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|timer2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|timer2[0] .is_wysiwyg = "true";
defparam \img|cam_0|timer2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N6
cyclonev_lcell_comb \img|always1~3 (
// Equation(s):
// \img|always1~3_combout  = ( \img|always1~2_combout  & ( !\img|r_county [7] & ( (!\img|r_countx [8] & (\img|Equal3~0_combout  & \img|always1~1_combout )) ) ) )

	.dataa(!\img|r_countx [8]),
	.datab(gnd),
	.datac(!\img|Equal3~0_combout ),
	.datad(!\img|always1~1_combout ),
	.datae(!\img|always1~2_combout ),
	.dataf(!\img|r_county [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|always1~3 .extended_lut = "off";
defparam \img|always1~3 .lut_mask = 64'h0000000A00000000;
defparam \img|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N51
cyclonev_lcell_comb \img|cam_0|data_camh[0]~1 (
// Equation(s):
// \img|cam_0|data_camh[0]~1_combout  = ( \img|cam_0|data_camh[0]~0_combout  & ( !\img|cam_0|comb~6_combout  & ( !\img|cam_0|comb~8_combout  ) ) )

	.dataa(!\img|cam_0|comb~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\img|cam_0|data_camh[0]~0_combout ),
	.dataf(!\img|cam_0|comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|data_camh[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|data_camh[0]~1 .extended_lut = "off";
defparam \img|cam_0|data_camh[0]~1 .lut_mask = 64'h0000AAAA00000000;
defparam \img|cam_0|data_camh[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N42
cyclonev_lcell_comb \img|writeImageB~0 (
// Equation(s):
// \img|writeImageB~0_combout  = ( \img|writeImageB~q  & ( \img|cam_0|data_camh[0]~1_combout  & ( (((\img|always1~3_combout  & \img|newFrame~q )) # (\img|always1~0_combout )) # (\img|cam_0|timer2 [0]) ) ) ) # ( !\img|writeImageB~q  & ( 
// \img|cam_0|data_camh[0]~1_combout  & ( (!\img|cam_0|timer2 [0] & (!\img|always1~0_combout  & (\img|always1~3_combout  & \img|newFrame~q ))) ) ) ) # ( \img|writeImageB~q  & ( !\img|cam_0|data_camh[0]~1_combout  ) )

	.dataa(!\img|cam_0|timer2 [0]),
	.datab(!\img|always1~0_combout ),
	.datac(!\img|always1~3_combout ),
	.datad(!\img|newFrame~q ),
	.datae(!\img|writeImageB~q ),
	.dataf(!\img|cam_0|data_camh[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|writeImageB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|writeImageB~0 .extended_lut = "off";
defparam \img|writeImageB~0 .lut_mask = 64'h0000FFFF0008777F;
defparam \img|writeImageB~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N44
dffeas \img|writeImageB (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|writeImageB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|writeImageB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \img|writeImageB .is_wysiwyg = "true";
defparam \img|writeImageB .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N0
cyclonev_lcell_comb \D0|imageRAM_address~3 (
// Equation(s):
// \D0|imageRAM_address~3_combout  = ( \D0|layer1_weight_address~0_combout  & ( (!\D0|imageRAM_address~1_combout  & ((\D0|tempResultRAM_1~0_combout ) # (\D0|imageRAM_address~2_combout ))) ) ) # ( !\D0|layer1_weight_address~0_combout  & ( 
// (!\D0|imageRAM_address~1_combout  & (((\D0|increment~q  & \D0|tempResultRAM_1~0_combout )) # (\D0|imageRAM_address~2_combout ))) ) )

	.dataa(!\D0|imageRAM_address~1_combout ),
	.datab(!\D0|imageRAM_address~2_combout ),
	.datac(!\D0|increment~q ),
	.datad(!\D0|tempResultRAM_1~0_combout ),
	.datae(gnd),
	.dataf(!\D0|layer1_weight_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~3 .extended_lut = "off";
defparam \D0|imageRAM_address~3 .lut_mask = 64'h222A222A22AA22AA;
defparam \D0|imageRAM_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N27
cyclonev_lcell_comb \D0|imageRAM_address~5 (
// Equation(s):
// \D0|imageRAM_address~5_combout  = ( \KEY[0]~input_o  & ( \D0|imageRAM_address [0] & ( (!\D0|imageRAM_address~3_combout ) # ((\D0|Add12~1_sumout  & \D0|imageRAM_address~4_combout )) ) ) ) # ( \KEY[0]~input_o  & ( !\D0|imageRAM_address [0] & ( 
// (\D0|Add12~1_sumout  & (\D0|imageRAM_address~4_combout  & \D0|imageRAM_address~3_combout )) ) ) )

	.dataa(!\D0|Add12~1_sumout ),
	.datab(gnd),
	.datac(!\D0|imageRAM_address~4_combout ),
	.datad(!\D0|imageRAM_address~3_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|imageRAM_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~5 .extended_lut = "off";
defparam \D0|imageRAM_address~5 .lut_mask = 64'h000000050000FF05;
defparam \D0|imageRAM_address~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N39
cyclonev_lcell_comb \D0|imageRAM_address~6 (
// Equation(s):
// \D0|imageRAM_address~6_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\KEY[0]~input_o  & \D0|Add12~5_sumout )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address [1] & \KEY[0]~input_o ) ) )

	.dataa(!\D0|imageRAM_address [1]),
	.datab(!\D0|imageRAM_address~4_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D0|Add12~5_sumout ),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~6 .extended_lut = "off";
defparam \D0|imageRAM_address~6 .lut_mask = 64'h0505050500030003;
defparam \D0|imageRAM_address~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N54
cyclonev_lcell_comb \D0|imageRAM_address~7 (
// Equation(s):
// \D0|imageRAM_address~7_combout  = ( \KEY[0]~input_o  & ( \D0|imageRAM_address [2] & ( (!\D0|imageRAM_address~3_combout ) # ((\D0|Add12~9_sumout  & \D0|imageRAM_address~4_combout )) ) ) ) # ( \KEY[0]~input_o  & ( !\D0|imageRAM_address [2] & ( 
// (\D0|Add12~9_sumout  & (\D0|imageRAM_address~4_combout  & \D0|imageRAM_address~3_combout )) ) ) )

	.dataa(!\D0|Add12~9_sumout ),
	.datab(!\D0|imageRAM_address~4_combout ),
	.datac(!\D0|imageRAM_address~3_combout ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|imageRAM_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~7 .extended_lut = "off";
defparam \D0|imageRAM_address~7 .lut_mask = 64'h000001010000F1F1;
defparam \D0|imageRAM_address~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N9
cyclonev_lcell_comb \D0|imageRAM_address~8 (
// Equation(s):
// \D0|imageRAM_address~8_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\D0|Add12~13_sumout  & \KEY[0]~input_o )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address [3] & \KEY[0]~input_o ) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\D0|imageRAM_address [3]),
	.datac(!\D0|Add12~13_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~8 .extended_lut = "off";
defparam \D0|imageRAM_address~8 .lut_mask = 64'h0033003300050005;
defparam \D0|imageRAM_address~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N3
cyclonev_lcell_comb \D0|imageRAM_address~9 (
// Equation(s):
// \D0|imageRAM_address~9_combout  = ( \D0|Add12~17_sumout  & ( (\KEY[0]~input_o  & ((!\D0|imageRAM_address~3_combout  & ((\D0|imageRAM_address [4]))) # (\D0|imageRAM_address~3_combout  & (\D0|imageRAM_address~4_combout )))) ) ) # ( !\D0|Add12~17_sumout  & ( 
// (!\D0|imageRAM_address~3_combout  & (\D0|imageRAM_address [4] & \KEY[0]~input_o )) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\D0|imageRAM_address~3_combout ),
	.datac(!\D0|imageRAM_address [4]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|Add12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~9 .extended_lut = "off";
defparam \D0|imageRAM_address~9 .lut_mask = 64'h000C000C001D001D;
defparam \D0|imageRAM_address~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N21
cyclonev_lcell_comb \D0|imageRAM_address~10 (
// Equation(s):
// \D0|imageRAM_address~10_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\KEY[0]~input_o  & \D0|Add12~21_sumout )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\KEY[0]~input_o  & \D0|imageRAM_address [5]) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|imageRAM_address [5]),
	.datad(!\D0|Add12~21_sumout ),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~10 .extended_lut = "off";
defparam \D0|imageRAM_address~10 .lut_mask = 64'h0303030300110011;
defparam \D0|imageRAM_address~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N18
cyclonev_lcell_comb \D0|imageRAM_address~11 (
// Equation(s):
// \D0|imageRAM_address~11_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\KEY[0]~input_o  & \D0|Add12~25_sumout )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\KEY[0]~input_o  & \D0|imageRAM_address [6]) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|imageRAM_address [6]),
	.datad(!\D0|Add12~25_sumout ),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~11 .extended_lut = "off";
defparam \D0|imageRAM_address~11 .lut_mask = 64'h0303030300110011;
defparam \D0|imageRAM_address~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N0
cyclonev_lcell_comb \D0|imageRAM_address~12 (
// Equation(s):
// \D0|imageRAM_address~12_combout  = ( \D0|imageRAM_address [7] & ( (\KEY[0]~input_o  & ((!\D0|imageRAM_address~3_combout ) # ((\D0|imageRAM_address~4_combout  & \D0|Add12~29_sumout )))) ) ) # ( !\D0|imageRAM_address [7] & ( (\D0|imageRAM_address~4_combout  
// & (\D0|imageRAM_address~3_combout  & (\D0|Add12~29_sumout  & \KEY[0]~input_o ))) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\D0|imageRAM_address~3_combout ),
	.datac(!\D0|Add12~29_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~12 .extended_lut = "off";
defparam \D0|imageRAM_address~12 .lut_mask = 64'h0001000100CD00CD;
defparam \D0|imageRAM_address~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N15
cyclonev_lcell_comb \D0|imageRAM_address~13 (
// Equation(s):
// \D0|imageRAM_address~13_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\KEY[0]~input_o  & \D0|Add12~33_sumout )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\KEY[0]~input_o  & \D0|imageRAM_address [8]) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|Add12~33_sumout ),
	.datad(!\D0|imageRAM_address [8]),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~13 .extended_lut = "off";
defparam \D0|imageRAM_address~13 .lut_mask = 64'h0033003301010101;
defparam \D0|imageRAM_address~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y52_N12
cyclonev_lcell_comb \D0|imageRAM_address~14 (
// Equation(s):
// \D0|imageRAM_address~14_combout  = ( \D0|imageRAM_address~3_combout  & ( (\D0|imageRAM_address~4_combout  & (\KEY[0]~input_o  & \D0|Add12~37_sumout )) ) ) # ( !\D0|imageRAM_address~3_combout  & ( (\KEY[0]~input_o  & \D0|imageRAM_address [9]) ) )

	.dataa(!\D0|imageRAM_address~4_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|Add12~37_sumout ),
	.datad(!\D0|imageRAM_address [9]),
	.datae(gnd),
	.dataf(!\D0|imageRAM_address~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|imageRAM_address~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|imageRAM_address~14 .extended_lut = "off";
defparam \D0|imageRAM_address~14 .lut_mask = 64'h0033003301010101;
defparam \D0|imageRAM_address~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\img|writeImageB~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\img|writeImageB~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\img|imageRAM_addressB [9],\img|imageRAM_addressB [8],\img|imageRAM_addressB [7],\img|imageRAM_addressB [6],\img|imageRAM_addressB [5],\img|imageRAM_addressB [4],\img|imageRAM_addressB [3],\img|imageRAM_addressB [2],\img|imageRAM_addressB [1],\img|imageRAM_addressB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\D0|imageRAM_address~14_combout ,\D0|imageRAM_address~13_combout ,\D0|imageRAM_address~12_combout ,\D0|imageRAM_address~11_combout ,\D0|imageRAM_address~10_combout ,\D0|imageRAM_address~9_combout ,\D0|imageRAM_address~8_combout ,\D0|imageRAM_address~7_combout ,
\D0|imageRAM_address~6_combout ,\D0|imageRAM_address~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated|ALTSYNCRAM";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001981A2E8BE18CF10CC7A0000000000000000000000000000000000000000000001D81D3DCB73ECFE3F8FE3F8F318C680000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000028093ACFB3ECFE3ECFB3F8FB3F8FB3F89D15000000000000000000000000000000000250FB3F8FB2E40D3A04611846118093C4FE210000000000000000000000000000000002DCFB2C4D802800000000000000000378930A80000000000000000000000000000000027CFB3F0000000000000000000000004018000000000000000000000000000000000002B0FB22C00000000000000000000000000000000000000000000000000000000000000010653E4590900000000000000000000000000000000000000000000000000000000000008E27CFB2ECEC2F0BC3B083134180000000000000000000000000000000000000000000002";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "38FB3ECFB3ECFB3ECFB3EC3E000000000000000000000000000000000000000000004240FB3ECFB3ECFB3DCF32F4240000000000000000000000000000000000000000000113F8FB3ECA1044BE120000000000000000000000000000000000000000000000001E8E33F8B12B01400000000000000000000000000000000000000000000000000000001CCFB27C720000000000000000000000000000000000000000000000000000000000002DCFB3F0000000000000000000000000000000000000000000000000000000000000001DCFB3F0000000000000190A6000000000000000000000000000000000000000000000350FB05400000000003815C85060";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000028853B43707C791E4E33ECFB0FC000000000000000000000000000000000000000000000D23CCFB3ECFE3ECFB3F8F725800000000000000000000000000000000000000000000000328C7000B30DCE82E86800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\img|writeImageB~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\img|writeImageB~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\img|imageRAM_addressB [9],\img|imageRAM_addressB [8],\img|imageRAM_addressB [7],\img|imageRAM_addressB [6],\img|imageRAM_addressB [5],\img|imageRAM_addressB [4],\img|imageRAM_addressB [3],\img|imageRAM_addressB [2],\img|imageRAM_addressB [1],\img|imageRAM_addressB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\D0|imageRAM_address~14_combout ,\D0|imageRAM_address~13_combout ,\D0|imageRAM_address~12_combout ,\D0|imageRAM_address~11_combout ,\D0|imageRAM_address~10_combout ,\D0|imageRAM_address~9_combout ,\D0|imageRAM_address~8_combout ,\D0|imageRAM_address~7_combout ,
\D0|imageRAM_address~6_combout ,\D0|imageRAM_address~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated|ALTSYNCRAM";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401004000000000000000000000000000000000000000000000000000100401004010040100401004000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000100401004010040100401004010040100000000000000000000000000000000000000010040100401000000000000001004010000000000000000000000000000000000000401004000000000000000000000000001000000000000000000000000000000000000040100000000000000000000000000000000000000000000000000000000000000000000010040000000000000000000000000000000000000000000000000000000000000000001004010000000000000000000000000000000000000000000000000000000000000000000401004000000000001004000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00010040100401004010040000000000000000000000000000000000000000000000000001004010040100401004000000000000000000000000000000000000000000000010040100401004000000000000000000000000000000000000000000000000000000001004010000000000000000000000000000000000000000000000000000000000000040100400000000000000000000000000000000000000000000000000000000000000004010000000000000000000000000000000000000000000000000000000000000000000401000000000000000000000000000000000000000000000000000000000000000000000100400000000000000401000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000001004010040100401004010040000000000000000000000000000000000000000000000000401004010040100401000000000000000000000000000000000000000000000000000000100801004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N42
cyclonev_lcell_comb \img|cam_0|data_camh[0]~2 (
// Equation(s):
// \img|cam_0|data_camh[0]~2_combout  = ( \img|cam_0|data_camh[0]~0_combout  & ( !\img|cam_0|comb~6_combout  & ( (!\img|cam_0|comb~8_combout  & \img|cam_0|timer2 [0]) ) ) )

	.dataa(!\img|cam_0|comb~8_combout ),
	.datab(gnd),
	.datac(!\img|cam_0|timer2 [0]),
	.datad(gnd),
	.datae(!\img|cam_0|data_camh[0]~0_combout ),
	.dataf(!\img|cam_0|comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|data_camh[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|data_camh[0]~2 .extended_lut = "off";
defparam \img|cam_0|data_camh[0]~2 .lut_mask = 64'h00000A0A00000000;
defparam \img|cam_0|data_camh[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N4
dffeas \img|cam_0|data_camh[7] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[7] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N3
cyclonev_lcell_comb \img|cam_0|vid_ldll (
// Equation(s):
// \img|cam_0|vid_ldll~combout  = ( !\img|cam_0|timer2 [0] & ( !\img|cam_0|comb~8_combout  & ( (\img|cam_0|data_camh[0]~0_combout  & !\img|cam_0|comb~6_combout ) ) ) )

	.dataa(!\img|cam_0|data_camh[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img|cam_0|comb~6_combout ),
	.datae(!\img|cam_0|timer2 [0]),
	.dataf(!\img|cam_0|comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|vid_ldll~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|vid_ldll .extended_lut = "off";
defparam \img|cam_0|vid_ldll .lut_mask = 64'h5500000000000000;
defparam \img|cam_0|vid_ldll .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N47
dffeas \img|cam_0|data_caml[6] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[6] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N56
dffeas \img|cam_0|data_caml[7] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[7] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N14
dffeas \img|cam_0|data_caml[4] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[4] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N26
dffeas \img|cam_0|data_caml[5] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[5] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N12
cyclonev_lcell_comb \img|imgRAM_dataInB~1 (
// Equation(s):
// \img|imgRAM_dataInB~1_combout  = ( !\img|cam_0|data_caml [5] & ( (!\img|cam_0|data_caml [6] & (!\img|cam_0|data_caml [7] & !\img|cam_0|data_caml [4])) ) )

	.dataa(gnd),
	.datab(!\img|cam_0|data_caml [6]),
	.datac(!\img|cam_0|data_caml [7]),
	.datad(!\img|cam_0|data_caml [4]),
	.datae(gnd),
	.dataf(!\img|cam_0|data_caml [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~1 .extended_lut = "off";
defparam \img|imgRAM_dataInB~1 .lut_mask = 64'hC000C00000000000;
defparam \img|imgRAM_dataInB~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N2
dffeas \img|cam_0|data_caml[3] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[3] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N59
dffeas \img|cam_0|data_caml[1] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[1] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y61_N17
dffeas \img|cam_0|data_caml[2] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[2] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y60_N36
cyclonev_lcell_comb \img|cam_0|data_caml[0]~feeder (
// Equation(s):
// \img|cam_0|data_caml[0]~feeder_combout  = ( \TD_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|cam_0|data_caml[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|cam_0|data_caml[0]~feeder .extended_lut = "off";
defparam \img|cam_0|data_caml[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \img|cam_0|data_caml[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y60_N38
dffeas \img|cam_0|data_caml[0] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|cam_0|data_caml[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|cam_0|vid_ldll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_caml [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_caml[0] .is_wysiwyg = "true";
defparam \img|cam_0|data_caml[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N15
cyclonev_lcell_comb \img|imgRAM_dataInB~0 (
// Equation(s):
// \img|imgRAM_dataInB~0_combout  = ( !\img|cam_0|data_caml [0] & ( (!\img|cam_0|data_caml [3] & (!\img|cam_0|data_caml [1] & !\img|cam_0|data_caml [2])) ) )

	.dataa(!\img|cam_0|data_caml [3]),
	.datab(gnd),
	.datac(!\img|cam_0|data_caml [1]),
	.datad(!\img|cam_0|data_caml [2]),
	.datae(gnd),
	.dataf(!\img|cam_0|data_caml [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~0 .extended_lut = "off";
defparam \img|imgRAM_dataInB~0 .lut_mask = 64'hA000A00000000000;
defparam \img|imgRAM_dataInB~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N42
cyclonev_lcell_comb \img|imgRAM_dataInB~2 (
// Equation(s):
// \img|imgRAM_dataInB~2_combout  = ( \SW[0]~input_o  & ( \img|imgRAM_dataInB~0_combout  & ( \img|imgRAM_dataInB~1_combout  ) ) ) # ( !\SW[0]~input_o  & ( \img|imgRAM_dataInB~0_combout  & ( (\img|imgRAM_dataInB~1_combout  & (((\SW[1]~input_o ) # 
// (\SW[3]~input_o )) # (\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\img|imgRAM_dataInB~1_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\img|imgRAM_dataInB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~2 .extended_lut = "off";
defparam \img|imgRAM_dataInB~2 .lut_mask = 64'h0000000013333333;
defparam \img|imgRAM_dataInB~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N30
cyclonev_lcell_comb \img|LessThan2~0 (
// Equation(s):
// \img|LessThan2~0_combout  = ( \img|imgRAM_dataInB~0_combout  & ( (!\img|cam_0|data_caml [5] & (\img|cam_0|data_caml [4] & (!\SW[5]~input_o  & !\SW[4]~input_o ))) # (\img|cam_0|data_caml [5] & ((!\SW[5]~input_o ) # ((\img|cam_0|data_caml [4] & 
// !\SW[4]~input_o )))) ) ) # ( !\img|imgRAM_dataInB~0_combout  & ( (!\img|cam_0|data_caml [5] & (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # (\img|cam_0|data_caml [4])))) # (\img|cam_0|data_caml [5] & (((!\SW[5]~input_o ) # (!\SW[4]~input_o )) # 
// (\img|cam_0|data_caml [4]))) ) )

	.dataa(!\img|cam_0|data_caml [5]),
	.datab(!\img|cam_0|data_caml [4]),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\img|imgRAM_dataInB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|LessThan2~0 .extended_lut = "off";
defparam \img|LessThan2~0 .lut_mask = 64'hF571F57171507150;
defparam \img|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N27
cyclonev_lcell_comb \img|imgRAM_dataInB~3 (
// Equation(s):
// \img|imgRAM_dataInB~3_combout  = ( \SW[7]~input_o  & ( \img|LessThan2~0_combout  & ( ((!\img|cam_0|data_caml [7]) # ((\SW[6]~input_o  & !\img|cam_0|data_caml [6]))) # (\img|imgRAM_dataInB~2_combout ) ) ) ) # ( !\SW[7]~input_o  & ( \img|LessThan2~0_combout 
//  & ( ((\SW[6]~input_o  & (!\img|cam_0|data_caml [6] & !\img|cam_0|data_caml [7]))) # (\img|imgRAM_dataInB~2_combout ) ) ) ) # ( \SW[7]~input_o  & ( !\img|LessThan2~0_combout  & ( ((!\img|cam_0|data_caml [6]) # ((!\img|cam_0|data_caml [7]) # 
// (\img|imgRAM_dataInB~2_combout ))) # (\SW[6]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( !\img|LessThan2~0_combout  & ( ((!\img|cam_0|data_caml [7] & ((!\img|cam_0|data_caml [6]) # (\SW[6]~input_o )))) # (\img|imgRAM_dataInB~2_combout ) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\img|cam_0|data_caml [6]),
	.datac(!\img|imgRAM_dataInB~2_combout ),
	.datad(!\img|cam_0|data_caml [7]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\img|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~3 .extended_lut = "off";
defparam \img|imgRAM_dataInB~3 .lut_mask = 64'hDF0FFFDF4F0FFF4F;
defparam \img|imgRAM_dataInB~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N52
dffeas \img|cam_0|data_camh[6] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[6] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y63_N50
dffeas \img|cam_0|data_camh[4] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[4] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N22
dffeas \img|cam_0|data_camh[2] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[2] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y63_N7
dffeas \img|cam_0|data_camh[3] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[3] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y63_N17
dffeas \img|cam_0|data_camh[0] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[0] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y63_N20
dffeas \img|cam_0|data_camh[5] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[5] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N10
dffeas \img|cam_0|data_camh[1] (
	.clk(!\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\img|cam_0|data_camh[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|cam_0|data_camh [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|cam_0|data_camh[1] .is_wysiwyg = "true";
defparam \img|cam_0|data_camh[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N18
cyclonev_lcell_comb \img|imgRAM_dataInB~4 (
// Equation(s):
// \img|imgRAM_dataInB~4_combout  = ( !\img|cam_0|data_camh [5] & ( !\img|cam_0|data_camh [1] & ( (!\img|cam_0|data_camh [4] & (!\img|cam_0|data_camh [2] & (!\img|cam_0|data_camh [3] & !\img|cam_0|data_camh [0]))) ) ) )

	.dataa(!\img|cam_0|data_camh [4]),
	.datab(!\img|cam_0|data_camh [2]),
	.datac(!\img|cam_0|data_camh [3]),
	.datad(!\img|cam_0|data_camh [0]),
	.datae(!\img|cam_0|data_camh [5]),
	.dataf(!\img|cam_0|data_camh [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~4 .extended_lut = "off";
defparam \img|imgRAM_dataInB~4 .lut_mask = 64'h8000000000000000;
defparam \img|imgRAM_dataInB~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N18
cyclonev_lcell_comb \img|imgRAM_dataInB~13 (
// Equation(s):
// \img|imgRAM_dataInB~13_combout  = ( !\SW[8]~input_o  & ( (!\img|always1~3_combout  & (!\img|cam_0|data_camh [7] & (((!\img|cam_0|data_camh [6] & \img|imgRAM_dataInB~4_combout ))))) # (\img|always1~3_combout  & (((\img|cam_0|data_caml [0])))) ) ) # ( 
// \SW[8]~input_o  & ( (!\img|always1~3_combout  & (!\img|cam_0|data_camh [7] & (((!\img|cam_0|data_camh [6] & \img|imgRAM_dataInB~4_combout ))))) # (\img|always1~3_combout  & (((\img|imgRAM_dataInB~3_combout )))) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\img|cam_0|data_camh [7]),
	.datac(!\img|imgRAM_dataInB~3_combout ),
	.datad(!\img|cam_0|data_camh [6]),
	.datae(!\SW[8]~input_o ),
	.dataf(!\img|imgRAM_dataInB~4_combout ),
	.datag(!\img|cam_0|data_caml [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~13 .extended_lut = "on";
defparam \img|imgRAM_dataInB~13 .lut_mask = 64'h050505058D058D05;
defparam \img|imgRAM_dataInB~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N33
cyclonev_lcell_comb \img|imgRAM_dataInB[-8]~5 (
// Equation(s):
// \img|imgRAM_dataInB[-8]~5_combout  = ( !\img|cam_0|comb~6_combout  & ( !\img|cam_0|timer2[0]~DUPLICATE_q  & ( (\img|cam_0|data_camh[0]~0_combout  & (!\img|always1~0_combout  & (\img|newFrame~q  & !\img|cam_0|comb~8_combout ))) ) ) )

	.dataa(!\img|cam_0|data_camh[0]~0_combout ),
	.datab(!\img|always1~0_combout ),
	.datac(!\img|newFrame~q ),
	.datad(!\img|cam_0|comb~8_combout ),
	.datae(!\img|cam_0|comb~6_combout ),
	.dataf(!\img|cam_0|timer2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB[-8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB[-8]~5 .extended_lut = "off";
defparam \img|imgRAM_dataInB[-8]~5 .lut_mask = 64'h0400000000000000;
defparam \img|imgRAM_dataInB[-8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N20
dffeas \img|imgRAM_dataInB[-8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-8] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N18
cyclonev_lcell_comb \img|LessThan2~1 (
// Equation(s):
// \img|LessThan2~1_combout  = ( \img|cam_0|data_caml [3] & ( \img|cam_0|data_caml [0] & ( (\SW[4]~input_o  & !\img|cam_0|data_caml [4]) ) ) ) # ( !\img|cam_0|data_caml [3] & ( \img|cam_0|data_caml [0] & ( (\SW[4]~input_o  & !\img|cam_0|data_caml [4]) ) ) ) 
// # ( \img|cam_0|data_caml [3] & ( !\img|cam_0|data_caml [0] & ( (\SW[4]~input_o  & !\img|cam_0|data_caml [4]) ) ) ) # ( !\img|cam_0|data_caml [3] & ( !\img|cam_0|data_caml [0] & ( (!\SW[4]~input_o  & (!\img|cam_0|data_caml [2] & (!\img|cam_0|data_caml [1] 
// & !\img|cam_0|data_caml [4]))) # (\SW[4]~input_o  & ((!\img|cam_0|data_caml [4]) # ((!\img|cam_0|data_caml [2] & !\img|cam_0|data_caml [1])))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\img|cam_0|data_caml [2]),
	.datac(!\img|cam_0|data_caml [1]),
	.datad(!\img|cam_0|data_caml [4]),
	.datae(!\img|cam_0|data_caml [3]),
	.dataf(!\img|cam_0|data_caml [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|LessThan2~1 .extended_lut = "off";
defparam \img|LessThan2~1 .lut_mask = 64'hD540550055005500;
defparam \img|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N54
cyclonev_lcell_comb \img|LessThan2~2 (
// Equation(s):
// \img|LessThan2~2_combout  = ( \SW[6]~input_o  & ( \img|LessThan2~1_combout  & ( (\img|cam_0|data_caml [5] & (\img|cam_0|data_caml [6] & !\SW[5]~input_o )) ) ) ) # ( !\SW[6]~input_o  & ( \img|LessThan2~1_combout  & ( ((\img|cam_0|data_caml [5] & 
// !\SW[5]~input_o )) # (\img|cam_0|data_caml [6]) ) ) ) # ( \SW[6]~input_o  & ( !\img|LessThan2~1_combout  & ( (\img|cam_0|data_caml [6] & ((!\SW[5]~input_o ) # (\img|cam_0|data_caml [5]))) ) ) ) # ( !\SW[6]~input_o  & ( !\img|LessThan2~1_combout  & ( 
// ((!\SW[5]~input_o ) # (\img|cam_0|data_caml [6])) # (\img|cam_0|data_caml [5]) ) ) )

	.dataa(!\img|cam_0|data_caml [5]),
	.datab(!\img|cam_0|data_caml [6]),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[6]~input_o ),
	.dataf(!\img|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|LessThan2~2 .extended_lut = "off";
defparam \img|LessThan2~2 .lut_mask = 64'hF7F7313173731010;
defparam \img|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N39
cyclonev_lcell_comb \img|imgRAM_dataInB~6 (
// Equation(s):
// \img|imgRAM_dataInB~6_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [1] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((\SW[7]~input_o  & !\img|cam_0|data_caml [7])))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [1] & ( (\img|always1~3_combout  & (((!\SW[8]~input_o ) # (!\img|cam_0|data_caml [7])) # (\SW[7]~input_o ))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [1] & ( (\img|always1~3_combout  & (\SW[7]~input_o  & (\SW[8]~input_o  & 
// !\img|cam_0|data_caml [7]))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [1] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\img|cam_0|data_caml [7]),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~6 .extended_lut = "off";
defparam \img|imgRAM_dataInB~6 .lut_mask = 64'h0501010055515150;
defparam \img|imgRAM_dataInB~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N41
dffeas \img|imgRAM_dataInB[-7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-7] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N51
cyclonev_lcell_comb \img|imgRAM_dataInB~7 (
// Equation(s):
// \img|imgRAM_dataInB~7_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [2] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((\SW[7]~input_o  & !\img|cam_0|data_caml [7])))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [2] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [2] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & (\SW[7]~input_o  & 
// !\img|cam_0|data_caml [7]))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [2] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\img|cam_0|data_caml [7]),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~7 .extended_lut = "off";
defparam \img|imgRAM_dataInB~7 .lut_mask = 64'h1101010055454544;
defparam \img|imgRAM_dataInB~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N53
dffeas \img|imgRAM_dataInB[-6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-6] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N48
cyclonev_lcell_comb \img|imgRAM_dataInB~8 (
// Equation(s):
// \img|imgRAM_dataInB~8_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [3] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((!\img|cam_0|data_caml [7] & \SW[7]~input_o )))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [3] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [3] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & (!\img|cam_0|data_caml [7] & 
// \SW[7]~input_o ))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [3] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\img|cam_0|data_caml [7]),
	.datad(!\SW[7]~input_o ),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~8 .extended_lut = "off";
defparam \img|imgRAM_dataInB~8 .lut_mask = 64'h1011001054554454;
defparam \img|imgRAM_dataInB~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N50
dffeas \img|imgRAM_dataInB[-5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-5] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N9
cyclonev_lcell_comb \img|imgRAM_dataInB~9 (
// Equation(s):
// \img|imgRAM_dataInB~9_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [4] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((\SW[7]~input_o  & !\img|cam_0|data_caml [7])))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [4] & ( (\img|always1~3_combout  & (((!\SW[8]~input_o ) # (!\img|cam_0|data_caml [7])) # (\SW[7]~input_o ))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [4] & ( (\img|always1~3_combout  & (\SW[7]~input_o  & (\SW[8]~input_o  & 
// !\img|cam_0|data_caml [7]))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [4] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\img|cam_0|data_caml [7]),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~9 .extended_lut = "off";
defparam \img|imgRAM_dataInB~9 .lut_mask = 64'h0501010055515150;
defparam \img|imgRAM_dataInB~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N11
dffeas \img|imgRAM_dataInB[-4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-4] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N36
cyclonev_lcell_comb \img|imgRAM_dataInB~10 (
// Equation(s):
// \img|imgRAM_dataInB~10_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [5] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((\SW[7]~input_o  & !\img|cam_0|data_caml [7])))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [5] & ( (\img|always1~3_combout  & (((!\img|cam_0|data_caml [7]) # (!\SW[8]~input_o )) # (\SW[7]~input_o ))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [5] & ( (\img|always1~3_combout  & (\SW[7]~input_o  & (!\img|cam_0|data_caml [7] & 
// \SW[8]~input_o ))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [5] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\img|cam_0|data_caml [7]),
	.datad(!\SW[8]~input_o ),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~10 .extended_lut = "off";
defparam \img|imgRAM_dataInB~10 .lut_mask = 64'h0051001055515510;
defparam \img|imgRAM_dataInB~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N38
dffeas \img|imgRAM_dataInB[-3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-3] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N6
cyclonev_lcell_comb \img|imgRAM_dataInB~11 (
// Equation(s):
// \img|imgRAM_dataInB~11_combout  = ( \img|LessThan2~2_combout  & ( \img|cam_0|data_caml [6] & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # ((\SW[7]~input_o  & !\img|cam_0|data_caml [7])))) ) ) ) # ( !\img|LessThan2~2_combout  & ( \img|cam_0|data_caml 
// [6] & ( (\img|always1~3_combout  & (((!\img|cam_0|data_caml [7]) # (!\SW[8]~input_o )) # (\SW[7]~input_o ))) ) ) ) # ( \img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [6] & ( (\img|always1~3_combout  & (\SW[7]~input_o  & (!\img|cam_0|data_caml [7] & 
// \SW[8]~input_o ))) ) ) ) # ( !\img|LessThan2~2_combout  & ( !\img|cam_0|data_caml [6] & ( (\img|always1~3_combout  & (\SW[8]~input_o  & ((!\img|cam_0|data_caml [7]) # (\SW[7]~input_o )))) ) ) )

	.dataa(!\img|always1~3_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\img|cam_0|data_caml [7]),
	.datad(!\SW[8]~input_o ),
	.datae(!\img|LessThan2~2_combout ),
	.dataf(!\img|cam_0|data_caml [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~11 .extended_lut = "off";
defparam \img|imgRAM_dataInB~11 .lut_mask = 64'h0051001055515510;
defparam \img|imgRAM_dataInB~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N8
dffeas \img|imgRAM_dataInB[-2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-2] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N24
cyclonev_lcell_comb \img|imgRAM_dataInB~12 (
// Equation(s):
// \img|imgRAM_dataInB~12_combout  = ( \img|cam_0|data_caml [7] & ( \img|LessThan2~2_combout  & ( (\img|always1~3_combout  & !\SW[8]~input_o ) ) ) ) # ( !\img|cam_0|data_caml [7] & ( \img|LessThan2~2_combout  & ( (\SW[7]~input_o  & (\img|always1~3_combout  & 
// \SW[8]~input_o )) ) ) ) # ( \img|cam_0|data_caml [7] & ( !\img|LessThan2~2_combout  & ( (\img|always1~3_combout  & ((!\SW[8]~input_o ) # (\SW[7]~input_o ))) ) ) ) # ( !\img|cam_0|data_caml [7] & ( !\img|LessThan2~2_combout  & ( (\img|always1~3_combout  & 
// \SW[8]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\img|always1~3_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\img|cam_0|data_caml [7]),
	.dataf(!\img|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img|imgRAM_dataInB~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img|imgRAM_dataInB~12 .extended_lut = "off";
defparam \img|imgRAM_dataInB~12 .lut_mask = 64'h000F0F0500050F00;
defparam \img|imgRAM_dataInB~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N26
dffeas \img|imgRAM_dataInB[-1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\img|imgRAM_dataInB~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\img|imgRAM_dataInB[-8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img|imgRAM_dataInB [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \img|imgRAM_dataInB[-1] .is_wysiwyg = "true";
defparam \img|imgRAM_dataInB[-1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\img|writeImageB~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\img|writeImageB~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\img|imgRAM_dataInB [-1],\img|imgRAM_dataInB [-2],\img|imgRAM_dataInB [-3],\img|imgRAM_dataInB [-4],\img|imgRAM_dataInB [-5],\img|imgRAM_dataInB [-6],\img|imgRAM_dataInB [-7],\img|imgRAM_dataInB [-8]}),
	.portaaddr({\img|imageRAM_addressB [9],\img|imageRAM_addressB [8],\img|imageRAM_addressB [7],\img|imageRAM_addressB [6],\img|imageRAM_addressB [5],\img|imageRAM_addressB [4],\img|imageRAM_addressB [3],\img|imageRAM_addressB [2],\img|imageRAM_addressB [1],\img|imageRAM_addressB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\D0|imageRAM_address~14_combout ,\D0|imageRAM_address~13_combout ,\D0|imageRAM_address~12_combout ,\D0|imageRAM_address~11_combout ,\D0|imageRAM_address~10_combout ,\D0|imageRAM_address~9_combout ,\D0|imageRAM_address~8_combout ,\D0|imageRAM_address~7_combout ,
\D0|imageRAM_address~6_combout ,\D0|imageRAM_address~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated|ALTSYNCRAM";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC0D1745F2C4F82643D0000000000000000000000000000000000000000000000EC8E3ECDB3F4FE3F8FE3F8F92C4340000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "0000000000000000014843D4FD3F4FE3F4FD3F8FD3F8FD3F8CE0A800000000000000000000000000000000128FD3F8FD370861D02308C2308C843E0FE1080000000000000000000000000000000036CFD3606C014000000000000000001BCC90540000000000000000000000000000000033CFD1F800000000000000000000000200C00000000000000000000000000000000000158FD31400000000000000000000000000000000000000000000000000000000000000008B23F0AC0480000000000000000000000000000000000000000000000000000000000004733CFD374761785E1D8C12980C0000000000000000000000000000000000000000000001";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "1CFD3F4FD3F4FD3F4FD3F41F000000000000000000000000000000000000000000002120FD3F4FD3F4FD3ECF9378120000000000000000000000000000000000000000000883F8FD3F4D02205F090000000000000000000000000000000000000000000000000F4F13F8D81580A00000000000000000000000000000000000000000000000000000002E4FD33C3900000000000000000000000000000000000000000000000000000000000036CFD1F8000000000000000000000000000000000000000000000000000000000000002ECFD1F80000000000000C8530000000000000000000000000000000000000000000001A8FD22800000000001C2ACC2030";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000014C23D89B23CBC2F0F13F4FD27C000000000000000000000000000000000000000000000693E4FD3F4FE3F4FD3F8FB12C00000000000000000000000000000000000000000000000194E3000D926C741743400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: DSP_X32_Y37_N0
cyclonev_mac \D0|Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout }),
	.ay({\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a17 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a16 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a15 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a14 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a13 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a12 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a11 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a10 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9~portbdataout ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8~portbdataout ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a7 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a6 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a5 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a4 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a3 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a2 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a1 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult0~477 .accumulate_clock = "none";
defparam \D0|Mult0~477 .ax_clock = "none";
defparam \D0|Mult0~477 .ax_width = 18;
defparam \D0|Mult0~477 .ay_scan_in_clock = "0";
defparam \D0|Mult0~477 .ay_scan_in_width = 18;
defparam \D0|Mult0~477 .ay_use_scan_in = "false";
defparam \D0|Mult0~477 .az_clock = "none";
defparam \D0|Mult0~477 .bx_clock = "none";
defparam \D0|Mult0~477 .by_clock = "none";
defparam \D0|Mult0~477 .by_use_scan_in = "false";
defparam \D0|Mult0~477 .bz_clock = "none";
defparam \D0|Mult0~477 .coef_a_0 = 0;
defparam \D0|Mult0~477 .coef_a_1 = 0;
defparam \D0|Mult0~477 .coef_a_2 = 0;
defparam \D0|Mult0~477 .coef_a_3 = 0;
defparam \D0|Mult0~477 .coef_a_4 = 0;
defparam \D0|Mult0~477 .coef_a_5 = 0;
defparam \D0|Mult0~477 .coef_a_6 = 0;
defparam \D0|Mult0~477 .coef_a_7 = 0;
defparam \D0|Mult0~477 .coef_b_0 = 0;
defparam \D0|Mult0~477 .coef_b_1 = 0;
defparam \D0|Mult0~477 .coef_b_2 = 0;
defparam \D0|Mult0~477 .coef_b_3 = 0;
defparam \D0|Mult0~477 .coef_b_4 = 0;
defparam \D0|Mult0~477 .coef_b_5 = 0;
defparam \D0|Mult0~477 .coef_b_6 = 0;
defparam \D0|Mult0~477 .coef_b_7 = 0;
defparam \D0|Mult0~477 .coef_sel_a_clock = "none";
defparam \D0|Mult0~477 .coef_sel_b_clock = "none";
defparam \D0|Mult0~477 .delay_scan_out_ay = "false";
defparam \D0|Mult0~477 .delay_scan_out_by = "false";
defparam \D0|Mult0~477 .enable_double_accum = "false";
defparam \D0|Mult0~477 .load_const_clock = "none";
defparam \D0|Mult0~477 .load_const_value = 0;
defparam \D0|Mult0~477 .mode_sub_location = 0;
defparam \D0|Mult0~477 .negate_clock = "none";
defparam \D0|Mult0~477 .operand_source_max = "input";
defparam \D0|Mult0~477 .operand_source_may = "input";
defparam \D0|Mult0~477 .operand_source_mbx = "input";
defparam \D0|Mult0~477 .operand_source_mby = "input";
defparam \D0|Mult0~477 .operation_mode = "m18x18_full";
defparam \D0|Mult0~477 .output_clock = "none";
defparam \D0|Mult0~477 .preadder_subtract_a = "false";
defparam \D0|Mult0~477 .preadder_subtract_b = "false";
defparam \D0|Mult0~477 .result_a_width = 64;
defparam \D0|Mult0~477 .signed_max = "false";
defparam \D0|Mult0~477 .signed_may = "false";
defparam \D0|Mult0~477 .signed_mbx = "false";
defparam \D0|Mult0~477 .signed_mby = "false";
defparam \D0|Mult0~477 .sub_clock = "none";
defparam \D0|Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
cyclonev_lcell_comb \D0|Mult0~1276 (
// Equation(s):
// \D0|Mult0~1276_sumout  = SUM(( !\D0|tempResultRAM_1 [-34] $ (!\D0|Mult0~477_resulta ) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult0~1277  = CARRY(( !\D0|tempResultRAM_1 [-34] $ (!\D0|Mult0~477_resulta ) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult0~1278  = SHARE((\D0|tempResultRAM_1 [-34] & \D0|Mult0~477_resulta ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-34]),
	.datad(!\D0|Mult0~477_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Mult0~1276_sumout ),
	.cout(\D0|Mult0~1277 ),
	.shareout(\D0|Mult0~1278 ));
// synopsys translate_off
defparam \D0|Mult0~1276 .extended_lut = "off";
defparam \D0|Mult0~1276 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1276 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
cyclonev_lcell_comb \D0|tempResultRAM_1[12]~1 (
// Equation(s):
// \D0|tempResultRAM_1[12]~1_combout  = ( \D0|maxCalculation~q  & ( \C0|current_state.load_firstResultRAM~q  ) ) # ( !\D0|maxCalculation~q  & ( \C0|current_state.load_firstResultRAM~q  & ( (!\KEY[0]~input_o ) # (\D0|increment~q ) ) ) ) # ( 
// \D0|maxCalculation~q  & ( !\C0|current_state.load_firstResultRAM~q  ) ) # ( !\D0|maxCalculation~q  & ( !\C0|current_state.load_firstResultRAM~q  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|increment~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|maxCalculation~q ),
	.dataf(!\C0|current_state.load_firstResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1[12]~1 .extended_lut = "off";
defparam \D0|tempResultRAM_1[12]~1 .lut_mask = 64'hFFFFFFFFBBBBFFFF;
defparam \D0|tempResultRAM_1[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N27
cyclonev_lcell_comb \D0|layer1_weight_address~3 (
// Equation(s):
// \D0|layer1_weight_address~3_combout  = ( !\C0|current_state.load_firstResultRAM~q  & ( \C0|current_state.startOver~q  ) )

	.dataa(!\C0|current_state.startOver~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_firstResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|layer1_weight_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|layer1_weight_address~3 .extended_lut = "off";
defparam \D0|layer1_weight_address~3 .lut_mask = 64'h5555555500000000;
defparam \D0|layer1_weight_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N45
cyclonev_lcell_comb \D0|tempResultRAM_1~4 (
// Equation(s):
// \D0|tempResultRAM_1~4_combout  = ( \C0|current_state.load_firstResultRAM~q  & ( (!\D0|increment~q  & !\D0|maxCalculation~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|increment~q ),
	.datad(!\D0|maxCalculation~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_firstResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1~4 .extended_lut = "off";
defparam \D0|tempResultRAM_1~4 .lut_mask = 64'h00000000F000F000;
defparam \D0|tempResultRAM_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N36
cyclonev_lcell_comb \D0|tempResultRAM_Output~6 (
// Equation(s):
// \D0|tempResultRAM_Output~6_combout  = ( \D0|maxCalculation_wait~q  & ( !\D0|increment~q  ) ) # ( !\D0|maxCalculation_wait~q  & ( (!\D0|increment~q  & \D0|increment_address~q ) ) )

	.dataa(gnd),
	.datab(!\D0|increment~q ),
	.datac(!\D0|increment_address~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output~6 .extended_lut = "off";
defparam \D0|tempResultRAM_Output~6 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \D0|tempResultRAM_Output~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N54
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a210 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a210 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a146~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout  & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout  & 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout  & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N39
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a211 ))))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a211 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a147~portadataout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a179~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h3305330A33AF330A;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],
\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 1023;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .mem_init4 = "003FF00000FFC00FFC00FFC00003FFFFC00003FFFFC00003FF003FFFFC00FFC00003FFFFC0000000003FFFFC00FFC00FFFFF00000003FFFFFFFFFFFFFFFFF0000000000FFFFFFFFFF003FFFFFFF0000000000FFC00FFC00FFFFF00000FFC0000000FFC00FFC00FFFFFFFFFF00000FFFFFFFFFFFFC00003FF003FF00000FFFFFFFC000000000000FFC0000000FFC00FFFFF00000FFFFF0000000000003FF003FFFFC00003FF0000000000FFC0000000FFFFF00000003FFFFFFFFFFFF003FF00000003FF003FF003FFFFC00FFFFF003FFFFFFF003FFFFC00FFFFFFFC00FFC00FFFFF0000000000003FFFFFFFFFC00000000000000000FFC0000000003FFFFFFFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .mem_init3 = "FFFFFC0000000FFC0000000003FFFFC00FFFFF003FF003FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFC00FFC0000000FFC00FFC00FFFFFFFFFFFFC00003FF0000000000FFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFF003FFFFC00FFC0000000003FF00000003FFFFFFFFFFFFFFFFFFFC00FFFFFFFFFF00000FFFFFFFC00003FF003FF003FF00000003FFFFFFFFFFFFFFFFFFFFFFFFC00FFC00FFC00003FFFFC0000000003FF003FF00000FFFFFFFFFFFFFFFFFFFFFFFFF003FF00000003FF0000000000003FFFFC00FFC00003FFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFF003FFFFFFF003FFFFFFFFFFFF003FFFFFFFFFFFFFFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .mem_init2 = "FFFC00003FFFFFFF00000FFC00FFC00FFC00FFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFF003FF003FF003FF003FF003FFFFC000000000000FFFFFFFFFF00000FFFFFFFFFFFFC00FFC00003FF00000FFFFF00000FFFFF003FFFFFFF000000000000000003FF0000000000003FF00000003FF00000FFC00FFC00003FFFFC00FFC00000000000000000000000000000000000000000000000FFC00FFC00FFFFF00000000000000000000003FFFFC00000000000000000FFC0000000000000000000000FFFFF000000000000000FFFFFFFFFFFFC00000000000000000FFC00FFFFF003FF003FFFFC00FFC000000000000FFFFFFFC0000000FFFFF00000FFFFFFFC00F";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .mem_init1 = "FFFF00000FFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFF0000000000003FF00000FFFFF003FF00000003FFFFFFF00000FFFFF003FF003FF003FFFFFFF003FF003FF003FFFFFFF00000FFFFFFFFFF00000FFC0000000FFFFF00000FFC00FFC00FFC0000000FFC00003FF0000000000FFC00FFFFFFFFFF003FF0000000000FFC00FFC00000000000000000003FFFFFFFFFC00FFC00FFFFF003FFFFC00003FFFFFFF00000FFFFFFFFFFFFC00FFFFFFFFFF003FFFFC00FFFFFFFFFF003FFFFC00FFC00FFFFF000000000000000FFFFFFFC0000000003FFFFFFF00000FFC00FFFFF003FFFFFFFFFC00FFC0000000FFFFF00000003FF00000003FFFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212 .mem_init0 = "FFFFC00FFFFFFFFFF00000003FFFFFFFFFC00FFFFF00000003FF00000FFC00003FF0000000000003FF003FFFFFFFFFFFFFFC00FFFFFFFC00003FFFFC00003FF003FFFFFFF00000FFFFF0000000000000000000000000003FFFFC00FFC0000000FFC00003FFFFC00FFFFFFFC000000000000000000000000000FFFFFFFFFF00000FFFFFFFC00003FFFFFFFFFFFFFFFFF00000FFC000000000000FFC00003FFFFFFFFFC00FFC00FFC00003FFFFFFF00000FFC00FFFFFFFC00FFC00000000000000000003FF00000003FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFF000000000000000FFC00FFFFF003FFFFC00FFFFF003FF00000FFC00FFC00FFFFFFFC00";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout  & !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N18
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212~portadataout ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a212~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a148~portadataout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h01AB04AE45EF04AE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N48
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout  & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout  & \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N57
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a213 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a213 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a149~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a181~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout  & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout  & 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout  & !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout  & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a214 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a214 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a150~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a182~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N3
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N39
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a215  & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a151~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a215 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h11050500BBAFAFAA;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a216 )))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a152~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a216 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a184~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h0027000AFF27FF0A;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N42
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N18
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a217 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a217 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a153~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a185~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122~portadataout )) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26~portadataout ) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122~portadataout )) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26~portadataout ) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0 .lut_mask = 64'h222205AF777705AF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186~portadataout ))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a218  & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout ),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a218 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a154~portadataout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a186~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h4447474477474744;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout ))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187~portadataout )))))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout )))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a219 )))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a155~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a219 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h0027000AFF27FF0A;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N24
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a220 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a220 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a156~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a188~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N30
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N33
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a221 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a221 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a157~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a189~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\D0|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],
\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 1023;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 10;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .mem_init4 = "000030000000C0000C0000C000000300C000000300C00000030000300C0000C000000300C00000000000300C0000C0000C03000000000300C0300C0300C03000000000000C0300C030000300C03000000000000C0000C0000C030000000C000000000C0000C0000C0300C030000000C0300C0300C0000003000030000000C0300C00000000000000C000000000C0000C030000000C030000000000000030000300C0000003000000000000C000000000C03000000000300C0300C03000030000000003000030000300C0000C030000300C030000300C0000C0300C0000C0000C0300000000000000300C0300C0000000000000000000C00000000000300C0300";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .mem_init3 = "C0300C000000000C00000000000300C0000C03000030000300C0300C0300C0000C0300C0300C0300000000000000300C0300C0300C0000C000000000C0000C0000C0300C0300C0000003000000000000C0300C0300C0300C030000300C0300C030000300C0000C000000000003000000000300C0300C0300C0300C0000C0300C030000000C0300C00000030000300003000000000300C0300C0300C0300C0300C0000C0000C000000300C000000000003000030000000C0300C0300C0300C0300C0300003000000000300000000000000300C0000C000000300C0300C0300C0300C0000C0300C0300C030000300C030000300C0300C030000300C0300C0300C0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .mem_init2 = "300C000000300C030000000C0000C0000C0000C0300C0300C030000000C0300C0300C03000030000300003000030000300C00000000000000C0300C030000000C0300C0300C0000C00000030000000C030000000C030000300C030000000000000000000300000000000000300000000030000000C0000C000000300C0000C0000000000000000000000000000000000000000000000000C0000C0000C03000000000000000000000000300C0000000000000000000C000000000000000000000000C0300000000000000000C0300C0300C0000000000000000000C0000C03000030000300C0000C00000000000000C0300C000000000C030000000C0300C000";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .mem_init1 = "0C030000000C00000000000300C0300C0300C0300C0300C0300C0000C030000000000000030000000C0300003000000000300C030000000C0300003000030000300C0300003000030000300C030000000C0300C030000000C000000000C030000000C0000C0000C000000000C0000003000000000000C0000C0300C0300003000000000000C0000C000000000000000000000300C0300C0000C0000C030000300C000000300C030000000C0300C0300C0000C0300C030000300C0000C0300C030000300C0000C0000C0300000000000000000C0300C00000000000300C030000000C0000C030000300C0300C0000C000000000C030000000003000000000300C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222 .mem_init0 = "0300C0000C0300C03000000000300C0300C0000C0300000000030000000C00000030000000000000030000300C0300C0300C0000C0300C000000300C00000030000300C030000000C0300000000000000000000000000000300C0000C000000000C000000300C0000C0300C00000000000000000000000000000C0300C030000000C0300C000000300C0300C0300C030000000C00000000000000C000000300C0300C0000C0000C000000300C030000000C0000C0300C0000C0000000000000000000003000000000300C0300C0300C0300C030000000C0300C0300C0300000000000000000C0000C030000300C0000C03000030000000C0000C0000C0300C00";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N18
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N12
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222~portadataout ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a222~portadataout ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a158~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a190~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode968w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .mem_init3 = "304053FBE75C7BD892418A7AC4C7C6E1F5852A856C182569C80BD16F4AD36A4FBA9A8ED57C42D7CE011ABFD07E687F0075FFF82FE17FC3C79FBC5F9EEF80DF86B00BD0AB041401C209813A0B9A0FD17B2076FFAE03D7B5A037DFB700EBE27D1EBF1FA017C63D00E7C0B81409CAB3F09D0117776EAC24CA4A96506FEC1DF06BC9DCBAA1EF4464BEBE709D0011D00087860005CC800080E89F687327FFFC079F3F997FFF72AFFFFE9EBFFF093FFF830CF3F475AB9C1A9A2104AFD20025C1000682A11020B1DD883980A70DCF91C214B474BA776F0894E8DAAAF526B566C6CD7DCB5F7F9BCCD45D887E3D015FF16B45DE17B8FBF9E5C997BD0047770205D88540CC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .mem_init2 = "16699A105485F611657BCAFE2A1F57F6D3DAFFFCBF3FF43FC5FDB8B0CE04C424A01C6CC29117006212400F9843EAB745AF97EC58DB4CFB732198FBB3774D47EDD6F09B9878FAFF6C2CFE81FFAF6560BB9732F57FFDBFDFFFAFFFBE7C6ED0EA057377C00107E8082A63011D752000549C041329C0C034BB4E0F6FF1FB79E8FEEDB3BFFC47617DFD8E1F9E2D33FD1EC814D7A1551248D49E4D5AB60661B0F4E12E0493DF5E408D9DF3EF09BE7FE82867FE102B3FC016ABF87B85FF9FFBE9F1FF8AFC16EC77E5EA7FFE0CE7FEA133FDEE1DE73C637AC378332A3035EF2A121FB48A4306E8A03D770C05A261C07D425B8BFC1D647FC6A197E745EB2A70089FB437E4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .mem_init1 = "F04F57F0A76982FF94E84482648BB54E85FFE2F657FBF197FFEDD95FFF67A340F10700384D4082219910023C9B0082DB30021D0F40045BFB4A76DFC61F79F7EBB33EF4BFDAC677EB07087D7AB8FFE28AE6350A33F05BEDDC0B4A662480C6117091FFC860316C12E91274B18B40235A7004964000079A000000900840B408FF10E01FF28E27FBED57785F513F60FFCFFCDF6FFF9FFE5FD976D871D62AC7F840C05FE00D46FC010D2F8172F10088582014E7880066CF0062C3297EC3688FB3F1C72F9B2ED423830683BD996FFFD6EFC9FB1E2FFEC1E0CB2AF9490026B19E73771FD950E1F88116CF9A0A20BA012943800BD5FE0122F3E01912B4015CF8B1364366";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159 .mem_init0 = "01E228705F096F430814717561BFE14417E45D81863CBE8AC6E035BDF5F1C7EB69207399F8A4406714EB704955751676177F7B8337059660FED5A40BD5C81095DB8D71F0EF8E1ECBABC3E324543777C3E2E678A932C002F06C682E0467E1E1E58F9C9F3FFFEAF21FFF3EFFFFA3F3FD406EC3600FD2EC03FE3F803FF59C0DE1A62060287EAAE54297496D613AA8ACDCFA9249053CC73518B2CBD8071EB86EFCC7DFD4D15E725C1F8A67C2D9F7539F8FF124F5FFF77BDA3DCAFC00F95FC017E47E80F603A607F81268F300BB8EF031798F27FD7B477F3BCC57EBE5B83EEBCCBE95621109BC0FBD1046CB833E36D092CE0BA903529B82EAD7741F2F0FC4BDC07E8A";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode935w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "3AC030DE7A00313C002AF34C037D250875A99807574400F107580E83FE41E05E387E845817F80DD1BFA0701FF3043E5E1991F9E45697FC78B5A00A9CB60CE2D6378627B9082FE47847A89C5FB8FD3995472EAF89008898D98AF4ECA4A49627F97FB075E7DF8F88B57F206B05FB61830E2A890379D1A20ED7D8400972C60AA1906055DD1800588FF006597FC0B587FC1A713DC085B0CC9F7C03AEB3ECCFFEBF5F7EDA713B5675C02F8B2A8121D61BAF95A8A63E2FABE0792734626AF24BC8B532D91640053E68002E758000ED0B033BC2A1F293007FCA044FFF2825FFFCA73C7F69138BEB43F817707FB7357EA81907F0811E0F8FD14FDFFE6EA7FE47C2FD8882";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "A980256E000025C01438AC5A8981D6778A86975FB1A572E0A4ECE156B63D49EF4800593F1004319F602F4AFC74CE9F7BC35DF0FE193FFFC1577FF5D2E9B2CE5B756D6460C1F5EE841F72FC03AD4FDAFF8F7B3FECEE81EECDF8B8AD7F901DCBFE0148CFC05C8FFFFB304BFF643176C58F8BA8F72816BFAACE3331DF6411D9D4A5A06E5A24631B9BA108A3802F7FCB216A1800866FE0A3DB6307515B08EB12D51BCB330F7C658BED430E692250AE4CF8D37B6F31BB7BC62A26FB8C41FF2FB86FFABC897EE9D22F43F5405FFE8100D98EE00600C20022691486AC27A2CCD6434DE01E15FFB08221DDD79BBF945D1E6FA448FF49926EF00EA89CEBCFEF9C5EFEFFA7";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "BFC1E6ADFE3E7EFFAFFEA7E1FE19FC0F8DCEE0F5197C05E95F800CEBF80B7FBFC21B19F82FCD1FC0AB657E9A04F68604F9C81E3345AF92E7D0997E0DF88792302714DEE9C2FF7D40897EFC38259EA58A2B75EA787207541A07FAB304E9A1E6088470884500201020B8D1030B0C007D8CF00EF5DBC0FFF01E0FEE4B61DF60D0BF4ADC0F940791DFCE7A7FF028D57C00DC07C15760040F7552969FF4587849D447EED3BB72DA16C96B725F55F90C9B5EAA99FB8CCAED5C1C1BFA63547ED7B7901017E6006E76F010B6DF81D2F5FD8AB0BDF0BFB5FA899F3FF19C41127BC00012884002C98200FCB423FFB50BFFF64DFFF78BBDFDAD3870E6757B051FD19A8C1929";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "118F60BCD8978D809028B1030320000F2FA009680407FC7C00FCAF6078F0DA067FB6B136EF7E0F8733E7B80FE77E80E3BEE00159946009921F04B807F11580FF81702F9892A1CBFA8EC03C6A9FBD00E541D122D9F603B616B3904559FB9F4579E5BCEFD110121A0B1FAC221978127169DBF4595649B63C3516C247E7FD39B42DA3FEFFEE9F7FFF35FFFFDB4FECBE87F90454FE00403AA030099809001480301DF8360066A46407A116417E0FA4B121FF8A7C0585C480FF575A37FB8126BB6DF03CE6FE7C19BE8F8A7CE0074B926B2525AFA5D1627626F8A0C0BF3CB912D6AB8DB23CD3445B9D1894DAE498B050509FE1A746332AC08F33C2FFD338B48EF29C42";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode957w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "AF9397DF0BB4FFF6B1447C66F860109F230028FD888CE7F8F963ED1DE16EC1EEDF0017FEC890E5893F83EC2BF87E4F500FEABC00FECE807F39FA7FFFCF71BF90315DA6421F45A7BB132226F56717B37E2A8B5DB18083C07FB2FC0AA00CA9DA2FBF4BEEE4E4FD18FB0F80F601EA9FAC3AF72883F5EE407EF7159FBD44F1FA72FB9FE163C1E0C0E71E118682C020B91C796F41E00FD01E011C73F911BDBFF0C9060B8E0E1FC03E167DC7610E2D0338A2F91692350C2FF76B4C81ABDEADFB5D2FFFEFABFA3FE8A7104FD2D900F07F804603EC0413ED3028C202043A5DA111F20E7481E047C59B3FD835E5BF95D6877C60BCEFAC95FC7B143FFFE4446DF0F8F47EC4";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "260991893CA13E4289012E30DACE83F206B51F1EA3B7357DB51CE7794BDE1F5B4981FE32D41E98274BCF89BFBB899FE39FF6EC696E6E823A038065DB6E860A7559E3C1F3E5F32FBE079EB3E1D5FEFE4CDCD7E7C642EC707C9487C277C0F600090F878E02D2E22E17F822107ACD1AFB8EBA6F2B091ABC7F9376687CE3335D7340916F477AA1373E816C3EE94DE9F3DC15BC37F5AA2A6DE6A92B88C59EB3C57BE60FA7BFE1779FFF0986BFE9520FFCA980A8812B90024EFA0089C7702196CC4DE1BD6BEED4D3DEE5C1FC7A55466524361CFDF6B2DBC6FE54F13DFBB740ACCE61693297F4E20FD92013BE2C9FFFF72681FD7E01DD3FFBA95F3FD285EFFE80BF17FC";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "2FC07F9B3C05E4EF019DB3201DF8560347D5C3FE70DA11072DA190E4BE60DCD3B826C15EB2E253ADD5B74920270E2F5CD61CE51A4094A21E9AA5FBA6032DBF0EDE93AE0138321BB804612870258E204879B97D11FB23FAD1DC1F8BC15775C5BBC3F2756234FE1C705DBD7F7C2C0F6283B25F3677ADE528B555BC27F342EE0DEE8B280C021F3D909FAD378FC589C2FA25DEAF0AA0AADF3ADBBF32E9280F98B69D619B95BBD2F2B5BFB9541EEC03E03A09F700BA3E0025CF43013AB9011F06E40FC15801F98F60FEA0DCBFFB9EBBFFB8EFFFE48E7E016210000C005001BA2F820CE3FC02B43780191FFC3954F4FB943BFC8FD6466BECFE75EA869938A80253460B";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "4919E3D3AFE5B80593A528C0767BF01797A445D55CE4716F7D1F1D1443FF80807F0130AFF21630FFB1501FF500407FC0600FFC15003FA1A001E2110C1C0DE040013C1E003E423307812ABD9407FE45DF93E3ECD2713E16F086FD32A1FCC71F9605B05FDBEA5AFC07804F00A9C79E0B28787BC83700FFD3B91FE955C7B7C50D4DE5106B760803856EF05770394529542C9C05FD9FC1F5FA70FFB95F0FEDCFE1FDEFFC1B445FE1FA0FFC149D67E08075FF00149776138BFA38DE1913BC7999E36B7779052884AE15D0111DD75415366B8B25105E8F304FFDBA6C7F5A59FF971F83FDC2A91F467EBD28AFE38353FEB5E32FE39C3FBFF687FFD0245FE18F00FD0A98";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode917w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "EEC2D113B61ED3766CC367D0EAD2F28D84CE2233BF1696F0740FF1DE317245EDD82E3E296EDB3A374E29D79AB839D3603C9D389FF1EA3E72F5FA88D2B9ED70B7C85CE9B7937FFA7FCA6D044437D5606B88A2D1302002A77E08EF860714BFCA4927683CF851E3EFEB09F78CF443FCFAE5C74A1CB7ED3B1C7F56B1055AB2D66FE07490CA1D401A09E144421EF49AF71AEFDAD0062413C1EDF886809E64CF542EE7ECFC1363DEA86758A38BF16FE1A7AE4AE9CC2EB945FFCC17DE7D931DA4A10554EDC59ABBF8C50CDE3AE7EEDEFC2249C113EE4B37A9666B417467375A2F339068016D6138281DCF7DD2F41AE8275D98A94544506FF8FFFA9F4CEBB65E7CF63BFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "4C9A389E3DA20F425FCC6005BA800068749047CB6FE04166E9039F69BF309F88F34EFD9AC13717F4487E8EA97356F9CC0FBADE21FFD6181F76B0C8B631A48A2ED3400266FDC37D27EE86174947AF5CA002658087D557DB2881176A73EC7F0E0EDFF82D43FF1DBE0FE659E9BCA2B73F838998F842ACBF0345DB79EFBD0F16FD37B5E7B477447D107401E752003EC834879C80027AC60E2FDAE0237F5D209F5686B37DA7FC1E582EDCC6C29DE8D17C224552AF0E04322A6641C8F819D4769CF148FCE6480714905D548C25AFFDF3BCFF06770F7CA7F6F1F01F5C2F8C7CF8621F2E9759B9FDB4DC05C5A6100C2C8F83C476F0703EBF870B767E23FDDFF80B27BF09";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "D119F0FC28C3F8DF56A0614D3DDFA63FAAB042191DC81BCD7F44D93BA9D88C5573DBCCBED5DF0A4BC2406A20400C7201005218106C0A403D2D8B0FFD2C4097FF9A01E9BAF201552F80B26AFFD6E0FFFFFC6FFFFFE1AFFBB7284013F480037D4C00F66D009D0ED805F3662A10F6E6C4A057CF8922B6184564D75B12E8D743B62D1DAC0DC5D65F547D40300DF6409C01D03F871E08C004B406100F038800F4F5208D6B0F40420D7201F88B607D4DA70FD6000BFB4F823F2B30C7E269D6D81BBEFC2088FAD94E5C2047277F00AFD66000B8178B992C8EE25DC87D5934FCCE723C94D84A8A838EDF3B658F045AFAE06FA07C360CAB005826412F8B6F07FFFCE0EFFF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "3A01FFF0D1B9FEFB2733F529E80665FE03721FE03FD3FF1F271780BA33FFBCBDAFCA3E42DB02480C840B5AF04A50A683A38F20471AD9C906218A251FEED1852862036B6F30FD8F874E3111BE8900E47262888BD0F19C7E6E6FE30F54BF203ADBFC1761BF41A6F7597F3EDA1FE15403E1C4803968105F0DF43761FF59A0FFA4001F726E07F267507FEA3C0B302D3025EAF544F843DD0C9AEF9B4D634E07F8DBF398F2F9CD6C8C7DEF08FB8076436E0533B9B806644FB950AE1EB518A30079637E4AC236E4480DFC18E07AB0A61FD4B0E2FDA1010E352B13E2C04C050B8AB00D408D4DA60C0A755DCBC1F5B4460ABBBBB9B435A09BE1D09F9B50D6EDEBF5104E8D";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode946w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "0BC13D8000807D800903D8017FDFE85400B9A14F21FF6AEA29FA10D5CC5E655513DCDC33AD6ED8287E842440D336F217EA80E5D8FD3D670F5BFD4EBFC77B2578DFB9CD8F2BA971ADB36FAF7350B4798FAB1D05B9D3E719EF85208F00109648014B4499E02324BEC081DFDE43D5F798CDFFB2296B2B23F494A2E6BE8AA8F3F41F2203E031D3B28B9B28B3FE9B721D8CA6EC9FF523F1AC93FE0A1413C056C07E91F027BE7F1BFEBE9BCFB5CCC65C7E7751B5D1BC2EE96384DBBAF84330BB842C19E8E6B0FF0F5652E0FDABC71E55AE21F0AF500FD64644D52368020A4982FB46A4865E2F6C4F9F5379E6CE45C38C56C29189962890D40EDE0BEDED1C2428ECAB5A";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "BBAE74BFE9E2C6F5ED0B31B33581305709F9824B021ED32EBFE1B18BD4CE10BD4015D7BA305ADB132EF2A73F1C91313F8A6456BD0F4B41B31999C8CBD7D9A2D2A7BB048B637D6CB6FC023B5DCFE62CAFAF7BFAE33B0FE6441C6F31570A0F232AE1341FD9C3E5E907FC0FE93DE3F3749E0F4431F0807DB30C01C7B0A5EBFE0CA180F0EE3C4E0E7625C1FF522F179B11E0FC793E3F4ABFD3F4ABC99EEFB1790B69FD759C60607DBF89F66B9605E13646B58D58778194FDD7531C4832A88BB78C3EE8B8A5E048A984770F1BD1D0D8317C07509B80F665F03BF60F0FFF51B9FFF9E09F6DEE1080FA87807A05FA0037A584044DF5F787C79F7C5077B7BFCD01DB5ED6";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "4583CEAC55DAFB724F7991B4BF616BFF13E8009EDF6641606AAF3F07FA8BA0365BEC42FB3DA024EE7A01D6C9611F9C7BC1B33DDE1CC16488E4E345FDEDCDDB4C3C27888155F08B135F02879BF0B4B6FF1FC14BF27F49FE1FD72FE171958F14152301FC540C6D828C94C35FF445E2C36CEA93BD8B12F477574C87EBB2EB7C01F603E80E401F07DA12E075412C1B1C17C001CEF409E97C478F97F17E08FF5F139EF4F547D374BA892E4232F26005BC480F0C3C35D764495E6F60167FDB12A9BD6FBEF6A5FA5C1077DB428A54B825920CC9269F61A050C0817E89336188EED16EFBF8D74673A0A000CFD2E0148A30039B26D23AB2ACA3F91F5C3FF25C327BF7527C";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "7B8E67BB5D495BBAFC0E7C87FF743007FF8728FFF04F8FFC0FF4F416504F016B7514115D82454C37E5FCB11BF838952F5C4920497F9F8387E6BDA841632BE688D9FD64A1FFF991EDF84B036F523D33D81A25EEDF60DB78B7D7A68DFE3D2809F9A488CB5FB01D259607B8EFF1FF99F03CC1A947D4A0C07C62401D55BF41E7D5899FF15027FE6A027BC31637BB69263B997650667C18228C8DA6231A3612001D4B4C265483002B7410C2D398019EAAC002005A108644FFC71CBFFD2051FFD0F4A0FE6F91C56B0D381DF7E801D07F50BE4DD8FFD61BFFEC3C9D7BC55003917CC814A4CE000E43F0006259F069EAE8EBC9A000A82CDB2EB0B283B3084652D78BA7F8";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N39
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout  = ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout  & 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( 
// (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0])) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout )) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\weightRAM_1|layer1_ram_rtl_0|auto_generated|rden_decode|w_anode979w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\D0|layer1_weight_address [12],\D0|layer1_weight_address [11],\D0|layer1_weight_address [10],\D0|layer1_weight_address [9],\D0|layer1_weight_address [8],\D0|layer1_weight_address [7],\D0|layer1_weight_address [6],\D0|layer1_weight_address [5],\D0|layer1_weight_address [4],
\D0|layer1_weight_address [3],\D0|layer1_weight_address [2],\D0|layer1_weight_address [1],\D0|layer1_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .init_file = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 50176;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .mem_init3 = "81B7EBEB0BF6DFFDCD3BE4D6CFF87EAAFF03FF3FF00BC49D0DBF83C083420AA973426B83B8005C18C20403DE026F98A017FFA712FF93813BF15DD2399AA393D0276352970E6B1C5CE85D6023EE146824F890142F4102FFF0C7CBDF81B7AFE4DBF23E0FC7B9C549A4BE38877107ECCEDCEA582F8E661C5884B6401C298003755C807DE8540FD51FE5F79475FD9CE3DFE11FB3FD9C1EDDEB664AB9DBB7478807C50B88699451E79D5739D973CD05E2DC52749C1581C6386176048482F0082C088A84C7C40032D060944AC789262C7D0037C7DD13B12BC0FDB77E3F353CFFFB6D0FFF17B0FFF33B0FACE9B01035BB0002B1B408EF5EC6041DB2211407C09F6A71F3";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .mem_init2 = "882E9A323B13676C187A1FCA70754EDEB12133B9B5F87F8409A9E98F35298228C5B0C15D9A0DDFEB60F935520FADE180FD0E823E01A007F85885BE12CACFF4DBD47D2C2E07F502F041C0466C79026F67AC2F5EADF3C7184674DDAA4F816BD27DB204A85B42EE141B69BB90D1D7439000CD640009DB51409C69CF237CFCABF497AFFFD8FFFFF62E1FFF5FCDFEFAFF065FA1D9203C981A03B0C100257F71E1933EBA0192F32048BEC00BC78000838000617C0006A86EBD67E3FFF1D708FEDB5703A9287153E1121E961961DA8D6BB0EF7AA818FE0B53CC167FFF51B5FFFEAB7FFFCFB720197E3C0191838012BC18068DC1017A280095A9E02DD8BE0201B821A139";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .mem_init1 = "A146DF61A403E099003E065BBB452FFFF7468FFFCB2DFFD35A6FFF25E07340AF448058B6E168A7AF194EE1E3F0B81EC2AD53C3FB9B600800028BF806F15F71DCF8FFC95E3FEE81F5F0E7181F671B85D53CB83FC293033D33A8156965803F6F9809F86950FF87780FF0688911F22C00021183002F4A1A4596D5FC1F7F2FC3EC8CDA57F726914D8076C714F85F2D33A6844347B135BDF6AEA752BF303046DC1226B779440FDF051007757081FB5DB013A5DF857807C04FE8FC0EF4BFF055D6DC007CB90003E2FFC07A77FE0715FFE479863F07AC0DE17DC07E8FB01FB7D39068BE5B0EB97188393988266C17EC7C013670B3C3E49EE83BA9BAA8E7B9A59FA7FEEF";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191 .mem_init0 = "733FF13EA3FBF267FC78ECC1217BE0130E646002289000038D04006A90C411642DC0799BF524372EE7F9BF7DBD2FFE8FFF3EF97C61FF9BF4EFE0FFC9FF3F8ECE8BF2D52CBDC178880B2FCB02B319841831E6250035AC08B5FDFFFBB7F7FCF94F95F2652B344BF667E001CDFFBCDFFFEC279FF477F6BC922781B04E0000034000008604000B4DFC0F0BFFE279EEC7BFF540F2EB620FFEB02FF98CEDFFA8CC47FC496917EF4FC03FB19A01F371949E99AAB69E010C17669FA9CB4CA3D83281E2DF381B975CA6903F86A21ACD01001EC8FC02FE97FC7F53CFC7F1C3F91F107FC1D475E376B98033E6FCA3FECB0E7BD3BBC78FD4FE7C335FC3952BF8482F2F062BBD";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
cyclonev_lcell_comb \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( !\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout ))))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159~portadataout )))) # (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191~portadataout )))) ) ) # ( 
// \weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & ((((\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout ))))) # 
// (\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2] & (!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0] & (\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a223 ))) ) )

	.dataa(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a223 ),
	.datad(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a159~portadataout ),
	.datae(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout ),
	.datag(!\weightRAM_1|layer1_ram_rtl_0|auto_generated|ram_block1a191~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "on";
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h01230202CDEFCECE;
defparam \weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\img|writeImageB~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\img|writeImageB~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\img|imageRAM_addressB [9],\img|imageRAM_addressB [8],\img|imageRAM_addressB [7],\img|imageRAM_addressB [6],\img|imageRAM_addressB [5],\img|imageRAM_addressB [4],\img|imageRAM_addressB [3],\img|imageRAM_addressB [2],\img|imageRAM_addressB [1],\img|imageRAM_addressB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\D0|imageRAM_address~14_combout ,\D0|imageRAM_address~13_combout ,\D0|imageRAM_address~12_combout ,\D0|imageRAM_address~11_combout ,\D0|imageRAM_address~10_combout ,\D0|imageRAM_address~9_combout ,\D0|imageRAM_address~8_combout ,\D0|imageRAM_address~7_combout ,
\D0|imageRAM_address~6_combout ,\D0|imageRAM_address~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated|ALTSYNCRAM";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 10;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 784;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: DSP_X32_Y33_N0
cyclonev_mac \D0|Mult0~822 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout }),
	.ay({\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a30 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a29 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a28 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a27 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a26 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a25 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a24 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a23 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a22 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a21 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20~portbdataout ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a19 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a18 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult0~822_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult0~822 .accumulate_clock = "none";
defparam \D0|Mult0~822 .ax_clock = "none";
defparam \D0|Mult0~822 .ax_width = 18;
defparam \D0|Mult0~822 .ay_scan_in_clock = "0";
defparam \D0|Mult0~822 .ay_scan_in_width = 19;
defparam \D0|Mult0~822 .ay_use_scan_in = "false";
defparam \D0|Mult0~822 .az_clock = "none";
defparam \D0|Mult0~822 .bx_clock = "none";
defparam \D0|Mult0~822 .by_clock = "none";
defparam \D0|Mult0~822 .by_use_scan_in = "false";
defparam \D0|Mult0~822 .bz_clock = "none";
defparam \D0|Mult0~822 .coef_a_0 = 0;
defparam \D0|Mult0~822 .coef_a_1 = 0;
defparam \D0|Mult0~822 .coef_a_2 = 0;
defparam \D0|Mult0~822 .coef_a_3 = 0;
defparam \D0|Mult0~822 .coef_a_4 = 0;
defparam \D0|Mult0~822 .coef_a_5 = 0;
defparam \D0|Mult0~822 .coef_a_6 = 0;
defparam \D0|Mult0~822 .coef_a_7 = 0;
defparam \D0|Mult0~822 .coef_b_0 = 0;
defparam \D0|Mult0~822 .coef_b_1 = 0;
defparam \D0|Mult0~822 .coef_b_2 = 0;
defparam \D0|Mult0~822 .coef_b_3 = 0;
defparam \D0|Mult0~822 .coef_b_4 = 0;
defparam \D0|Mult0~822 .coef_b_5 = 0;
defparam \D0|Mult0~822 .coef_b_6 = 0;
defparam \D0|Mult0~822 .coef_b_7 = 0;
defparam \D0|Mult0~822 .coef_sel_a_clock = "none";
defparam \D0|Mult0~822 .coef_sel_b_clock = "none";
defparam \D0|Mult0~822 .delay_scan_out_ay = "false";
defparam \D0|Mult0~822 .delay_scan_out_by = "false";
defparam \D0|Mult0~822 .enable_double_accum = "false";
defparam \D0|Mult0~822 .load_const_clock = "none";
defparam \D0|Mult0~822 .load_const_value = 0;
defparam \D0|Mult0~822 .mode_sub_location = 0;
defparam \D0|Mult0~822 .negate_clock = "none";
defparam \D0|Mult0~822 .operand_source_max = "input";
defparam \D0|Mult0~822 .operand_source_may = "input";
defparam \D0|Mult0~822 .operand_source_mbx = "input";
defparam \D0|Mult0~822 .operand_source_mby = "input";
defparam \D0|Mult0~822 .operation_mode = "m18x18_full";
defparam \D0|Mult0~822 .output_clock = "none";
defparam \D0|Mult0~822 .preadder_subtract_a = "false";
defparam \D0|Mult0~822 .preadder_subtract_b = "false";
defparam \D0|Mult0~822 .result_a_width = 64;
defparam \D0|Mult0~822 .signed_max = "true";
defparam \D0|Mult0~822 .signed_may = "true";
defparam \D0|Mult0~822 .signed_mbx = "false";
defparam \D0|Mult0~822 .signed_mby = "false";
defparam \D0|Mult0~822 .sub_clock = "none";
defparam \D0|Mult0~822 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y35_N0
cyclonev_mac \D0|Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a31 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a30 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a29 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a28 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a27 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a26 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a25 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a24 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a23 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a22 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a21 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a20~portbdataout ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a19 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a18 }),
	.ay({\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ,
\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ,\weightRAM_1|layer1_ram_rtl_0|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout }),
	.by({\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a17 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a16 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a15 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a14 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a13 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a12 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a11 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a10 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9~portbdataout ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a8~portbdataout ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a7 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a6 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a5 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a4 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a3 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a2 ,\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a1 ,
\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult0~136 .accumulate_clock = "none";
defparam \D0|Mult0~136 .ax_clock = "0";
defparam \D0|Mult0~136 .ax_width = 18;
defparam \D0|Mult0~136 .ay_scan_in_clock = "none";
defparam \D0|Mult0~136 .ay_scan_in_width = 18;
defparam \D0|Mult0~136 .ay_use_scan_in = "false";
defparam \D0|Mult0~136 .az_clock = "none";
defparam \D0|Mult0~136 .bx_clock = "none";
defparam \D0|Mult0~136 .bx_width = 18;
defparam \D0|Mult0~136 .by_clock = "0";
defparam \D0|Mult0~136 .by_use_scan_in = "false";
defparam \D0|Mult0~136 .by_width = 18;
defparam \D0|Mult0~136 .bz_clock = "none";
defparam \D0|Mult0~136 .coef_a_0 = 0;
defparam \D0|Mult0~136 .coef_a_1 = 0;
defparam \D0|Mult0~136 .coef_a_2 = 0;
defparam \D0|Mult0~136 .coef_a_3 = 0;
defparam \D0|Mult0~136 .coef_a_4 = 0;
defparam \D0|Mult0~136 .coef_a_5 = 0;
defparam \D0|Mult0~136 .coef_a_6 = 0;
defparam \D0|Mult0~136 .coef_a_7 = 0;
defparam \D0|Mult0~136 .coef_b_0 = 0;
defparam \D0|Mult0~136 .coef_b_1 = 0;
defparam \D0|Mult0~136 .coef_b_2 = 0;
defparam \D0|Mult0~136 .coef_b_3 = 0;
defparam \D0|Mult0~136 .coef_b_4 = 0;
defparam \D0|Mult0~136 .coef_b_5 = 0;
defparam \D0|Mult0~136 .coef_b_6 = 0;
defparam \D0|Mult0~136 .coef_b_7 = 0;
defparam \D0|Mult0~136 .coef_sel_a_clock = "none";
defparam \D0|Mult0~136 .coef_sel_b_clock = "none";
defparam \D0|Mult0~136 .delay_scan_out_ay = "false";
defparam \D0|Mult0~136 .delay_scan_out_by = "false";
defparam \D0|Mult0~136 .enable_double_accum = "false";
defparam \D0|Mult0~136 .load_const_clock = "none";
defparam \D0|Mult0~136 .load_const_value = 0;
defparam \D0|Mult0~136 .mode_sub_location = 0;
defparam \D0|Mult0~136 .negate_clock = "none";
defparam \D0|Mult0~136 .operand_source_max = "input";
defparam \D0|Mult0~136 .operand_source_may = "input";
defparam \D0|Mult0~136 .operand_source_mbx = "input";
defparam \D0|Mult0~136 .operand_source_mby = "input";
defparam \D0|Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \D0|Mult0~136 .output_clock = "none";
defparam \D0|Mult0~136 .preadder_subtract_a = "false";
defparam \D0|Mult0~136 .preadder_subtract_b = "false";
defparam \D0|Mult0~136 .result_a_width = 64;
defparam \D0|Mult0~136 .signed_max = "true";
defparam \D0|Mult0~136 .signed_may = "false";
defparam \D0|Mult0~136 .signed_mbx = "true";
defparam \D0|Mult0~136 .signed_mby = "false";
defparam \D0|Mult0~136 .sub_clock = "none";
defparam \D0|Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N3
cyclonev_lcell_comb \D0|Mult0~1272 (
// Equation(s):
// \D0|Mult0~1272_sumout  = SUM(( !\D0|tempResultRAM_1 [-33] $ (!\D0|Mult0~478 ) ) + ( \D0|Mult0~1278  ) + ( \D0|Mult0~1277  ))
// \D0|Mult0~1273  = CARRY(( !\D0|tempResultRAM_1 [-33] $ (!\D0|Mult0~478 ) ) + ( \D0|Mult0~1278  ) + ( \D0|Mult0~1277  ))
// \D0|Mult0~1274  = SHARE((\D0|tempResultRAM_1 [-33] & \D0|Mult0~478 ))

	.dataa(!\D0|tempResultRAM_1 [-33]),
	.datab(gnd),
	.datac(!\D0|Mult0~478 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1277 ),
	.sharein(\D0|Mult0~1278 ),
	.combout(),
	.sumout(\D0|Mult0~1272_sumout ),
	.cout(\D0|Mult0~1273 ),
	.shareout(\D0|Mult0~1274 ));
// synopsys translate_off
defparam \D0|Mult0~1272 .extended_lut = "off";
defparam \D0|Mult0~1272 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult0~1272 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N6
cyclonev_lcell_comb \D0|Mult0~1268 (
// Equation(s):
// \D0|Mult0~1268_sumout  = SUM(( !\D0|tempResultRAM_1 [-32] $ (!\D0|Mult0~479 ) ) + ( \D0|Mult0~1274  ) + ( \D0|Mult0~1273  ))
// \D0|Mult0~1269  = CARRY(( !\D0|tempResultRAM_1 [-32] $ (!\D0|Mult0~479 ) ) + ( \D0|Mult0~1274  ) + ( \D0|Mult0~1273  ))
// \D0|Mult0~1270  = SHARE((\D0|tempResultRAM_1 [-32] & \D0|Mult0~479 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-32]),
	.datac(gnd),
	.datad(!\D0|Mult0~479 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1273 ),
	.sharein(\D0|Mult0~1274 ),
	.combout(),
	.sumout(\D0|Mult0~1268_sumout ),
	.cout(\D0|Mult0~1269 ),
	.shareout(\D0|Mult0~1270 ));
// synopsys translate_off
defparam \D0|Mult0~1268 .extended_lut = "off";
defparam \D0|Mult0~1268 .lut_mask = 64'h00000033000033CC;
defparam \D0|Mult0~1268 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N9
cyclonev_lcell_comb \D0|Mult0~1260 (
// Equation(s):
// \D0|Mult0~1260_sumout  = SUM(( !\D0|tempResultRAM_1 [-31] $ (!\D0|Mult0~480 ) ) + ( \D0|Mult0~1270  ) + ( \D0|Mult0~1269  ))
// \D0|Mult0~1261  = CARRY(( !\D0|tempResultRAM_1 [-31] $ (!\D0|Mult0~480 ) ) + ( \D0|Mult0~1270  ) + ( \D0|Mult0~1269  ))
// \D0|Mult0~1262  = SHARE((\D0|tempResultRAM_1 [-31] & \D0|Mult0~480 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-31]),
	.datad(!\D0|Mult0~480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1269 ),
	.sharein(\D0|Mult0~1270 ),
	.combout(),
	.sumout(\D0|Mult0~1260_sumout ),
	.cout(\D0|Mult0~1261 ),
	.shareout(\D0|Mult0~1262 ));
// synopsys translate_off
defparam \D0|Mult0~1260 .extended_lut = "off";
defparam \D0|Mult0~1260 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1260 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
cyclonev_lcell_comb \D0|Mult0~1252 (
// Equation(s):
// \D0|Mult0~1252_sumout  = SUM(( !\D0|Mult0~481  $ (!\D0|tempResultRAM_1 [-30]) ) + ( \D0|Mult0~1262  ) + ( \D0|Mult0~1261  ))
// \D0|Mult0~1253  = CARRY(( !\D0|Mult0~481  $ (!\D0|tempResultRAM_1 [-30]) ) + ( \D0|Mult0~1262  ) + ( \D0|Mult0~1261  ))
// \D0|Mult0~1254  = SHARE((\D0|Mult0~481  & \D0|tempResultRAM_1 [-30]))

	.dataa(gnd),
	.datab(!\D0|Mult0~481 ),
	.datac(!\D0|tempResultRAM_1 [-30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1261 ),
	.sharein(\D0|Mult0~1262 ),
	.combout(),
	.sumout(\D0|Mult0~1252_sumout ),
	.cout(\D0|Mult0~1253 ),
	.shareout(\D0|Mult0~1254 ));
// synopsys translate_off
defparam \D0|Mult0~1252 .extended_lut = "off";
defparam \D0|Mult0~1252 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult0~1252 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N15
cyclonev_lcell_comb \D0|Mult0~1244 (
// Equation(s):
// \D0|Mult0~1244_sumout  = SUM(( !\D0|tempResultRAM_1 [-29] $ (!\D0|Mult0~482 ) ) + ( \D0|Mult0~1254  ) + ( \D0|Mult0~1253  ))
// \D0|Mult0~1245  = CARRY(( !\D0|tempResultRAM_1 [-29] $ (!\D0|Mult0~482 ) ) + ( \D0|Mult0~1254  ) + ( \D0|Mult0~1253  ))
// \D0|Mult0~1246  = SHARE((\D0|tempResultRAM_1 [-29] & \D0|Mult0~482 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-29]),
	.datad(!\D0|Mult0~482 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1253 ),
	.sharein(\D0|Mult0~1254 ),
	.combout(),
	.sumout(\D0|Mult0~1244_sumout ),
	.cout(\D0|Mult0~1245 ),
	.shareout(\D0|Mult0~1246 ));
// synopsys translate_off
defparam \D0|Mult0~1244 .extended_lut = "off";
defparam \D0|Mult0~1244 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1244 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N18
cyclonev_lcell_comb \D0|Mult0~1236 (
// Equation(s):
// \D0|Mult0~1236_sumout  = SUM(( !\D0|tempResultRAM_1 [-28] $ (!\D0|Mult0~483 ) ) + ( \D0|Mult0~1246  ) + ( \D0|Mult0~1245  ))
// \D0|Mult0~1237  = CARRY(( !\D0|tempResultRAM_1 [-28] $ (!\D0|Mult0~483 ) ) + ( \D0|Mult0~1246  ) + ( \D0|Mult0~1245  ))
// \D0|Mult0~1238  = SHARE((\D0|tempResultRAM_1 [-28] & \D0|Mult0~483 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-28]),
	.datad(!\D0|Mult0~483 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1245 ),
	.sharein(\D0|Mult0~1246 ),
	.combout(),
	.sumout(\D0|Mult0~1236_sumout ),
	.cout(\D0|Mult0~1237 ),
	.shareout(\D0|Mult0~1238 ));
// synopsys translate_off
defparam \D0|Mult0~1236 .extended_lut = "off";
defparam \D0|Mult0~1236 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1236 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N21
cyclonev_lcell_comb \D0|Mult0~1228 (
// Equation(s):
// \D0|Mult0~1228_sumout  = SUM(( !\D0|tempResultRAM_1 [-27] $ (!\D0|Mult0~484 ) ) + ( \D0|Mult0~1238  ) + ( \D0|Mult0~1237  ))
// \D0|Mult0~1229  = CARRY(( !\D0|tempResultRAM_1 [-27] $ (!\D0|Mult0~484 ) ) + ( \D0|Mult0~1238  ) + ( \D0|Mult0~1237  ))
// \D0|Mult0~1230  = SHARE((\D0|tempResultRAM_1 [-27] & \D0|Mult0~484 ))

	.dataa(!\D0|tempResultRAM_1 [-27]),
	.datab(gnd),
	.datac(!\D0|Mult0~484 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1237 ),
	.sharein(\D0|Mult0~1238 ),
	.combout(),
	.sumout(\D0|Mult0~1228_sumout ),
	.cout(\D0|Mult0~1229 ),
	.shareout(\D0|Mult0~1230 ));
// synopsys translate_off
defparam \D0|Mult0~1228 .extended_lut = "off";
defparam \D0|Mult0~1228 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult0~1228 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N24
cyclonev_lcell_comb \D0|Mult0~1220 (
// Equation(s):
// \D0|Mult0~1220_sumout  = SUM(( !\D0|Mult0~485  $ (!\D0|tempResultRAM_1 [-26]) ) + ( \D0|Mult0~1230  ) + ( \D0|Mult0~1229  ))
// \D0|Mult0~1221  = CARRY(( !\D0|Mult0~485  $ (!\D0|tempResultRAM_1 [-26]) ) + ( \D0|Mult0~1230  ) + ( \D0|Mult0~1229  ))
// \D0|Mult0~1222  = SHARE((\D0|Mult0~485  & \D0|tempResultRAM_1 [-26]))

	.dataa(gnd),
	.datab(!\D0|Mult0~485 ),
	.datac(!\D0|tempResultRAM_1 [-26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1229 ),
	.sharein(\D0|Mult0~1230 ),
	.combout(),
	.sumout(\D0|Mult0~1220_sumout ),
	.cout(\D0|Mult0~1221 ),
	.shareout(\D0|Mult0~1222 ));
// synopsys translate_off
defparam \D0|Mult0~1220 .extended_lut = "off";
defparam \D0|Mult0~1220 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult0~1220 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N27
cyclonev_lcell_comb \D0|Mult0~1212 (
// Equation(s):
// \D0|Mult0~1212_sumout  = SUM(( !\D0|tempResultRAM_1 [-25] $ (!\D0|Mult0~486 ) ) + ( \D0|Mult0~1222  ) + ( \D0|Mult0~1221  ))
// \D0|Mult0~1213  = CARRY(( !\D0|tempResultRAM_1 [-25] $ (!\D0|Mult0~486 ) ) + ( \D0|Mult0~1222  ) + ( \D0|Mult0~1221  ))
// \D0|Mult0~1214  = SHARE((\D0|tempResultRAM_1 [-25] & \D0|Mult0~486 ))

	.dataa(!\D0|tempResultRAM_1 [-25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Mult0~486 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1221 ),
	.sharein(\D0|Mult0~1222 ),
	.combout(),
	.sumout(\D0|Mult0~1212_sumout ),
	.cout(\D0|Mult0~1213 ),
	.shareout(\D0|Mult0~1214 ));
// synopsys translate_off
defparam \D0|Mult0~1212 .extended_lut = "off";
defparam \D0|Mult0~1212 .lut_mask = 64'h00000055000055AA;
defparam \D0|Mult0~1212 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N30
cyclonev_lcell_comb \D0|Mult0~1204 (
// Equation(s):
// \D0|Mult0~1204_sumout  = SUM(( !\D0|tempResultRAM_1 [-24] $ (!\D0|Mult0~487 ) ) + ( \D0|Mult0~1214  ) + ( \D0|Mult0~1213  ))
// \D0|Mult0~1205  = CARRY(( !\D0|tempResultRAM_1 [-24] $ (!\D0|Mult0~487 ) ) + ( \D0|Mult0~1214  ) + ( \D0|Mult0~1213  ))
// \D0|Mult0~1206  = SHARE((\D0|tempResultRAM_1 [-24] & \D0|Mult0~487 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-24]),
	.datac(!\D0|Mult0~487 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1213 ),
	.sharein(\D0|Mult0~1214 ),
	.combout(),
	.sumout(\D0|Mult0~1204_sumout ),
	.cout(\D0|Mult0~1205 ),
	.shareout(\D0|Mult0~1206 ));
// synopsys translate_off
defparam \D0|Mult0~1204 .extended_lut = "off";
defparam \D0|Mult0~1204 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult0~1204 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N33
cyclonev_lcell_comb \D0|Mult0~1196 (
// Equation(s):
// \D0|Mult0~1196_sumout  = SUM(( !\D0|tempResultRAM_1 [-23] $ (!\D0|Mult0~488 ) ) + ( \D0|Mult0~1206  ) + ( \D0|Mult0~1205  ))
// \D0|Mult0~1197  = CARRY(( !\D0|tempResultRAM_1 [-23] $ (!\D0|Mult0~488 ) ) + ( \D0|Mult0~1206  ) + ( \D0|Mult0~1205  ))
// \D0|Mult0~1198  = SHARE((\D0|tempResultRAM_1 [-23] & \D0|Mult0~488 ))

	.dataa(!\D0|tempResultRAM_1 [-23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Mult0~488 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1205 ),
	.sharein(\D0|Mult0~1206 ),
	.combout(),
	.sumout(\D0|Mult0~1196_sumout ),
	.cout(\D0|Mult0~1197 ),
	.shareout(\D0|Mult0~1198 ));
// synopsys translate_off
defparam \D0|Mult0~1196 .extended_lut = "off";
defparam \D0|Mult0~1196 .lut_mask = 64'h00000055000055AA;
defparam \D0|Mult0~1196 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N36
cyclonev_lcell_comb \D0|Mult0~1188 (
// Equation(s):
// \D0|Mult0~1188_sumout  = SUM(( !\D0|Mult0~489  $ (!\D0|tempResultRAM_1 [-22]) ) + ( \D0|Mult0~1198  ) + ( \D0|Mult0~1197  ))
// \D0|Mult0~1189  = CARRY(( !\D0|Mult0~489  $ (!\D0|tempResultRAM_1 [-22]) ) + ( \D0|Mult0~1198  ) + ( \D0|Mult0~1197  ))
// \D0|Mult0~1190  = SHARE((\D0|Mult0~489  & \D0|tempResultRAM_1 [-22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Mult0~489 ),
	.datad(!\D0|tempResultRAM_1 [-22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1197 ),
	.sharein(\D0|Mult0~1198 ),
	.combout(),
	.sumout(\D0|Mult0~1188_sumout ),
	.cout(\D0|Mult0~1189 ),
	.shareout(\D0|Mult0~1190 ));
// synopsys translate_off
defparam \D0|Mult0~1188 .extended_lut = "off";
defparam \D0|Mult0~1188 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1188 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N39
cyclonev_lcell_comb \D0|Mult0~1180 (
// Equation(s):
// \D0|Mult0~1180_sumout  = SUM(( !\D0|Mult0~490  $ (!\D0|tempResultRAM_1 [-21]) ) + ( \D0|Mult0~1190  ) + ( \D0|Mult0~1189  ))
// \D0|Mult0~1181  = CARRY(( !\D0|Mult0~490  $ (!\D0|tempResultRAM_1 [-21]) ) + ( \D0|Mult0~1190  ) + ( \D0|Mult0~1189  ))
// \D0|Mult0~1182  = SHARE((\D0|Mult0~490  & \D0|tempResultRAM_1 [-21]))

	.dataa(!\D0|Mult0~490 ),
	.datab(!\D0|tempResultRAM_1 [-21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1189 ),
	.sharein(\D0|Mult0~1190 ),
	.combout(),
	.sumout(\D0|Mult0~1180_sumout ),
	.cout(\D0|Mult0~1181 ),
	.shareout(\D0|Mult0~1182 ));
// synopsys translate_off
defparam \D0|Mult0~1180 .extended_lut = "off";
defparam \D0|Mult0~1180 .lut_mask = 64'h0000111100006666;
defparam \D0|Mult0~1180 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N42
cyclonev_lcell_comb \D0|Mult0~1172 (
// Equation(s):
// \D0|Mult0~1172_sumout  = SUM(( !\D0|tempResultRAM_1 [-20] $ (!\D0|Mult0~491 ) ) + ( \D0|Mult0~1182  ) + ( \D0|Mult0~1181  ))
// \D0|Mult0~1173  = CARRY(( !\D0|tempResultRAM_1 [-20] $ (!\D0|Mult0~491 ) ) + ( \D0|Mult0~1182  ) + ( \D0|Mult0~1181  ))
// \D0|Mult0~1174  = SHARE((\D0|tempResultRAM_1 [-20] & \D0|Mult0~491 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-20]),
	.datac(!\D0|Mult0~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1181 ),
	.sharein(\D0|Mult0~1182 ),
	.combout(),
	.sumout(\D0|Mult0~1172_sumout ),
	.cout(\D0|Mult0~1173 ),
	.shareout(\D0|Mult0~1174 ));
// synopsys translate_off
defparam \D0|Mult0~1172 .extended_lut = "off";
defparam \D0|Mult0~1172 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult0~1172 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N45
cyclonev_lcell_comb \D0|Mult0~1164 (
// Equation(s):
// \D0|Mult0~1164_sumout  = SUM(( !\D0|tempResultRAM_1 [-19] $ (!\D0|Mult0~492 ) ) + ( \D0|Mult0~1174  ) + ( \D0|Mult0~1173  ))
// \D0|Mult0~1165  = CARRY(( !\D0|tempResultRAM_1 [-19] $ (!\D0|Mult0~492 ) ) + ( \D0|Mult0~1174  ) + ( \D0|Mult0~1173  ))
// \D0|Mult0~1166  = SHARE((\D0|tempResultRAM_1 [-19] & \D0|Mult0~492 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-19]),
	.datad(!\D0|Mult0~492 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1173 ),
	.sharein(\D0|Mult0~1174 ),
	.combout(),
	.sumout(\D0|Mult0~1164_sumout ),
	.cout(\D0|Mult0~1165 ),
	.shareout(\D0|Mult0~1166 ));
// synopsys translate_off
defparam \D0|Mult0~1164 .extended_lut = "off";
defparam \D0|Mult0~1164 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1164 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N48
cyclonev_lcell_comb \D0|Mult0~1156 (
// Equation(s):
// \D0|Mult0~1156_sumout  = SUM(( !\D0|tempResultRAM_1 [-18] $ (!\D0|Mult0~493 ) ) + ( \D0|Mult0~1166  ) + ( \D0|Mult0~1165  ))
// \D0|Mult0~1157  = CARRY(( !\D0|tempResultRAM_1 [-18] $ (!\D0|Mult0~493 ) ) + ( \D0|Mult0~1166  ) + ( \D0|Mult0~1165  ))
// \D0|Mult0~1158  = SHARE((\D0|tempResultRAM_1 [-18] & \D0|Mult0~493 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-18]),
	.datad(!\D0|Mult0~493 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1165 ),
	.sharein(\D0|Mult0~1166 ),
	.combout(),
	.sumout(\D0|Mult0~1156_sumout ),
	.cout(\D0|Mult0~1157 ),
	.shareout(\D0|Mult0~1158 ));
// synopsys translate_off
defparam \D0|Mult0~1156 .extended_lut = "off";
defparam \D0|Mult0~1156 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult0~1156 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N51
cyclonev_lcell_comb \D0|Mult0~57 (
// Equation(s):
// \D0|Mult0~57_sumout  = SUM(( !\D0|tempResultRAM_1 [-17] $ (!\D0|Mult0~494 ) ) + ( \D0|Mult0~1158  ) + ( \D0|Mult0~1157  ))
// \D0|Mult0~58  = CARRY(( !\D0|tempResultRAM_1 [-17] $ (!\D0|Mult0~494 ) ) + ( \D0|Mult0~1158  ) + ( \D0|Mult0~1157  ))
// \D0|Mult0~59  = SHARE((\D0|tempResultRAM_1 [-17] & \D0|Mult0~494 ))

	.dataa(!\D0|tempResultRAM_1 [-17]),
	.datab(gnd),
	.datac(!\D0|Mult0~494 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1157 ),
	.sharein(\D0|Mult0~1158 ),
	.combout(),
	.sumout(\D0|Mult0~57_sumout ),
	.cout(\D0|Mult0~58 ),
	.shareout(\D0|Mult0~59 ));
// synopsys translate_off
defparam \D0|Mult0~57 .extended_lut = "off";
defparam \D0|Mult0~57 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult0~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N54
cyclonev_lcell_comb \D0|Mult0~61 (
// Equation(s):
// \D0|Mult0~61_sumout  = SUM(( !\D0|tempResultRAM_1 [-16] $ (!\D0|Mult0~495  $ (\D0|Mult0~136_resulta )) ) + ( \D0|Mult0~59  ) + ( \D0|Mult0~58  ))
// \D0|Mult0~62  = CARRY(( !\D0|tempResultRAM_1 [-16] $ (!\D0|Mult0~495  $ (\D0|Mult0~136_resulta )) ) + ( \D0|Mult0~59  ) + ( \D0|Mult0~58  ))
// \D0|Mult0~63  = SHARE((!\D0|tempResultRAM_1 [-16] & (\D0|Mult0~495  & \D0|Mult0~136_resulta )) # (\D0|tempResultRAM_1 [-16] & ((\D0|Mult0~136_resulta ) # (\D0|Mult0~495 ))))

	.dataa(!\D0|tempResultRAM_1 [-16]),
	.datab(gnd),
	.datac(!\D0|Mult0~495 ),
	.datad(!\D0|Mult0~136_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~58 ),
	.sharein(\D0|Mult0~59 ),
	.combout(),
	.sumout(\D0|Mult0~61_sumout ),
	.cout(\D0|Mult0~62 ),
	.shareout(\D0|Mult0~63 ));
// synopsys translate_off
defparam \D0|Mult0~61 .extended_lut = "off";
defparam \D0|Mult0~61 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y36_N56
dffeas \D0|tempResultRAM_1[-16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N57
cyclonev_lcell_comb \D0|Mult0~65 (
// Equation(s):
// \D0|Mult0~65_sumout  = SUM(( !\D0|tempResultRAM_1 [-15] $ (!\D0|Mult0~496  $ (\D0|Mult0~137 )) ) + ( \D0|Mult0~63  ) + ( \D0|Mult0~62  ))
// \D0|Mult0~66  = CARRY(( !\D0|tempResultRAM_1 [-15] $ (!\D0|Mult0~496  $ (\D0|Mult0~137 )) ) + ( \D0|Mult0~63  ) + ( \D0|Mult0~62  ))
// \D0|Mult0~67  = SHARE((!\D0|tempResultRAM_1 [-15] & (\D0|Mult0~496  & \D0|Mult0~137 )) # (\D0|tempResultRAM_1 [-15] & ((\D0|Mult0~137 ) # (\D0|Mult0~496 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-15]),
	.datac(!\D0|Mult0~496 ),
	.datad(!\D0|Mult0~137 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~62 ),
	.sharein(\D0|Mult0~63 ),
	.combout(),
	.sumout(\D0|Mult0~65_sumout ),
	.cout(\D0|Mult0~66 ),
	.shareout(\D0|Mult0~67 ));
// synopsys translate_off
defparam \D0|Mult0~65 .extended_lut = "off";
defparam \D0|Mult0~65 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y36_N59
dffeas \D0|tempResultRAM_1[-15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N30
cyclonev_lcell_comb \D0|Mult0~69 (
// Equation(s):
// \D0|Mult0~69_sumout  = SUM(( !\D0|Mult0~138  $ (!\D0|Mult0~497  $ (\D0|tempResultRAM_1 [-14])) ) + ( \D0|Mult0~67  ) + ( \D0|Mult0~66  ))
// \D0|Mult0~70  = CARRY(( !\D0|Mult0~138  $ (!\D0|Mult0~497  $ (\D0|tempResultRAM_1 [-14])) ) + ( \D0|Mult0~67  ) + ( \D0|Mult0~66  ))
// \D0|Mult0~71  = SHARE((!\D0|Mult0~138  & (\D0|Mult0~497  & \D0|tempResultRAM_1 [-14])) # (\D0|Mult0~138  & ((\D0|tempResultRAM_1 [-14]) # (\D0|Mult0~497 ))))

	.dataa(gnd),
	.datab(!\D0|Mult0~138 ),
	.datac(!\D0|Mult0~497 ),
	.datad(!\D0|tempResultRAM_1 [-14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~66 ),
	.sharein(\D0|Mult0~67 ),
	.combout(),
	.sumout(\D0|Mult0~69_sumout ),
	.cout(\D0|Mult0~70 ),
	.shareout(\D0|Mult0~71 ));
// synopsys translate_off
defparam \D0|Mult0~69 .extended_lut = "off";
defparam \D0|Mult0~69 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N32
dffeas \D0|tempResultRAM_1[-14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N33
cyclonev_lcell_comb \D0|Mult0~73 (
// Equation(s):
// \D0|Mult0~73_sumout  = SUM(( !\D0|tempResultRAM_1 [-13] $ (!\D0|Mult0~139  $ (\D0|Mult0~498 )) ) + ( \D0|Mult0~71  ) + ( \D0|Mult0~70  ))
// \D0|Mult0~74  = CARRY(( !\D0|tempResultRAM_1 [-13] $ (!\D0|Mult0~139  $ (\D0|Mult0~498 )) ) + ( \D0|Mult0~71  ) + ( \D0|Mult0~70  ))
// \D0|Mult0~75  = SHARE((!\D0|tempResultRAM_1 [-13] & (\D0|Mult0~139  & \D0|Mult0~498 )) # (\D0|tempResultRAM_1 [-13] & ((\D0|Mult0~498 ) # (\D0|Mult0~139 ))))

	.dataa(!\D0|tempResultRAM_1 [-13]),
	.datab(gnd),
	.datac(!\D0|Mult0~139 ),
	.datad(!\D0|Mult0~498 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~70 ),
	.sharein(\D0|Mult0~71 ),
	.combout(),
	.sumout(\D0|Mult0~73_sumout ),
	.cout(\D0|Mult0~74 ),
	.shareout(\D0|Mult0~75 ));
// synopsys translate_off
defparam \D0|Mult0~73 .extended_lut = "off";
defparam \D0|Mult0~73 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N35
dffeas \D0|tempResultRAM_1[-13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N36
cyclonev_lcell_comb \D0|Mult0~77 (
// Equation(s):
// \D0|Mult0~77_sumout  = SUM(( !\D0|tempResultRAM_1 [-12] $ (!\D0|Mult0~140  $ (\D0|Mult0~499 )) ) + ( \D0|Mult0~75  ) + ( \D0|Mult0~74  ))
// \D0|Mult0~78  = CARRY(( !\D0|tempResultRAM_1 [-12] $ (!\D0|Mult0~140  $ (\D0|Mult0~499 )) ) + ( \D0|Mult0~75  ) + ( \D0|Mult0~74  ))
// \D0|Mult0~79  = SHARE((!\D0|tempResultRAM_1 [-12] & (\D0|Mult0~140  & \D0|Mult0~499 )) # (\D0|tempResultRAM_1 [-12] & ((\D0|Mult0~499 ) # (\D0|Mult0~140 ))))

	.dataa(!\D0|tempResultRAM_1 [-12]),
	.datab(gnd),
	.datac(!\D0|Mult0~140 ),
	.datad(!\D0|Mult0~499 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~74 ),
	.sharein(\D0|Mult0~75 ),
	.combout(),
	.sumout(\D0|Mult0~77_sumout ),
	.cout(\D0|Mult0~78 ),
	.shareout(\D0|Mult0~79 ));
// synopsys translate_off
defparam \D0|Mult0~77 .extended_lut = "off";
defparam \D0|Mult0~77 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N38
dffeas \D0|tempResultRAM_1[-12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N39
cyclonev_lcell_comb \D0|Mult0~81 (
// Equation(s):
// \D0|Mult0~81_sumout  = SUM(( !\D0|tempResultRAM_1 [-11] $ (!\D0|Mult0~141  $ (\D0|Mult0~500 )) ) + ( \D0|Mult0~79  ) + ( \D0|Mult0~78  ))
// \D0|Mult0~82  = CARRY(( !\D0|tempResultRAM_1 [-11] $ (!\D0|Mult0~141  $ (\D0|Mult0~500 )) ) + ( \D0|Mult0~79  ) + ( \D0|Mult0~78  ))
// \D0|Mult0~83  = SHARE((!\D0|tempResultRAM_1 [-11] & (\D0|Mult0~141  & \D0|Mult0~500 )) # (\D0|tempResultRAM_1 [-11] & ((\D0|Mult0~500 ) # (\D0|Mult0~141 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-11]),
	.datac(!\D0|Mult0~141 ),
	.datad(!\D0|Mult0~500 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~78 ),
	.sharein(\D0|Mult0~79 ),
	.combout(),
	.sumout(\D0|Mult0~81_sumout ),
	.cout(\D0|Mult0~82 ),
	.shareout(\D0|Mult0~83 ));
// synopsys translate_off
defparam \D0|Mult0~81 .extended_lut = "off";
defparam \D0|Mult0~81 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N41
dffeas \D0|tempResultRAM_1[-11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N42
cyclonev_lcell_comb \D0|Mult0~85 (
// Equation(s):
// \D0|Mult0~85_sumout  = SUM(( !\D0|tempResultRAM_1 [-10] $ (!\D0|Mult0~142  $ (\D0|Mult0~501 )) ) + ( \D0|Mult0~83  ) + ( \D0|Mult0~82  ))
// \D0|Mult0~86  = CARRY(( !\D0|tempResultRAM_1 [-10] $ (!\D0|Mult0~142  $ (\D0|Mult0~501 )) ) + ( \D0|Mult0~83  ) + ( \D0|Mult0~82  ))
// \D0|Mult0~87  = SHARE((!\D0|tempResultRAM_1 [-10] & (\D0|Mult0~142  & \D0|Mult0~501 )) # (\D0|tempResultRAM_1 [-10] & ((\D0|Mult0~501 ) # (\D0|Mult0~142 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-10]),
	.datac(!\D0|Mult0~142 ),
	.datad(!\D0|Mult0~501 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~82 ),
	.sharein(\D0|Mult0~83 ),
	.combout(),
	.sumout(\D0|Mult0~85_sumout ),
	.cout(\D0|Mult0~86 ),
	.shareout(\D0|Mult0~87 ));
// synopsys translate_off
defparam \D0|Mult0~85 .extended_lut = "off";
defparam \D0|Mult0~85 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N44
dffeas \D0|tempResultRAM_1[-10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N45
cyclonev_lcell_comb \D0|Mult0~89 (
// Equation(s):
// \D0|Mult0~89_sumout  = SUM(( !\D0|Mult0~502  $ (!\D0|Mult0~143  $ (\D0|tempResultRAM_1 [-9])) ) + ( \D0|Mult0~87  ) + ( \D0|Mult0~86  ))
// \D0|Mult0~90  = CARRY(( !\D0|Mult0~502  $ (!\D0|Mult0~143  $ (\D0|tempResultRAM_1 [-9])) ) + ( \D0|Mult0~87  ) + ( \D0|Mult0~86  ))
// \D0|Mult0~91  = SHARE((!\D0|Mult0~502  & (\D0|Mult0~143  & \D0|tempResultRAM_1 [-9])) # (\D0|Mult0~502  & ((\D0|tempResultRAM_1 [-9]) # (\D0|Mult0~143 ))))

	.dataa(!\D0|Mult0~502 ),
	.datab(gnd),
	.datac(!\D0|Mult0~143 ),
	.datad(!\D0|tempResultRAM_1 [-9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~86 ),
	.sharein(\D0|Mult0~87 ),
	.combout(),
	.sumout(\D0|Mult0~89_sumout ),
	.cout(\D0|Mult0~90 ),
	.shareout(\D0|Mult0~91 ));
// synopsys translate_off
defparam \D0|Mult0~89 .extended_lut = "off";
defparam \D0|Mult0~89 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N47
dffeas \D0|tempResultRAM_1[-9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N48
cyclonev_lcell_comb \D0|Mult0~93 (
// Equation(s):
// \D0|Mult0~93_sumout  = SUM(( !\D0|tempResultRAM_1 [-8] $ (!\D0|Mult0~503  $ (\D0|Mult0~144 )) ) + ( \D0|Mult0~91  ) + ( \D0|Mult0~90  ))
// \D0|Mult0~94  = CARRY(( !\D0|tempResultRAM_1 [-8] $ (!\D0|Mult0~503  $ (\D0|Mult0~144 )) ) + ( \D0|Mult0~91  ) + ( \D0|Mult0~90  ))
// \D0|Mult0~95  = SHARE((!\D0|tempResultRAM_1 [-8] & (\D0|Mult0~503  & \D0|Mult0~144 )) # (\D0|tempResultRAM_1 [-8] & ((\D0|Mult0~144 ) # (\D0|Mult0~503 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-8]),
	.datac(!\D0|Mult0~503 ),
	.datad(!\D0|Mult0~144 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~90 ),
	.sharein(\D0|Mult0~91 ),
	.combout(),
	.sumout(\D0|Mult0~93_sumout ),
	.cout(\D0|Mult0~94 ),
	.shareout(\D0|Mult0~95 ));
// synopsys translate_off
defparam \D0|Mult0~93 .extended_lut = "off";
defparam \D0|Mult0~93 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N50
dffeas \D0|tempResultRAM_1[-8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N51
cyclonev_lcell_comb \D0|Mult0~97 (
// Equation(s):
// \D0|Mult0~97_sumout  = SUM(( !\D0|tempResultRAM_1 [-7] $ (!\D0|Mult0~145  $ (\D0|Mult0~504 )) ) + ( \D0|Mult0~95  ) + ( \D0|Mult0~94  ))
// \D0|Mult0~98  = CARRY(( !\D0|tempResultRAM_1 [-7] $ (!\D0|Mult0~145  $ (\D0|Mult0~504 )) ) + ( \D0|Mult0~95  ) + ( \D0|Mult0~94  ))
// \D0|Mult0~99  = SHARE((!\D0|tempResultRAM_1 [-7] & (\D0|Mult0~145  & \D0|Mult0~504 )) # (\D0|tempResultRAM_1 [-7] & ((\D0|Mult0~504 ) # (\D0|Mult0~145 ))))

	.dataa(!\D0|tempResultRAM_1 [-7]),
	.datab(gnd),
	.datac(!\D0|Mult0~145 ),
	.datad(!\D0|Mult0~504 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~94 ),
	.sharein(\D0|Mult0~95 ),
	.combout(),
	.sumout(\D0|Mult0~97_sumout ),
	.cout(\D0|Mult0~98 ),
	.shareout(\D0|Mult0~99 ));
// synopsys translate_off
defparam \D0|Mult0~97 .extended_lut = "off";
defparam \D0|Mult0~97 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N53
dffeas \D0|tempResultRAM_1[-7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N54
cyclonev_lcell_comb \D0|Mult0~101 (
// Equation(s):
// \D0|Mult0~101_sumout  = SUM(( !\D0|tempResultRAM_1 [-6] $ (!\D0|Mult0~505  $ (\D0|Mult0~146 )) ) + ( \D0|Mult0~99  ) + ( \D0|Mult0~98  ))
// \D0|Mult0~102  = CARRY(( !\D0|tempResultRAM_1 [-6] $ (!\D0|Mult0~505  $ (\D0|Mult0~146 )) ) + ( \D0|Mult0~99  ) + ( \D0|Mult0~98  ))
// \D0|Mult0~103  = SHARE((!\D0|tempResultRAM_1 [-6] & (\D0|Mult0~505  & \D0|Mult0~146 )) # (\D0|tempResultRAM_1 [-6] & ((\D0|Mult0~146 ) # (\D0|Mult0~505 ))))

	.dataa(!\D0|tempResultRAM_1 [-6]),
	.datab(gnd),
	.datac(!\D0|Mult0~505 ),
	.datad(!\D0|Mult0~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~98 ),
	.sharein(\D0|Mult0~99 ),
	.combout(),
	.sumout(\D0|Mult0~101_sumout ),
	.cout(\D0|Mult0~102 ),
	.shareout(\D0|Mult0~103 ));
// synopsys translate_off
defparam \D0|Mult0~101 .extended_lut = "off";
defparam \D0|Mult0~101 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N56
dffeas \D0|tempResultRAM_1[-6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N57
cyclonev_lcell_comb \D0|Mult0~105 (
// Equation(s):
// \D0|Mult0~105_sumout  = SUM(( !\D0|tempResultRAM_1 [-5] $ (!\D0|Mult0~147  $ (\D0|Mult0~506 )) ) + ( \D0|Mult0~103  ) + ( \D0|Mult0~102  ))
// \D0|Mult0~106  = CARRY(( !\D0|tempResultRAM_1 [-5] $ (!\D0|Mult0~147  $ (\D0|Mult0~506 )) ) + ( \D0|Mult0~103  ) + ( \D0|Mult0~102  ))
// \D0|Mult0~107  = SHARE((!\D0|tempResultRAM_1 [-5] & (\D0|Mult0~147  & \D0|Mult0~506 )) # (\D0|tempResultRAM_1 [-5] & ((\D0|Mult0~506 ) # (\D0|Mult0~147 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-5]),
	.datac(!\D0|Mult0~147 ),
	.datad(!\D0|Mult0~506 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~102 ),
	.sharein(\D0|Mult0~103 ),
	.combout(),
	.sumout(\D0|Mult0~105_sumout ),
	.cout(\D0|Mult0~106 ),
	.shareout(\D0|Mult0~107 ));
// synopsys translate_off
defparam \D0|Mult0~105 .extended_lut = "off";
defparam \D0|Mult0~105 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y35_N59
dffeas \D0|tempResultRAM_1[-5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N30
cyclonev_lcell_comb \D0|Mult0~109 (
// Equation(s):
// \D0|Mult0~109_sumout  = SUM(( !\D0|tempResultRAM_1 [-4] $ (!\D0|Mult0~148  $ (\D0|Mult0~507 )) ) + ( \D0|Mult0~107  ) + ( \D0|Mult0~106  ))
// \D0|Mult0~110  = CARRY(( !\D0|tempResultRAM_1 [-4] $ (!\D0|Mult0~148  $ (\D0|Mult0~507 )) ) + ( \D0|Mult0~107  ) + ( \D0|Mult0~106  ))
// \D0|Mult0~111  = SHARE((!\D0|tempResultRAM_1 [-4] & (\D0|Mult0~148  & \D0|Mult0~507 )) # (\D0|tempResultRAM_1 [-4] & ((\D0|Mult0~507 ) # (\D0|Mult0~148 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-4]),
	.datac(!\D0|Mult0~148 ),
	.datad(!\D0|Mult0~507 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~106 ),
	.sharein(\D0|Mult0~107 ),
	.combout(),
	.sumout(\D0|Mult0~109_sumout ),
	.cout(\D0|Mult0~110 ),
	.shareout(\D0|Mult0~111 ));
// synopsys translate_off
defparam \D0|Mult0~109 .extended_lut = "off";
defparam \D0|Mult0~109 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N32
dffeas \D0|tempResultRAM_1[-4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N33
cyclonev_lcell_comb \D0|Mult0~113 (
// Equation(s):
// \D0|Mult0~113_sumout  = SUM(( !\D0|tempResultRAM_1 [-3] $ (!\D0|Mult0~508  $ (\D0|Mult0~149 )) ) + ( \D0|Mult0~111  ) + ( \D0|Mult0~110  ))
// \D0|Mult0~114  = CARRY(( !\D0|tempResultRAM_1 [-3] $ (!\D0|Mult0~508  $ (\D0|Mult0~149 )) ) + ( \D0|Mult0~111  ) + ( \D0|Mult0~110  ))
// \D0|Mult0~115  = SHARE((!\D0|tempResultRAM_1 [-3] & (\D0|Mult0~508  & \D0|Mult0~149 )) # (\D0|tempResultRAM_1 [-3] & ((\D0|Mult0~149 ) # (\D0|Mult0~508 ))))

	.dataa(!\D0|tempResultRAM_1 [-3]),
	.datab(gnd),
	.datac(!\D0|Mult0~508 ),
	.datad(!\D0|Mult0~149 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~110 ),
	.sharein(\D0|Mult0~111 ),
	.combout(),
	.sumout(\D0|Mult0~113_sumout ),
	.cout(\D0|Mult0~114 ),
	.shareout(\D0|Mult0~115 ));
// synopsys translate_off
defparam \D0|Mult0~113 .extended_lut = "off";
defparam \D0|Mult0~113 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N35
dffeas \D0|tempResultRAM_1[-3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N36
cyclonev_lcell_comb \D0|Mult0~117 (
// Equation(s):
// \D0|Mult0~117_sumout  = SUM(( !\D0|tempResultRAM_1 [-2] $ (!\D0|Mult0~509  $ (\D0|Mult0~150 )) ) + ( \D0|Mult0~115  ) + ( \D0|Mult0~114  ))
// \D0|Mult0~118  = CARRY(( !\D0|tempResultRAM_1 [-2] $ (!\D0|Mult0~509  $ (\D0|Mult0~150 )) ) + ( \D0|Mult0~115  ) + ( \D0|Mult0~114  ))
// \D0|Mult0~119  = SHARE((!\D0|tempResultRAM_1 [-2] & (\D0|Mult0~509  & \D0|Mult0~150 )) # (\D0|tempResultRAM_1 [-2] & ((\D0|Mult0~150 ) # (\D0|Mult0~509 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [-2]),
	.datac(!\D0|Mult0~509 ),
	.datad(!\D0|Mult0~150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~114 ),
	.sharein(\D0|Mult0~115 ),
	.combout(),
	.sumout(\D0|Mult0~117_sumout ),
	.cout(\D0|Mult0~118 ),
	.shareout(\D0|Mult0~119 ));
// synopsys translate_off
defparam \D0|Mult0~117 .extended_lut = "off";
defparam \D0|Mult0~117 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N38
dffeas \D0|tempResultRAM_1[-2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N39
cyclonev_lcell_comb \D0|Mult0~121 (
// Equation(s):
// \D0|Mult0~121_sumout  = SUM(( !\D0|Mult0~151  $ (!\D0|tempResultRAM_1 [-1] $ (\D0|Mult0~510 )) ) + ( \D0|Mult0~119  ) + ( \D0|Mult0~118  ))
// \D0|Mult0~122  = CARRY(( !\D0|Mult0~151  $ (!\D0|tempResultRAM_1 [-1] $ (\D0|Mult0~510 )) ) + ( \D0|Mult0~119  ) + ( \D0|Mult0~118  ))
// \D0|Mult0~123  = SHARE((!\D0|Mult0~151  & (\D0|tempResultRAM_1 [-1] & \D0|Mult0~510 )) # (\D0|Mult0~151  & ((\D0|Mult0~510 ) # (\D0|tempResultRAM_1 [-1]))))

	.dataa(!\D0|Mult0~151 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [-1]),
	.datad(!\D0|Mult0~510 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~118 ),
	.sharein(\D0|Mult0~119 ),
	.combout(),
	.sumout(\D0|Mult0~121_sumout ),
	.cout(\D0|Mult0~122 ),
	.shareout(\D0|Mult0~123 ));
// synopsys translate_off
defparam \D0|Mult0~121 .extended_lut = "off";
defparam \D0|Mult0~121 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N41
dffeas \D0|tempResultRAM_1[-1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N42
cyclonev_lcell_comb \D0|Mult0~125 (
// Equation(s):
// \D0|Mult0~125_sumout  = SUM(( !\D0|tempResultRAM_1 [0] $ (!\D0|Mult0~511  $ (\D0|Mult0~152 )) ) + ( \D0|Mult0~123  ) + ( \D0|Mult0~122  ))
// \D0|Mult0~126  = CARRY(( !\D0|tempResultRAM_1 [0] $ (!\D0|Mult0~511  $ (\D0|Mult0~152 )) ) + ( \D0|Mult0~123  ) + ( \D0|Mult0~122  ))
// \D0|Mult0~127  = SHARE((!\D0|tempResultRAM_1 [0] & (\D0|Mult0~511  & \D0|Mult0~152 )) # (\D0|tempResultRAM_1 [0] & ((\D0|Mult0~152 ) # (\D0|Mult0~511 ))))

	.dataa(!\D0|tempResultRAM_1 [0]),
	.datab(gnd),
	.datac(!\D0|Mult0~511 ),
	.datad(!\D0|Mult0~152 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~122 ),
	.sharein(\D0|Mult0~123 ),
	.combout(),
	.sumout(\D0|Mult0~125_sumout ),
	.cout(\D0|Mult0~126 ),
	.shareout(\D0|Mult0~127 ));
// synopsys translate_off
defparam \D0|Mult0~125 .extended_lut = "off";
defparam \D0|Mult0~125 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N44
dffeas \D0|tempResultRAM_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[0] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N45
cyclonev_lcell_comb \D0|Mult0~1 (
// Equation(s):
// \D0|Mult0~1_sumout  = SUM(( !\D0|tempResultRAM_1 [1] $ (!\D0|Mult0~153  $ (\D0|Mult0~512 )) ) + ( \D0|Mult0~127  ) + ( \D0|Mult0~126  ))
// \D0|Mult0~2  = CARRY(( !\D0|tempResultRAM_1 [1] $ (!\D0|Mult0~153  $ (\D0|Mult0~512 )) ) + ( \D0|Mult0~127  ) + ( \D0|Mult0~126  ))
// \D0|Mult0~3  = SHARE((!\D0|tempResultRAM_1 [1] & (\D0|Mult0~153  & \D0|Mult0~512 )) # (\D0|tempResultRAM_1 [1] & ((\D0|Mult0~512 ) # (\D0|Mult0~153 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [1]),
	.datac(!\D0|Mult0~153 ),
	.datad(!\D0|Mult0~512 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~126 ),
	.sharein(\D0|Mult0~127 ),
	.combout(),
	.sumout(\D0|Mult0~1_sumout ),
	.cout(\D0|Mult0~2 ),
	.shareout(\D0|Mult0~3 ));
// synopsys translate_off
defparam \D0|Mult0~1 .extended_lut = "off";
defparam \D0|Mult0~1 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N47
dffeas \D0|tempResultRAM_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N48
cyclonev_lcell_comb \D0|Mult0~5 (
// Equation(s):
// \D0|Mult0~5_sumout  = SUM(( !\D0|tempResultRAM_1 [2] $ (!\D0|Mult0~822_resulta  $ (\D0|Mult0~154 )) ) + ( \D0|Mult0~3  ) + ( \D0|Mult0~2  ))
// \D0|Mult0~6  = CARRY(( !\D0|tempResultRAM_1 [2] $ (!\D0|Mult0~822_resulta  $ (\D0|Mult0~154 )) ) + ( \D0|Mult0~3  ) + ( \D0|Mult0~2  ))
// \D0|Mult0~7  = SHARE((!\D0|tempResultRAM_1 [2] & (\D0|Mult0~822_resulta  & \D0|Mult0~154 )) # (\D0|tempResultRAM_1 [2] & ((\D0|Mult0~154 ) # (\D0|Mult0~822_resulta ))))

	.dataa(!\D0|tempResultRAM_1 [2]),
	.datab(gnd),
	.datac(!\D0|Mult0~822_resulta ),
	.datad(!\D0|Mult0~154 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~2 ),
	.sharein(\D0|Mult0~3 ),
	.combout(),
	.sumout(\D0|Mult0~5_sumout ),
	.cout(\D0|Mult0~6 ),
	.shareout(\D0|Mult0~7 ));
// synopsys translate_off
defparam \D0|Mult0~5 .extended_lut = "off";
defparam \D0|Mult0~5 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N50
dffeas \D0|tempResultRAM_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N51
cyclonev_lcell_comb \D0|Mult0~9 (
// Equation(s):
// \D0|Mult0~9_sumout  = SUM(( !\D0|tempResultRAM_1 [3] $ (!\D0|Mult0~155  $ (\D0|Mult0~823 )) ) + ( \D0|Mult0~7  ) + ( \D0|Mult0~6  ))
// \D0|Mult0~10  = CARRY(( !\D0|tempResultRAM_1 [3] $ (!\D0|Mult0~155  $ (\D0|Mult0~823 )) ) + ( \D0|Mult0~7  ) + ( \D0|Mult0~6  ))
// \D0|Mult0~11  = SHARE((!\D0|tempResultRAM_1 [3] & (\D0|Mult0~155  & \D0|Mult0~823 )) # (\D0|tempResultRAM_1 [3] & ((\D0|Mult0~823 ) # (\D0|Mult0~155 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [3]),
	.datac(!\D0|Mult0~155 ),
	.datad(!\D0|Mult0~823 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~6 ),
	.sharein(\D0|Mult0~7 ),
	.combout(),
	.sumout(\D0|Mult0~9_sumout ),
	.cout(\D0|Mult0~10 ),
	.shareout(\D0|Mult0~11 ));
// synopsys translate_off
defparam \D0|Mult0~9 .extended_lut = "off";
defparam \D0|Mult0~9 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N53
dffeas \D0|tempResultRAM_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N54
cyclonev_lcell_comb \D0|Mult0~13 (
// Equation(s):
// \D0|Mult0~13_sumout  = SUM(( !\D0|tempResultRAM_1 [4] $ (!\D0|Mult0~156  $ (\D0|Mult0~824 )) ) + ( \D0|Mult0~11  ) + ( \D0|Mult0~10  ))
// \D0|Mult0~14  = CARRY(( !\D0|tempResultRAM_1 [4] $ (!\D0|Mult0~156  $ (\D0|Mult0~824 )) ) + ( \D0|Mult0~11  ) + ( \D0|Mult0~10  ))
// \D0|Mult0~15  = SHARE((!\D0|tempResultRAM_1 [4] & (\D0|Mult0~156  & \D0|Mult0~824 )) # (\D0|tempResultRAM_1 [4] & ((\D0|Mult0~824 ) # (\D0|Mult0~156 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [4]),
	.datac(!\D0|Mult0~156 ),
	.datad(!\D0|Mult0~824 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~10 ),
	.sharein(\D0|Mult0~11 ),
	.combout(),
	.sumout(\D0|Mult0~13_sumout ),
	.cout(\D0|Mult0~14 ),
	.shareout(\D0|Mult0~15 ));
// synopsys translate_off
defparam \D0|Mult0~13 .extended_lut = "off";
defparam \D0|Mult0~13 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N56
dffeas \D0|tempResultRAM_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N57
cyclonev_lcell_comb \D0|Mult0~17 (
// Equation(s):
// \D0|Mult0~17_sumout  = SUM(( !\D0|Mult0~157  $ (!\D0|tempResultRAM_1 [5] $ (\D0|Mult0~825 )) ) + ( \D0|Mult0~15  ) + ( \D0|Mult0~14  ))
// \D0|Mult0~18  = CARRY(( !\D0|Mult0~157  $ (!\D0|tempResultRAM_1 [5] $ (\D0|Mult0~825 )) ) + ( \D0|Mult0~15  ) + ( \D0|Mult0~14  ))
// \D0|Mult0~19  = SHARE((!\D0|Mult0~157  & (\D0|tempResultRAM_1 [5] & \D0|Mult0~825 )) # (\D0|Mult0~157  & ((\D0|Mult0~825 ) # (\D0|tempResultRAM_1 [5]))))

	.dataa(!\D0|Mult0~157 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [5]),
	.datad(!\D0|Mult0~825 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~14 ),
	.sharein(\D0|Mult0~15 ),
	.combout(),
	.sumout(\D0|Mult0~17_sumout ),
	.cout(\D0|Mult0~18 ),
	.shareout(\D0|Mult0~19 ));
// synopsys translate_off
defparam \D0|Mult0~17 .extended_lut = "off";
defparam \D0|Mult0~17 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y34_N59
dffeas \D0|tempResultRAM_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N30
cyclonev_lcell_comb \D0|Mult0~21 (
// Equation(s):
// \D0|Mult0~21_sumout  = SUM(( !\D0|tempResultRAM_1 [6] $ (!\D0|Mult0~826  $ (\D0|Mult0~158 )) ) + ( \D0|Mult0~19  ) + ( \D0|Mult0~18  ))
// \D0|Mult0~22  = CARRY(( !\D0|tempResultRAM_1 [6] $ (!\D0|Mult0~826  $ (\D0|Mult0~158 )) ) + ( \D0|Mult0~19  ) + ( \D0|Mult0~18  ))
// \D0|Mult0~23  = SHARE((!\D0|tempResultRAM_1 [6] & (\D0|Mult0~826  & \D0|Mult0~158 )) # (\D0|tempResultRAM_1 [6] & ((\D0|Mult0~158 ) # (\D0|Mult0~826 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [6]),
	.datac(!\D0|Mult0~826 ),
	.datad(!\D0|Mult0~158 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~18 ),
	.sharein(\D0|Mult0~19 ),
	.combout(),
	.sumout(\D0|Mult0~21_sumout ),
	.cout(\D0|Mult0~22 ),
	.shareout(\D0|Mult0~23 ));
// synopsys translate_off
defparam \D0|Mult0~21 .extended_lut = "off";
defparam \D0|Mult0~21 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N32
dffeas \D0|tempResultRAM_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N33
cyclonev_lcell_comb \D0|Mult0~25 (
// Equation(s):
// \D0|Mult0~25_sumout  = SUM(( !\D0|tempResultRAM_1 [7] $ (!\D0|Mult0~159  $ (\D0|Mult0~827 )) ) + ( \D0|Mult0~23  ) + ( \D0|Mult0~22  ))
// \D0|Mult0~26  = CARRY(( !\D0|tempResultRAM_1 [7] $ (!\D0|Mult0~159  $ (\D0|Mult0~827 )) ) + ( \D0|Mult0~23  ) + ( \D0|Mult0~22  ))
// \D0|Mult0~27  = SHARE((!\D0|tempResultRAM_1 [7] & (\D0|Mult0~159  & \D0|Mult0~827 )) # (\D0|tempResultRAM_1 [7] & ((\D0|Mult0~827 ) # (\D0|Mult0~159 ))))

	.dataa(!\D0|tempResultRAM_1 [7]),
	.datab(gnd),
	.datac(!\D0|Mult0~159 ),
	.datad(!\D0|Mult0~827 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~22 ),
	.sharein(\D0|Mult0~23 ),
	.combout(),
	.sumout(\D0|Mult0~25_sumout ),
	.cout(\D0|Mult0~26 ),
	.shareout(\D0|Mult0~27 ));
// synopsys translate_off
defparam \D0|Mult0~25 .extended_lut = "off";
defparam \D0|Mult0~25 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N35
dffeas \D0|tempResultRAM_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N36
cyclonev_lcell_comb \D0|Mult0~29 (
// Equation(s):
// \D0|Mult0~29_sumout  = SUM(( !\D0|tempResultRAM_1 [8] $ (!\D0|Mult0~828  $ (\D0|Mult0~160 )) ) + ( \D0|Mult0~27  ) + ( \D0|Mult0~26  ))
// \D0|Mult0~30  = CARRY(( !\D0|tempResultRAM_1 [8] $ (!\D0|Mult0~828  $ (\D0|Mult0~160 )) ) + ( \D0|Mult0~27  ) + ( \D0|Mult0~26  ))
// \D0|Mult0~31  = SHARE((!\D0|tempResultRAM_1 [8] & (\D0|Mult0~828  & \D0|Mult0~160 )) # (\D0|tempResultRAM_1 [8] & ((\D0|Mult0~160 ) # (\D0|Mult0~828 ))))

	.dataa(!\D0|tempResultRAM_1 [8]),
	.datab(gnd),
	.datac(!\D0|Mult0~828 ),
	.datad(!\D0|Mult0~160 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~26 ),
	.sharein(\D0|Mult0~27 ),
	.combout(),
	.sumout(\D0|Mult0~29_sumout ),
	.cout(\D0|Mult0~30 ),
	.shareout(\D0|Mult0~31 ));
// synopsys translate_off
defparam \D0|Mult0~29 .extended_lut = "off";
defparam \D0|Mult0~29 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N38
dffeas \D0|tempResultRAM_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N39
cyclonev_lcell_comb \D0|Mult0~33 (
// Equation(s):
// \D0|Mult0~33_sumout  = SUM(( !\D0|tempResultRAM_1 [9] $ (!\D0|Mult0~829  $ (\D0|Mult0~161 )) ) + ( \D0|Mult0~31  ) + ( \D0|Mult0~30  ))
// \D0|Mult0~34  = CARRY(( !\D0|tempResultRAM_1 [9] $ (!\D0|Mult0~829  $ (\D0|Mult0~161 )) ) + ( \D0|Mult0~31  ) + ( \D0|Mult0~30  ))
// \D0|Mult0~35  = SHARE((!\D0|tempResultRAM_1 [9] & (\D0|Mult0~829  & \D0|Mult0~161 )) # (\D0|tempResultRAM_1 [9] & ((\D0|Mult0~161 ) # (\D0|Mult0~829 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [9]),
	.datac(!\D0|Mult0~829 ),
	.datad(!\D0|Mult0~161 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~30 ),
	.sharein(\D0|Mult0~31 ),
	.combout(),
	.sumout(\D0|Mult0~33_sumout ),
	.cout(\D0|Mult0~34 ),
	.shareout(\D0|Mult0~35 ));
// synopsys translate_off
defparam \D0|Mult0~33 .extended_lut = "off";
defparam \D0|Mult0~33 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N41
dffeas \D0|tempResultRAM_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N42
cyclonev_lcell_comb \D0|Mult0~37 (
// Equation(s):
// \D0|Mult0~37_sumout  = SUM(( !\D0|Mult0~830  $ (!\D0|tempResultRAM_1 [10] $ (\D0|Mult0~162 )) ) + ( \D0|Mult0~35  ) + ( \D0|Mult0~34  ))
// \D0|Mult0~38  = CARRY(( !\D0|Mult0~830  $ (!\D0|tempResultRAM_1 [10] $ (\D0|Mult0~162 )) ) + ( \D0|Mult0~35  ) + ( \D0|Mult0~34  ))
// \D0|Mult0~39  = SHARE((!\D0|Mult0~830  & (\D0|tempResultRAM_1 [10] & \D0|Mult0~162 )) # (\D0|Mult0~830  & ((\D0|Mult0~162 ) # (\D0|tempResultRAM_1 [10]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~830 ),
	.datac(!\D0|tempResultRAM_1 [10]),
	.datad(!\D0|Mult0~162 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~34 ),
	.sharein(\D0|Mult0~35 ),
	.combout(),
	.sumout(\D0|Mult0~37_sumout ),
	.cout(\D0|Mult0~38 ),
	.shareout(\D0|Mult0~39 ));
// synopsys translate_off
defparam \D0|Mult0~37 .extended_lut = "off";
defparam \D0|Mult0~37 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N44
dffeas \D0|tempResultRAM_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N45
cyclonev_lcell_comb \D0|Mult0~41 (
// Equation(s):
// \D0|Mult0~41_sumout  = SUM(( !\D0|Mult0~831  $ (!\D0|tempResultRAM_1 [11] $ (\D0|Mult0~163 )) ) + ( \D0|Mult0~39  ) + ( \D0|Mult0~38  ))
// \D0|Mult0~42  = CARRY(( !\D0|Mult0~831  $ (!\D0|tempResultRAM_1 [11] $ (\D0|Mult0~163 )) ) + ( \D0|Mult0~39  ) + ( \D0|Mult0~38  ))
// \D0|Mult0~43  = SHARE((!\D0|Mult0~831  & (\D0|tempResultRAM_1 [11] & \D0|Mult0~163 )) # (\D0|Mult0~831  & ((\D0|Mult0~163 ) # (\D0|tempResultRAM_1 [11]))))

	.dataa(!\D0|Mult0~831 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_1 [11]),
	.datad(!\D0|Mult0~163 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~38 ),
	.sharein(\D0|Mult0~39 ),
	.combout(),
	.sumout(\D0|Mult0~41_sumout ),
	.cout(\D0|Mult0~42 ),
	.shareout(\D0|Mult0~43 ));
// synopsys translate_off
defparam \D0|Mult0~41 .extended_lut = "off";
defparam \D0|Mult0~41 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N47
dffeas \D0|tempResultRAM_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N48
cyclonev_lcell_comb \D0|Mult0~45 (
// Equation(s):
// \D0|Mult0~45_sumout  = SUM(( !\D0|tempResultRAM_1 [12] $ (!\D0|Mult0~164  $ (\D0|Mult0~832 )) ) + ( \D0|Mult0~43  ) + ( \D0|Mult0~42  ))
// \D0|Mult0~46  = CARRY(( !\D0|tempResultRAM_1 [12] $ (!\D0|Mult0~164  $ (\D0|Mult0~832 )) ) + ( \D0|Mult0~43  ) + ( \D0|Mult0~42  ))
// \D0|Mult0~47  = SHARE((!\D0|tempResultRAM_1 [12] & (\D0|Mult0~164  & \D0|Mult0~832 )) # (\D0|tempResultRAM_1 [12] & ((\D0|Mult0~832 ) # (\D0|Mult0~164 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [12]),
	.datac(!\D0|Mult0~164 ),
	.datad(!\D0|Mult0~832 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~42 ),
	.sharein(\D0|Mult0~43 ),
	.combout(),
	.sumout(\D0|Mult0~45_sumout ),
	.cout(\D0|Mult0~46 ),
	.shareout(\D0|Mult0~47 ));
// synopsys translate_off
defparam \D0|Mult0~45 .extended_lut = "off";
defparam \D0|Mult0~45 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N50
dffeas \D0|tempResultRAM_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N51
cyclonev_lcell_comb \D0|Mult0~49 (
// Equation(s):
// \D0|Mult0~49_sumout  = SUM(( !\D0|tempResultRAM_1 [13] $ (!\D0|Mult0~833  $ (\D0|Mult0~165 )) ) + ( \D0|Mult0~47  ) + ( \D0|Mult0~46  ))
// \D0|Mult0~50  = CARRY(( !\D0|tempResultRAM_1 [13] $ (!\D0|Mult0~833  $ (\D0|Mult0~165 )) ) + ( \D0|Mult0~47  ) + ( \D0|Mult0~46  ))
// \D0|Mult0~51  = SHARE((!\D0|tempResultRAM_1 [13] & (\D0|Mult0~833  & \D0|Mult0~165 )) # (\D0|tempResultRAM_1 [13] & ((\D0|Mult0~165 ) # (\D0|Mult0~833 ))))

	.dataa(!\D0|tempResultRAM_1 [13]),
	.datab(gnd),
	.datac(!\D0|Mult0~833 ),
	.datad(!\D0|Mult0~165 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~46 ),
	.sharein(\D0|Mult0~47 ),
	.combout(),
	.sumout(\D0|Mult0~49_sumout ),
	.cout(\D0|Mult0~50 ),
	.shareout(\D0|Mult0~51 ));
// synopsys translate_off
defparam \D0|Mult0~49 .extended_lut = "off";
defparam \D0|Mult0~49 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N53
dffeas \D0|tempResultRAM_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N54
cyclonev_lcell_comb \D0|Mult0~53 (
// Equation(s):
// \D0|Mult0~53_sumout  = SUM(( !\D0|Mult0~834  $ (!\D0|Mult0~166  $ (\D0|tempResultRAM_1 [14])) ) + ( \D0|Mult0~51  ) + ( \D0|Mult0~50  ))
// \D0|Mult0~54  = CARRY(( !\D0|Mult0~834  $ (!\D0|Mult0~166  $ (\D0|tempResultRAM_1 [14])) ) + ( \D0|Mult0~51  ) + ( \D0|Mult0~50  ))
// \D0|Mult0~55  = SHARE((!\D0|Mult0~834  & (\D0|Mult0~166  & \D0|tempResultRAM_1 [14])) # (\D0|Mult0~834  & ((\D0|tempResultRAM_1 [14]) # (\D0|Mult0~166 ))))

	.dataa(gnd),
	.datab(!\D0|Mult0~834 ),
	.datac(!\D0|Mult0~166 ),
	.datad(!\D0|tempResultRAM_1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~50 ),
	.sharein(\D0|Mult0~51 ),
	.combout(),
	.sumout(\D0|Mult0~53_sumout ),
	.cout(\D0|Mult0~54 ),
	.shareout(\D0|Mult0~55 ));
// synopsys translate_off
defparam \D0|Mult0~53 .extended_lut = "off";
defparam \D0|Mult0~53 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N56
dffeas \D0|tempResultRAM_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N57
cyclonev_lcell_comb \D0|Mult0~1264 (
// Equation(s):
// \D0|Mult0~1264_sumout  = SUM(( !\D0|tempResultRAM_1 [15] $ (!\D0|Mult0~835  $ (\D0|Mult0~167 )) ) + ( \D0|Mult0~55  ) + ( \D0|Mult0~54  ))
// \D0|Mult0~1265  = CARRY(( !\D0|tempResultRAM_1 [15] $ (!\D0|Mult0~835  $ (\D0|Mult0~167 )) ) + ( \D0|Mult0~55  ) + ( \D0|Mult0~54  ))
// \D0|Mult0~1266  = SHARE((!\D0|tempResultRAM_1 [15] & (\D0|Mult0~835  & \D0|Mult0~167 )) # (\D0|tempResultRAM_1 [15] & ((\D0|Mult0~167 ) # (\D0|Mult0~835 ))))

	.dataa(!\D0|tempResultRAM_1 [15]),
	.datab(gnd),
	.datac(!\D0|Mult0~835 ),
	.datad(!\D0|Mult0~167 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~54 ),
	.sharein(\D0|Mult0~55 ),
	.combout(),
	.sumout(\D0|Mult0~1264_sumout ),
	.cout(\D0|Mult0~1265 ),
	.shareout(\D0|Mult0~1266 ));
// synopsys translate_off
defparam \D0|Mult0~1264 .extended_lut = "off";
defparam \D0|Mult0~1264 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1264 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y33_N58
dffeas \D0|tempResultRAM_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1264_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N0
cyclonev_lcell_comb \D0|Mult0~1256 (
// Equation(s):
// \D0|Mult0~1256_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [16] $ (\D0|Mult0~836 )) ) + ( \D0|Mult0~1266  ) + ( \D0|Mult0~1265  ))
// \D0|Mult0~1257  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [16] $ (\D0|Mult0~836 )) ) + ( \D0|Mult0~1266  ) + ( \D0|Mult0~1265  ))
// \D0|Mult0~1258  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [16] & \D0|Mult0~836 )) # (\D0|Mult0~168  & ((\D0|Mult0~836 ) # (\D0|tempResultRAM_1 [16]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [16]),
	.datad(!\D0|Mult0~836 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1265 ),
	.sharein(\D0|Mult0~1266 ),
	.combout(),
	.sumout(\D0|Mult0~1256_sumout ),
	.cout(\D0|Mult0~1257 ),
	.shareout(\D0|Mult0~1258 ));
// synopsys translate_off
defparam \D0|Mult0~1256 .extended_lut = "off";
defparam \D0|Mult0~1256 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1256 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \D0|tempResultRAM_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1256_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N3
cyclonev_lcell_comb \D0|Mult0~1248 (
// Equation(s):
// \D0|Mult0~1248_sumout  = SUM(( !\D0|tempResultRAM_1 [17] $ (!\D0|Mult0~837  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1258  ) + ( \D0|Mult0~1257  ))
// \D0|Mult0~1249  = CARRY(( !\D0|tempResultRAM_1 [17] $ (!\D0|Mult0~837  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1258  ) + ( \D0|Mult0~1257  ))
// \D0|Mult0~1250  = SHARE((!\D0|tempResultRAM_1 [17] & (\D0|Mult0~837  & \D0|Mult0~168 )) # (\D0|tempResultRAM_1 [17] & ((\D0|Mult0~168 ) # (\D0|Mult0~837 ))))

	.dataa(!\D0|tempResultRAM_1 [17]),
	.datab(gnd),
	.datac(!\D0|Mult0~837 ),
	.datad(!\D0|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1257 ),
	.sharein(\D0|Mult0~1258 ),
	.combout(),
	.sumout(\D0|Mult0~1248_sumout ),
	.cout(\D0|Mult0~1249 ),
	.shareout(\D0|Mult0~1250 ));
// synopsys translate_off
defparam \D0|Mult0~1248 .extended_lut = "off";
defparam \D0|Mult0~1248 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1248 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N5
dffeas \D0|tempResultRAM_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1248_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N6
cyclonev_lcell_comb \D0|Mult0~1240 (
// Equation(s):
// \D0|Mult0~1240_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|Mult0~838  $ (\D0|tempResultRAM_1 [18])) ) + ( \D0|Mult0~1250  ) + ( \D0|Mult0~1249  ))
// \D0|Mult0~1241  = CARRY(( !\D0|Mult0~168  $ (!\D0|Mult0~838  $ (\D0|tempResultRAM_1 [18])) ) + ( \D0|Mult0~1250  ) + ( \D0|Mult0~1249  ))
// \D0|Mult0~1242  = SHARE((!\D0|Mult0~168  & (\D0|Mult0~838  & \D0|tempResultRAM_1 [18])) # (\D0|Mult0~168  & ((\D0|tempResultRAM_1 [18]) # (\D0|Mult0~838 ))))

	.dataa(!\D0|Mult0~168 ),
	.datab(gnd),
	.datac(!\D0|Mult0~838 ),
	.datad(!\D0|tempResultRAM_1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1249 ),
	.sharein(\D0|Mult0~1250 ),
	.combout(),
	.sumout(\D0|Mult0~1240_sumout ),
	.cout(\D0|Mult0~1241 ),
	.shareout(\D0|Mult0~1242 ));
// synopsys translate_off
defparam \D0|Mult0~1240 .extended_lut = "off";
defparam \D0|Mult0~1240 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1240 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N7
dffeas \D0|tempResultRAM_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1240_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N9
cyclonev_lcell_comb \D0|Mult0~1232 (
// Equation(s):
// \D0|Mult0~1232_sumout  = SUM(( !\D0|tempResultRAM_1 [19] $ (!\D0|Mult0~839  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1242  ) + ( \D0|Mult0~1241  ))
// \D0|Mult0~1233  = CARRY(( !\D0|tempResultRAM_1 [19] $ (!\D0|Mult0~839  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1242  ) + ( \D0|Mult0~1241  ))
// \D0|Mult0~1234  = SHARE((!\D0|tempResultRAM_1 [19] & (\D0|Mult0~839  & \D0|Mult0~168 )) # (\D0|tempResultRAM_1 [19] & ((\D0|Mult0~168 ) # (\D0|Mult0~839 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_1 [19]),
	.datac(!\D0|Mult0~839 ),
	.datad(!\D0|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1241 ),
	.sharein(\D0|Mult0~1242 ),
	.combout(),
	.sumout(\D0|Mult0~1232_sumout ),
	.cout(\D0|Mult0~1233 ),
	.shareout(\D0|Mult0~1234 ));
// synopsys translate_off
defparam \D0|Mult0~1232 .extended_lut = "off";
defparam \D0|Mult0~1232 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1232 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N11
dffeas \D0|tempResultRAM_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1232_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N12
cyclonev_lcell_comb \D0|Mult0~1224 (
// Equation(s):
// \D0|Mult0~1224_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [20] $ (\D0|Mult0~840 )) ) + ( \D0|Mult0~1234  ) + ( \D0|Mult0~1233  ))
// \D0|Mult0~1225  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [20] $ (\D0|Mult0~840 )) ) + ( \D0|Mult0~1234  ) + ( \D0|Mult0~1233  ))
// \D0|Mult0~1226  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [20] & \D0|Mult0~840 )) # (\D0|Mult0~168  & ((\D0|Mult0~840 ) # (\D0|tempResultRAM_1 [20]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [20]),
	.datad(!\D0|Mult0~840 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1233 ),
	.sharein(\D0|Mult0~1234 ),
	.combout(),
	.sumout(\D0|Mult0~1224_sumout ),
	.cout(\D0|Mult0~1225 ),
	.shareout(\D0|Mult0~1226 ));
// synopsys translate_off
defparam \D0|Mult0~1224 .extended_lut = "off";
defparam \D0|Mult0~1224 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1224 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N13
dffeas \D0|tempResultRAM_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1224_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N15
cyclonev_lcell_comb \D0|Mult0~1216 (
// Equation(s):
// \D0|Mult0~1216_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [21] $ (\D0|Mult0~841 )) ) + ( \D0|Mult0~1226  ) + ( \D0|Mult0~1225  ))
// \D0|Mult0~1217  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [21] $ (\D0|Mult0~841 )) ) + ( \D0|Mult0~1226  ) + ( \D0|Mult0~1225  ))
// \D0|Mult0~1218  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [21] & \D0|Mult0~841 )) # (\D0|Mult0~168  & ((\D0|Mult0~841 ) # (\D0|tempResultRAM_1 [21]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [21]),
	.datad(!\D0|Mult0~841 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1225 ),
	.sharein(\D0|Mult0~1226 ),
	.combout(),
	.sumout(\D0|Mult0~1216_sumout ),
	.cout(\D0|Mult0~1217 ),
	.shareout(\D0|Mult0~1218 ));
// synopsys translate_off
defparam \D0|Mult0~1216 .extended_lut = "off";
defparam \D0|Mult0~1216 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1216 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N16
dffeas \D0|tempResultRAM_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1216_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N18
cyclonev_lcell_comb \D0|Mult0~1208 (
// Equation(s):
// \D0|Mult0~1208_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [22] $ (\D0|Mult0~842 )) ) + ( \D0|Mult0~1218  ) + ( \D0|Mult0~1217  ))
// \D0|Mult0~1209  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [22] $ (\D0|Mult0~842 )) ) + ( \D0|Mult0~1218  ) + ( \D0|Mult0~1217  ))
// \D0|Mult0~1210  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [22] & \D0|Mult0~842 )) # (\D0|Mult0~168  & ((\D0|Mult0~842 ) # (\D0|tempResultRAM_1 [22]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [22]),
	.datad(!\D0|Mult0~842 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1217 ),
	.sharein(\D0|Mult0~1218 ),
	.combout(),
	.sumout(\D0|Mult0~1208_sumout ),
	.cout(\D0|Mult0~1209 ),
	.shareout(\D0|Mult0~1210 ));
// synopsys translate_off
defparam \D0|Mult0~1208 .extended_lut = "off";
defparam \D0|Mult0~1208 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1208 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N20
dffeas \D0|tempResultRAM_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1208_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N21
cyclonev_lcell_comb \D0|Mult0~1200 (
// Equation(s):
// \D0|Mult0~1200_sumout  = SUM(( !\D0|tempResultRAM_1 [23] $ (!\D0|Mult0~843  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1210  ) + ( \D0|Mult0~1209  ))
// \D0|Mult0~1201  = CARRY(( !\D0|tempResultRAM_1 [23] $ (!\D0|Mult0~843  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1210  ) + ( \D0|Mult0~1209  ))
// \D0|Mult0~1202  = SHARE((!\D0|tempResultRAM_1 [23] & (\D0|Mult0~843  & \D0|Mult0~168 )) # (\D0|tempResultRAM_1 [23] & ((\D0|Mult0~168 ) # (\D0|Mult0~843 ))))

	.dataa(!\D0|tempResultRAM_1 [23]),
	.datab(gnd),
	.datac(!\D0|Mult0~843 ),
	.datad(!\D0|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1209 ),
	.sharein(\D0|Mult0~1210 ),
	.combout(),
	.sumout(\D0|Mult0~1200_sumout ),
	.cout(\D0|Mult0~1201 ),
	.shareout(\D0|Mult0~1202 ));
// synopsys translate_off
defparam \D0|Mult0~1200 .extended_lut = "off";
defparam \D0|Mult0~1200 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1200 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N23
dffeas \D0|tempResultRAM_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1200_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N24
cyclonev_lcell_comb \D0|Mult0~1192 (
// Equation(s):
// \D0|Mult0~1192_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [24] $ (\D0|Mult0~844 )) ) + ( \D0|Mult0~1202  ) + ( \D0|Mult0~1201  ))
// \D0|Mult0~1193  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [24] $ (\D0|Mult0~844 )) ) + ( \D0|Mult0~1202  ) + ( \D0|Mult0~1201  ))
// \D0|Mult0~1194  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [24] & \D0|Mult0~844 )) # (\D0|Mult0~168  & ((\D0|Mult0~844 ) # (\D0|tempResultRAM_1 [24]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [24]),
	.datad(!\D0|Mult0~844 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1201 ),
	.sharein(\D0|Mult0~1202 ),
	.combout(),
	.sumout(\D0|Mult0~1192_sumout ),
	.cout(\D0|Mult0~1193 ),
	.shareout(\D0|Mult0~1194 ));
// synopsys translate_off
defparam \D0|Mult0~1192 .extended_lut = "off";
defparam \D0|Mult0~1192 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1192 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N26
dffeas \D0|tempResultRAM_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1192_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N27
cyclonev_lcell_comb \D0|Mult0~1184 (
// Equation(s):
// \D0|Mult0~1184_sumout  = SUM(( !\D0|tempResultRAM_1 [25] $ (!\D0|Mult0~168  $ (\D0|Mult0~845 )) ) + ( \D0|Mult0~1194  ) + ( \D0|Mult0~1193  ))
// \D0|Mult0~1185  = CARRY(( !\D0|tempResultRAM_1 [25] $ (!\D0|Mult0~168  $ (\D0|Mult0~845 )) ) + ( \D0|Mult0~1194  ) + ( \D0|Mult0~1193  ))
// \D0|Mult0~1186  = SHARE((!\D0|tempResultRAM_1 [25] & (\D0|Mult0~168  & \D0|Mult0~845 )) # (\D0|tempResultRAM_1 [25] & ((\D0|Mult0~845 ) # (\D0|Mult0~168 ))))

	.dataa(!\D0|tempResultRAM_1 [25]),
	.datab(gnd),
	.datac(!\D0|Mult0~168 ),
	.datad(!\D0|Mult0~845 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1193 ),
	.sharein(\D0|Mult0~1194 ),
	.combout(),
	.sumout(\D0|Mult0~1184_sumout ),
	.cout(\D0|Mult0~1185 ),
	.shareout(\D0|Mult0~1186 ));
// synopsys translate_off
defparam \D0|Mult0~1184 .extended_lut = "off";
defparam \D0|Mult0~1184 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1184 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N29
dffeas \D0|tempResultRAM_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1184_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N30
cyclonev_lcell_comb \D0|Mult0~1176 (
// Equation(s):
// \D0|Mult0~1176_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [26] $ (\D0|Mult0~846 )) ) + ( \D0|Mult0~1186  ) + ( \D0|Mult0~1185  ))
// \D0|Mult0~1177  = CARRY(( !\D0|Mult0~168  $ (!\D0|tempResultRAM_1 [26] $ (\D0|Mult0~846 )) ) + ( \D0|Mult0~1186  ) + ( \D0|Mult0~1185  ))
// \D0|Mult0~1178  = SHARE((!\D0|Mult0~168  & (\D0|tempResultRAM_1 [26] & \D0|Mult0~846 )) # (\D0|Mult0~168  & ((\D0|Mult0~846 ) # (\D0|tempResultRAM_1 [26]))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [26]),
	.datad(!\D0|Mult0~846 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1185 ),
	.sharein(\D0|Mult0~1186 ),
	.combout(),
	.sumout(\D0|Mult0~1176_sumout ),
	.cout(\D0|Mult0~1177 ),
	.shareout(\D0|Mult0~1178 ));
// synopsys translate_off
defparam \D0|Mult0~1176 .extended_lut = "off";
defparam \D0|Mult0~1176 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1176 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N31
dffeas \D0|tempResultRAM_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1176_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N33
cyclonev_lcell_comb \D0|Mult0~1168 (
// Equation(s):
// \D0|Mult0~1168_sumout  = SUM(( !\D0|tempResultRAM_1 [27] $ (!\D0|Mult0~847  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1178  ) + ( \D0|Mult0~1177  ))
// \D0|Mult0~1169  = CARRY(( !\D0|tempResultRAM_1 [27] $ (!\D0|Mult0~847  $ (\D0|Mult0~168 )) ) + ( \D0|Mult0~1178  ) + ( \D0|Mult0~1177  ))
// \D0|Mult0~1170  = SHARE((!\D0|tempResultRAM_1 [27] & (\D0|Mult0~847  & \D0|Mult0~168 )) # (\D0|tempResultRAM_1 [27] & ((\D0|Mult0~168 ) # (\D0|Mult0~847 ))))

	.dataa(!\D0|tempResultRAM_1 [27]),
	.datab(gnd),
	.datac(!\D0|Mult0~847 ),
	.datad(!\D0|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1177 ),
	.sharein(\D0|Mult0~1178 ),
	.combout(),
	.sumout(\D0|Mult0~1168_sumout ),
	.cout(\D0|Mult0~1169 ),
	.shareout(\D0|Mult0~1170 ));
// synopsys translate_off
defparam \D0|Mult0~1168 .extended_lut = "off";
defparam \D0|Mult0~1168 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult0~1168 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N35
dffeas \D0|tempResultRAM_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1168_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N36
cyclonev_lcell_comb \D0|Mult0~1160 (
// Equation(s):
// \D0|Mult0~1160_sumout  = SUM(( !\D0|Mult0~168  $ (!\D0|Mult0~848  $ (\D0|tempResultRAM_1 [28])) ) + ( \D0|Mult0~1170  ) + ( \D0|Mult0~1169  ))
// \D0|Mult0~1161  = CARRY(( !\D0|Mult0~168  $ (!\D0|Mult0~848  $ (\D0|tempResultRAM_1 [28])) ) + ( \D0|Mult0~1170  ) + ( \D0|Mult0~1169  ))
// \D0|Mult0~1162  = SHARE((!\D0|Mult0~168  & (\D0|Mult0~848  & \D0|tempResultRAM_1 [28])) # (\D0|Mult0~168  & ((\D0|tempResultRAM_1 [28]) # (\D0|Mult0~848 ))))

	.dataa(gnd),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|Mult0~848 ),
	.datad(!\D0|tempResultRAM_1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1169 ),
	.sharein(\D0|Mult0~1170 ),
	.combout(),
	.sumout(\D0|Mult0~1160_sumout ),
	.cout(\D0|Mult0~1161 ),
	.shareout(\D0|Mult0~1162 ));
// synopsys translate_off
defparam \D0|Mult0~1160 .extended_lut = "off";
defparam \D0|Mult0~1160 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult0~1160 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y32_N38
dffeas \D0|tempResultRAM_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1160_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N39
cyclonev_lcell_comb \D0|Mult0~811 (
// Equation(s):
// \D0|Mult0~811_sumout  = SUM(( !\D0|Mult0~849  $ (!\D0|Mult0~168  $ (\D0|tempResultRAM_1 [29])) ) + ( \D0|Mult0~1162  ) + ( \D0|Mult0~1161  ))

	.dataa(!\D0|Mult0~849 ),
	.datab(!\D0|Mult0~168 ),
	.datac(!\D0|tempResultRAM_1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult0~1161 ),
	.sharein(\D0|Mult0~1162 ),
	.combout(),
	.sumout(\D0|Mult0~811_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mult0~811 .extended_lut = "off";
defparam \D0|Mult0~811 .lut_mask = 64'h0000000000006969;
defparam \D0|Mult0~811 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
cyclonev_lcell_comb \D0|tempResultRAM_1~5 (
// Equation(s):
// \D0|tempResultRAM_1~5_combout  = ( \D0|tempResultRAM_1 [29] & ( \D0|Mult0~811_sumout  & ( ((!\D0|layer1_weight_address~3_combout  & ((!\D0|tempResultRAM_1~0_combout ) # (\D0|tempResultRAM_Output~6_combout )))) # (\D0|tempResultRAM_1~4_combout ) ) ) ) # ( 
// !\D0|tempResultRAM_1 [29] & ( \D0|Mult0~811_sumout  & ( (\D0|tempResultRAM_1~4_combout  & (((\D0|tempResultRAM_1~0_combout  & !\D0|tempResultRAM_Output~6_combout )) # (\D0|layer1_weight_address~3_combout ))) ) ) ) # ( \D0|tempResultRAM_1 [29] & ( 
// !\D0|Mult0~811_sumout  & ( (!\D0|layer1_weight_address~3_combout  & ((!\D0|tempResultRAM_1~0_combout ) # (\D0|tempResultRAM_Output~6_combout ))) ) ) )

	.dataa(!\D0|layer1_weight_address~3_combout ),
	.datab(!\D0|tempResultRAM_1~4_combout ),
	.datac(!\D0|tempResultRAM_1~0_combout ),
	.datad(!\D0|tempResultRAM_Output~6_combout ),
	.datae(!\D0|tempResultRAM_1 [29]),
	.dataf(!\D0|Mult0~811_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1~5 .extended_lut = "off";
defparam \D0|tempResultRAM_1~5 .lut_mask = 64'h0000A0AA1311B3BB;
defparam \D0|tempResultRAM_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N8
dffeas \D0|tempResultRAM_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|tempResultRAM_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
cyclonev_lcell_comb \D0|tempResultRAM_1[12]~2 (
// Equation(s):
// \D0|tempResultRAM_1[12]~2_combout  = ( !\D0|tempResultRAM_1 [29] & ( (\C0|current_state.load_firstResultRAM~q  & (\D0|maxCalculation~q  & !\D0|increment~q )) ) )

	.dataa(gnd),
	.datab(!\C0|current_state.load_firstResultRAM~q ),
	.datac(!\D0|maxCalculation~q ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\D0|tempResultRAM_1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1[12]~2 .extended_lut = "off";
defparam \D0|tempResultRAM_1[12]~2 .lut_mask = 64'h0300030000000000;
defparam \D0|tempResultRAM_1[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N42
cyclonev_lcell_comb \D0|tempResultRAM_1[12]~3 (
// Equation(s):
// \D0|tempResultRAM_1[12]~3_combout  = ( \KEY[0]~input_o  & ( (!\D0|tempResultRAM_1[12]~2_combout  & (((\D0|tempResultRAM_1~0_combout  & !\D0|tempResultRAM_Output~6_combout )) # (\D0|layer1_weight_address~3_combout ))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\D0|tempResultRAM_1[12]~2_combout ),
	.datab(!\D0|tempResultRAM_1~0_combout ),
	.datac(!\D0|tempResultRAM_Output~6_combout ),
	.datad(!\D0|layer1_weight_address~3_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_1[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_1[12]~3 .extended_lut = "off";
defparam \D0|tempResultRAM_1[12]~3 .lut_mask = 64'hFFFFFFFF20AA20AA;
defparam \D0|tempResultRAM_1[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N2
dffeas \D0|tempResultRAM_1[-34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1276_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-34]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-34] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-34] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \D0|tempResultRAM_1[-33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1272_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-33]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-33] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-33] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N8
dffeas \D0|tempResultRAM_1[-32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1268_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-32]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-32] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-32] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \D0|tempResultRAM_1[-31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1260_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-31]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-31] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N14
dffeas \D0|tempResultRAM_1[-30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1252_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-30]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-30] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \D0|tempResultRAM_1[-29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1244_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N20
dffeas \D0|tempResultRAM_1[-28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1236_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N23
dffeas \D0|tempResultRAM_1[-27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1228_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N26
dffeas \D0|tempResultRAM_1[-26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1220_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \D0|tempResultRAM_1[-25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1212_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N32
dffeas \D0|tempResultRAM_1[-24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1204_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N35
dffeas \D0|tempResultRAM_1[-23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1196_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N38
dffeas \D0|tempResultRAM_1[-22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1188_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N41
dffeas \D0|tempResultRAM_1[-21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1180_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N44
dffeas \D0|tempResultRAM_1[-20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1172_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N47
dffeas \D0|tempResultRAM_1[-19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1164_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N50
dffeas \D0|tempResultRAM_1[-18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~1156_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N53
dffeas \D0|tempResultRAM_1[-17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_1[12]~1_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_1[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_1 [-17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_1[-17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_1[-17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\C0|current_state.load_firstResultRAM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D0|tempResultRAM_1 [14],\D0|tempResultRAM_1 [13],\D0|tempResultRAM_1 [12],\D0|tempResultRAM_1 [11],\D0|tempResultRAM_1 [10],\D0|tempResultRAM_1 [9],\D0|tempResultRAM_1 [8],\D0|tempResultRAM_1 [7],\D0|tempResultRAM_1 [6],\D0|tempResultRAM_1 [5],\D0|tempResultRAM_1 [4],
\D0|tempResultRAM_1 [3],\D0|tempResultRAM_1 [2],\D0|tempResultRAM_1 [1],\D0|tempResultRAM_1 [0],\D0|tempResultRAM_1 [-1],\D0|tempResultRAM_1 [-2],\D0|tempResultRAM_1 [-3],\D0|tempResultRAM_1 [-4],\D0|tempResultRAM_1 [-5],\D0|tempResultRAM_1 [-6],\D0|tempResultRAM_1 [-7],\D0|tempResultRAM_1 [-8],
\D0|tempResultRAM_1 [-9],\D0|tempResultRAM_1 [-10],\D0|tempResultRAM_1 [-11],\D0|tempResultRAM_1 [-12],\D0|tempResultRAM_1 [-13],\D0|tempResultRAM_1 [-14],\D0|tempResultRAM_1 [-15],\D0|tempResultRAM_1 [-16],\D0|tempResultRAM_1 [-17]}),
	.portaaddr({\D0|layer1_result_address [5],\D0|layer1_result_address [4],\D0|layer1_result_address [3],\D0|layer1_result_address [2],\D0|layer1_result_address [1],\D0|layer1_result_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\D0|layer1_result_address [5],\D0|layer1_result_address [4],\D0|layer1_result_address [3],\D0|layer1_result_address [2],\D0|layer1_result_address [1],\D0|layer1_result_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X20_Y37_N0
cyclonev_mac \D0|Mult1~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a17 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a16 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a14 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a13 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a12 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a11 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10~portadataout ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a9 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a8 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a7 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a6 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a4 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a3 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a2 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a1 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.ay({\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a17 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a16 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a15 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a14 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a13 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a12 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a11 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a10 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a9 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a8 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a7 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a6 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a5 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a4 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a3 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a2 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a1 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult1~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult1~477 .accumulate_clock = "none";
defparam \D0|Mult1~477 .ax_clock = "none";
defparam \D0|Mult1~477 .ax_width = 18;
defparam \D0|Mult1~477 .ay_scan_in_clock = "none";
defparam \D0|Mult1~477 .ay_scan_in_width = 18;
defparam \D0|Mult1~477 .ay_use_scan_in = "false";
defparam \D0|Mult1~477 .az_clock = "none";
defparam \D0|Mult1~477 .bx_clock = "none";
defparam \D0|Mult1~477 .by_clock = "none";
defparam \D0|Mult1~477 .by_use_scan_in = "false";
defparam \D0|Mult1~477 .bz_clock = "none";
defparam \D0|Mult1~477 .coef_a_0 = 0;
defparam \D0|Mult1~477 .coef_a_1 = 0;
defparam \D0|Mult1~477 .coef_a_2 = 0;
defparam \D0|Mult1~477 .coef_a_3 = 0;
defparam \D0|Mult1~477 .coef_a_4 = 0;
defparam \D0|Mult1~477 .coef_a_5 = 0;
defparam \D0|Mult1~477 .coef_a_6 = 0;
defparam \D0|Mult1~477 .coef_a_7 = 0;
defparam \D0|Mult1~477 .coef_b_0 = 0;
defparam \D0|Mult1~477 .coef_b_1 = 0;
defparam \D0|Mult1~477 .coef_b_2 = 0;
defparam \D0|Mult1~477 .coef_b_3 = 0;
defparam \D0|Mult1~477 .coef_b_4 = 0;
defparam \D0|Mult1~477 .coef_b_5 = 0;
defparam \D0|Mult1~477 .coef_b_6 = 0;
defparam \D0|Mult1~477 .coef_b_7 = 0;
defparam \D0|Mult1~477 .coef_sel_a_clock = "none";
defparam \D0|Mult1~477 .coef_sel_b_clock = "none";
defparam \D0|Mult1~477 .delay_scan_out_ay = "false";
defparam \D0|Mult1~477 .delay_scan_out_by = "false";
defparam \D0|Mult1~477 .enable_double_accum = "false";
defparam \D0|Mult1~477 .load_const_clock = "none";
defparam \D0|Mult1~477 .load_const_value = 0;
defparam \D0|Mult1~477 .mode_sub_location = 0;
defparam \D0|Mult1~477 .negate_clock = "none";
defparam \D0|Mult1~477 .operand_source_max = "input";
defparam \D0|Mult1~477 .operand_source_may = "input";
defparam \D0|Mult1~477 .operand_source_mbx = "input";
defparam \D0|Mult1~477 .operand_source_mby = "input";
defparam \D0|Mult1~477 .operation_mode = "m18x18_full";
defparam \D0|Mult1~477 .output_clock = "none";
defparam \D0|Mult1~477 .preadder_subtract_a = "false";
defparam \D0|Mult1~477 .preadder_subtract_b = "false";
defparam \D0|Mult1~477 .result_a_width = 64;
defparam \D0|Mult1~477 .signed_max = "false";
defparam \D0|Mult1~477 .signed_may = "false";
defparam \D0|Mult1~477 .signed_mbx = "false";
defparam \D0|Mult1~477 .signed_mby = "false";
defparam \D0|Mult1~477 .sub_clock = "none";
defparam \D0|Mult1~477 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N0
cyclonev_lcell_comb \D0|Mult1~1276 (
// Equation(s):
// \D0|Mult1~1276_sumout  = SUM(( !\D0|tempResultRAM_2 [-34] $ (!\D0|Mult1~477_resulta ) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult1~1277  = CARRY(( !\D0|tempResultRAM_2 [-34] $ (!\D0|Mult1~477_resulta ) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult1~1278  = SHARE((\D0|tempResultRAM_2 [-34] & \D0|Mult1~477_resulta ))

	.dataa(!\D0|tempResultRAM_2 [-34]),
	.datab(gnd),
	.datac(!\D0|Mult1~477_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Mult1~1276_sumout ),
	.cout(\D0|Mult1~1277 ),
	.shareout(\D0|Mult1~1278 ));
// synopsys translate_off
defparam \D0|Mult1~1276 .extended_lut = "off";
defparam \D0|Mult1~1276 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~1276 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N18
cyclonev_lcell_comb \D0|tempResultRAM_2[-18]~0 (
// Equation(s):
// \D0|tempResultRAM_2[-18]~0_combout  = ( \D0|maxCalculation~q  ) # ( !\D0|maxCalculation~q  & ( (!\KEY[0]~input_o ) # ((!\C0|current_state.load_secondResultRAM~q ) # (\D0|increment~q )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|increment~q ),
	.datad(!\C0|current_state.load_secondResultRAM~q ),
	.datae(gnd),
	.dataf(!\D0|maxCalculation~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2[-18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2[-18]~0 .extended_lut = "off";
defparam \D0|tempResultRAM_2[-18]~0 .lut_mask = 64'hFFCFFFCFFFFFFFFF;
defparam \D0|tempResultRAM_2[-18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N12
cyclonev_lcell_comb \D0|tempResultRAM_2~1 (
// Equation(s):
// \D0|tempResultRAM_2~1_combout  = ( \D0|increment_address~q  & ( \C0|current_state.load_secondResultRAM~q  & ( (\D0|increment~q  & ((!\D0|Equal2~0_combout ) # (!\D0|Equal2~1_combout ))) ) ) ) # ( !\D0|increment_address~q  & ( 
// \C0|current_state.load_secondResultRAM~q  & ( (!\D0|increment~q  & (((!\D0|maxCalculation_wait~q )))) # (\D0|increment~q  & ((!\D0|Equal2~0_combout ) # ((!\D0|Equal2~1_combout )))) ) ) )

	.dataa(!\D0|Equal2~0_combout ),
	.datab(!\D0|maxCalculation_wait~q ),
	.datac(!\D0|increment~q ),
	.datad(!\D0|Equal2~1_combout ),
	.datae(!\D0|increment_address~q ),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2~1 .extended_lut = "off";
defparam \D0|tempResultRAM_2~1 .lut_mask = 64'h00000000CFCA0F0A;
defparam \D0|tempResultRAM_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N21
cyclonev_lcell_comb \D0|done_Second~2 (
// Equation(s):
// \D0|done_Second~2_combout  = ( !\C0|current_state.load_secondResultRAM~q  & ( \C0|current_state.startOver~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.startOver~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Second~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Second~2 .extended_lut = "off";
defparam \D0|done_Second~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \D0|done_Second~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N33
cyclonev_lcell_comb \D0|tempResultRAM_2~4 (
// Equation(s):
// \D0|tempResultRAM_2~4_combout  = ( !\D0|increment~q  & ( (\C0|current_state.load_secondResultRAM~q  & !\D0|maxCalculation~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(!\D0|maxCalculation~q ),
	.datae(gnd),
	.dataf(!\D0|increment~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2~4 .extended_lut = "off";
defparam \D0|tempResultRAM_2~4 .lut_mask = 64'h0F000F0000000000;
defparam \D0|tempResultRAM_2~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .mem_init4 = "FFC1FF83FFFFC1FFFFE007C00F83FF0001F07C00FFC1FF8000FFC00003FFF8000FFFFFF83FF07FE000000FFC1F07FE0FFC1FFFC1FFFC00FFC1FF83E0F801F00000003FF07FE007FFF003FF07C00F8000F801FFFC00003FF003FF003FF07FFF07FFF07C00FFFFFF801FF83FF07C1FF801FF83FFF83E0FFFE0F83E0003FF07C1F003E007C1FF801F07FE000000F800007C1F0001FF8000F8000FFC1F00000F801FF801FF800007C1FF801F07C000001F07C1FF83FF07FFF07FFF0001FF83FFF8000F8000003E0F83FFFFFFF07C1F003FF0000007FFFFFFE007FFF003FF07FE007C1FFFFFF003E007C1F07C00003FF07FE007FE007C1F000000001FF801FFFC00FF";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "FE0F83FF003FF003E0FFC1F00000003FFFFC1F07FE000000F800007FE0FFC00F800007FE00001F0001F07C00003FF003E0003E007C1F003FFF801FF83FFFFFE0F83FFF83FF07FFFFFFE007FE000000003E007C1F003E0FFC1FFFFE0003E0003E0003E0F80000001FFFC1F00000003E0F83E0003FF07C000000007C1FF83FF00000F83E007C1FFFFFF003E0FFC00003E0003E0FFC00F801FF801FFFC1FFFFFF07FE0F83E007C1FF801FF801F0000000000FFFE0003E00000000000FFFFF00000FFC00FFFE000000F8000FFFE0FFC000001FF83FF07FE007FFF0000007C1FF83FFF801FF8000FFFFFFFC1F0001F0001FFFC000001F003FFFFFFFFFC1F00000FFC0";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "007FE0F8000F83FF07C00003E0FFC00F800007FFFFFFE000000003E0000000001F0001FFFC1FF801FFFC00FFFFF003FF003E007C1FF8000003E0F800007C1F07C1FF800007FE0F83FF07FFF003E0FFC00FFC1F003E007C00003E0FFFFF07FE007C00FFC1FF8000F8000F801F07C1FF8000FFFFF07FFF003E007C00FFFFFFFC00FFC0007C1F003E007FFFF83FF0000007FFFF83FFF801FFFC00FFFE007FFFF801F003E0FFC0007C00FFFFFF83E0003FF07C00003FF0000007FE0FFFE0FFC00FFFFF0000007C1F003FF003E007C1FFFC1F07FE000000F80000000007FE007FE0F801F07C00F83E0FFC1FFFC00FFFE007C1F0001F0001FFFFE0FFFFF07C0007FE0F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFC00003FF003E0FFFFF003E007C0007FE007FE0003FFFFFE0F83FF07FFFFFFFF003E007FE007C00003E0FFFE0F83E0FFC1F003FFFFFE0FFC0007C0007C1F07FFF0001FFFC00F83E007FE00001FFFC1FF801F07FFFF800007C1FFFFFF07C1F00000F83E0FFC00F800000000F83FFF83FF07FE0F83E0FFC1FFFC00F83FF07FFFFFC0007C00FFC00FFC00003FF003FFFFFE007C1F003E007C00FFC1F00000FFFFFFFC1F0001F003FFFFC1F07C0007FE007C1FF83FFFFC1F07FE007FE000000F83FF07FFF00000FFC00F83E0F83E0003E0F8000FFC0007C00FFFE007FFFFFFE007C00FFFFF07FE0003FF003E007C0007C00FFC0007FE00001FFFFE0FFC0007F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FFF83FF07FFF003FFFFFE0003FF07FFFF8000F801FF83FF0001F07C00003FFF83E007C1F07FFF07FFF07C000000007FFFFFFE000000FFFE000000003FF07C1F00000003FFF83E0003FFF8000003E0003E0F83E0FFFE0FFC1F07FE0F83FFFFFE00001FFFC1F003FF07FE007C0007C1F07FE0003E0FFC1F0001F07FFFFFFE0003FFFFC00F83FF003E00001FFFFFFFFFE0F801FF83E007C1FFFFE000000F800007C00FFFFFFFC1FFFFFFFFFFFF83E007FFFFFFFFF801F07FFF07FE007FFF0001F07C000000007FFFF800007FFF003E0FFC00003FFFFC0007C0007FE007FE0F8000FFC00F83E0F83E0F801F00000F83E007C00F800007FFF003FF0000007FFFF83E0";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .mem_init4 = "FFC1FF83FFFFC1FFFFE007C00F83FF0001F07C00FFC1FF8000FFC00003FFF8000FFFFFF83FF07FE000000FFC1F07FE0FFC1FFFC1FFFC00FFC1FF83E0F801F00000003FF07FE007FFF003FF07C00F8000F801FFFC00003FF003FF003FF07FFF07FFF07C00FFFFFF801FF83FF07C1FF801FF83FFF83E0FFFE0F83E0003FF07C1F003E007C1FF801F07FE000000F800007C1F0001FF8000F8000FFC1F00000F801FF801FF800007C1FF801F07C000001F07C1FF83FF07FFF07FFF0001FF83FFF8000F8000003E0F83FFFFFFF07C1F003FF0000007FFFFFFE007FFF003FF07FE007C1FFFFFF003E007C1F07C00003FF07FE007FE007C1F000000001FF801FFFC00FF";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "FE0F83FF003FF003E0FFC1F00000003FFFFC1F07FE000000F800007FE0FFC00F800007FE00001F0001F07C00003FF003E0003E007C1F003FFF801FF83FFFFFE0F83FFF83FF07FFFFFFE007FE000000003E007C1F003E0FFC1FFFFE0003E0003E0003E0F80000001FFFC1F00000003E0F83E0003FF07C000000007C1FF83FF00000F83E007C1FFFFFF003E0FFC00003E0003E0FFC00F801FF801FFFC1FFFFFF07FE0F83E007C1FF801FF801F0000000000FFFE0003E00000000000FFFFF00000FFC00FFFE000000F8000FFFE0FFC000001FF83FF07FE007FFF0000007C1FF83FFF801FF8000FFFFFFFC1F0001F0001FFFC000001F003FFFFFFFFFC1F00000FFC0";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "007FE0F8000F83FF07C00003E0FFC00F800007FFFFFFE000000003E0000000001F0001FFFC1FF801FFFC00FFFFF003FF003E007C1FF8000003E0F800007C1F07C1FF800007FE0F83FF07FFF003E0FFC00FFC1F003E007C00003E0FFFFF07FE007C00FFC1FF8000F8000F801F07C1FF8000FFFFF07FFF003E007C00FFFFFFFC00FFC0007C1F003E007FFFF83FF0000007FFFF83FFF801FFFC00FFFE007FFFF801F003E0FFC0007C00FFFFFF83E0003FF07C00003FF0000007FE0FFFE0FFC00FFFFF0000007C1F003FF003E007C1FFFC1F07FE000000F80000000007FE007FE0F801F07C00F83E0FFC1FFFC00FFFE007C1F0001F0001FFFFE0FFFFF07C0007FE0F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFC00003FF003E0FFFFF003E007C0007FE007FE0003FFFFFE0F83FF07FFFFFFFF003E007FE007C00003E0FFFE0F83E0FFC1F003FFFFFE0FFC0007C0007C1F07FFF0001FFFC00F83E007FE00001FFFC1FF801F07FFFF800007C1FFFFFF07C1F00000F83E0FFC00F800000000F83FFF83FF07FE0F83E0FFC1FFFC00F83FF07FFFFFC0007C00FFC00FFC00003FF003FFFFFE007C1F003E007C00FFC1F00000FFFFFFFC1F0001F003FFFFC1F07C0007FE007C1FF83FFFFC1F07FE007FE000000F83FF07FFF00000FFC00F83E0F83E0003E0F8000FFC0007C00FFFE007FFFFFFE007C00FFFFF07FE0003FF003E007C0007C00FFC0007FE00001FFFFE0FFC0007F";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "FFF83FF07FFF003FFFFFE0003FF07FFFF8000F801FF83FF0001F07C00003FFF83E007C1F07FFF07FFF07C000000007FFFFFFE000000FFFE000000003FF07C1F00000003FFF83E0003FFF8000003E0003E0F83E0FFFE0FFC1F07FE0F83FFFFFE00001FFFC1F003FF07FE007C0007C1F07FE0003E0FFC1F0001F07FFFFFFE0003FFFFC00F83FF003E00001FFFFFFFFFE0F801FF83E007C1FFFFE000000F800007C00FFFFFFFC1FFFFFFFFFFFF83E007FFFFFFFFF801F07FFF07FE007FFF0001F07C000000007FFFF800007FFF003E0FFC00003FFFFC0007C0007FE007FE0F8000FFC00F83E0F83E0F801F00000F83E007C00F800007FFF003FF0000007FFFF83E0";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\D0|layer2_weight_address [10],\D0|layer2_weight_address [9],\D0|layer2_weight_address [8],\D0|layer2_weight_address [7],\D0|layer2_weight_address [6],\D0|layer2_weight_address [5],\D0|layer2_weight_address [4],\D0|layer2_weight_address [3],\D0|layer2_weight_address [2],
\D0|layer2_weight_address [1],\D0|layer2_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 5;
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .mem_init4 = "18C031806318C0318C6000C00180630000300C0018C031800018C00000631800018C631806300C600000018C0300C6018C0318C0318C0018C031806018003000000006300C6000C630006300C00180001800318C0000063000630006300C6300C6300C0018C63180031806300C0318003180631806018C60180600006300C030006000C031800300C60000001800000C0300003180001800018C030000018003180031800000C031800300C000000300C031806300C6300C6300003180631800018000000601806318C6300C03000630000000C6318C6000C630006300C6000C0318C630006000C0300C000006300C6000C6000C0300000000031800318C0018";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "C6018063000630006018C03000000006318C0300C60000001800000C6018C001800000C60000030000300C0000063000600006000C0300063180031806318C60180631806300C6318C6000C60000000006000C030006018C0318C60000600006000060180000000318C030000000060180600006300C000000000C0318063000001806000C0318C630006018C00000600006018C00180031800318C0318C6300C601806000C031800318003000000000018C6000060000000000018C630000018C0018C60000001800018C6018C00000031806300C6000C630000000C0318063180031800018C6318C03000030000318C00000030006318C6318C030000018C0";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "000C60180001806300C000006018C001800000C6318C60000000006000000000030000318C031800318C0018C63000630006000C0318000000601800000C0300C031800000C601806300C630006018C0018C030006000C000006018C6300C6000C0018C0318000180001800300C031800018C6300C630006000C0018C6318C0018C0000C030006000C63180630000000C63180631800318C0018C6000C63180030006018C0000C0018C63180600006300C00000630000000C6018C6018C0018C630000000C03000630006000C0318C0300C6000000180000000000C6000C601800300C001806018C0318C0018C6000C03000030000318C6018C6300C0000C601";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "8C6318C00000630006018C630006000C0000C6000C600006318C601806300C6318C630006000C6000C000006018C601806018C030006318C6018C0000C0000C0300C630000318C001806000C600000318C031800300C631800000C0318C6300C03000001806018C001800000000180631806300C601806018C0318C001806300C6318C0000C0018C0018C00000630006318C6000C030006000C0018C030000018C6318C03000030006318C0300C0000C6000C031806318C0300C6000C60000001806300C630000018C001806018060000601800018C0000C0018C6000C6318C6000C0018C6300C60000630006000C0000C0018C0000C600000318C6018C0000C";
defparam \weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "631806300C630006318C600006300C631800018003180630000300C00000631806000C0300C6300C6300C000000000C6318C600000018C60000000006300C03000000006318060000631800000060000601806018C6018C0300C601806318C600000318C030006300C6000C0000C0300C600006018C030000300C6318C600006318C0018063000600000318C6318C60180031806000C0318C60000001800000C0018C6318C0318C6318C631806000C6318C631800300C6300C6000C630000300C000000000C631800000C630006018C000006318C0000C0000C6000C601800018C00180601806018003000001806000C001800000C63000630000000C6318060";
// synopsys translate_on

// Location: DSP_X20_Y35_N0
cyclonev_mac \D0|Mult1~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a30 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a29 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a28 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a27 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a26 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a25 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a24 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a23 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a22 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a21 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a20 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a19 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a18 }),
	.ay({\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a17 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a16 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a15~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a14 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a13 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a12 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a11 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a10~portadataout ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a9 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a8 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a7 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a6 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a5~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a4 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a3 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a2 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a1 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.az(26'b00000000000000000000000000),
	.bx({\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a29 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a28 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a27 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a26 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a24 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a23 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a22 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a21 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20~portadataout ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a19 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a18 }),
	.by({\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a17 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a16 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a15 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a14 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a13 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a12 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a11 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a10 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a9 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a8 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a7 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a6 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a5 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a4 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a3 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a2 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a1 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult1~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult1~136 .accumulate_clock = "none";
defparam \D0|Mult1~136 .ax_clock = "none";
defparam \D0|Mult1~136 .ax_width = 18;
defparam \D0|Mult1~136 .ay_scan_in_clock = "none";
defparam \D0|Mult1~136 .ay_scan_in_width = 18;
defparam \D0|Mult1~136 .ay_use_scan_in = "false";
defparam \D0|Mult1~136 .az_clock = "none";
defparam \D0|Mult1~136 .bx_clock = "none";
defparam \D0|Mult1~136 .bx_width = 18;
defparam \D0|Mult1~136 .by_clock = "none";
defparam \D0|Mult1~136 .by_use_scan_in = "false";
defparam \D0|Mult1~136 .by_width = 18;
defparam \D0|Mult1~136 .bz_clock = "none";
defparam \D0|Mult1~136 .coef_a_0 = 0;
defparam \D0|Mult1~136 .coef_a_1 = 0;
defparam \D0|Mult1~136 .coef_a_2 = 0;
defparam \D0|Mult1~136 .coef_a_3 = 0;
defparam \D0|Mult1~136 .coef_a_4 = 0;
defparam \D0|Mult1~136 .coef_a_5 = 0;
defparam \D0|Mult1~136 .coef_a_6 = 0;
defparam \D0|Mult1~136 .coef_a_7 = 0;
defparam \D0|Mult1~136 .coef_b_0 = 0;
defparam \D0|Mult1~136 .coef_b_1 = 0;
defparam \D0|Mult1~136 .coef_b_2 = 0;
defparam \D0|Mult1~136 .coef_b_3 = 0;
defparam \D0|Mult1~136 .coef_b_4 = 0;
defparam \D0|Mult1~136 .coef_b_5 = 0;
defparam \D0|Mult1~136 .coef_b_6 = 0;
defparam \D0|Mult1~136 .coef_b_7 = 0;
defparam \D0|Mult1~136 .coef_sel_a_clock = "none";
defparam \D0|Mult1~136 .coef_sel_b_clock = "none";
defparam \D0|Mult1~136 .delay_scan_out_ay = "false";
defparam \D0|Mult1~136 .delay_scan_out_by = "false";
defparam \D0|Mult1~136 .enable_double_accum = "false";
defparam \D0|Mult1~136 .load_const_clock = "none";
defparam \D0|Mult1~136 .load_const_value = 0;
defparam \D0|Mult1~136 .mode_sub_location = 0;
defparam \D0|Mult1~136 .negate_clock = "none";
defparam \D0|Mult1~136 .operand_source_max = "input";
defparam \D0|Mult1~136 .operand_source_may = "input";
defparam \D0|Mult1~136 .operand_source_mbx = "input";
defparam \D0|Mult1~136 .operand_source_mby = "input";
defparam \D0|Mult1~136 .operation_mode = "m18x18_sumof2";
defparam \D0|Mult1~136 .output_clock = "none";
defparam \D0|Mult1~136 .preadder_subtract_a = "false";
defparam \D0|Mult1~136 .preadder_subtract_b = "false";
defparam \D0|Mult1~136 .result_a_width = 64;
defparam \D0|Mult1~136 .signed_max = "true";
defparam \D0|Mult1~136 .signed_may = "false";
defparam \D0|Mult1~136 .signed_mbx = "true";
defparam \D0|Mult1~136 .signed_mby = "false";
defparam \D0|Mult1~136 .sub_clock = "none";
defparam \D0|Mult1~136 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y33_N0
cyclonev_mac \D0|Mult1~822 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a30~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a29 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a28 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a27 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a26 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a25~portadataout ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a24 ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a23 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a22 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a21 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a20~portadataout ,
\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a19 ,\weightRAM_2|layer2_ram_rtl_0|auto_generated|ram_block1a18 }),
	.ay({\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a30 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a29 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a28 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a27 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a26 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a25 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a24 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a23 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a22 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a21 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a20 ,\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a19 ,
\resultRAM_1|layer1Result_ram_rtl_0|auto_generated|ram_block1a18 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult1~822_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult1~822 .accumulate_clock = "none";
defparam \D0|Mult1~822 .ax_clock = "none";
defparam \D0|Mult1~822 .ax_width = 18;
defparam \D0|Mult1~822 .ay_scan_in_clock = "none";
defparam \D0|Mult1~822 .ay_scan_in_width = 19;
defparam \D0|Mult1~822 .ay_use_scan_in = "false";
defparam \D0|Mult1~822 .az_clock = "none";
defparam \D0|Mult1~822 .bx_clock = "none";
defparam \D0|Mult1~822 .by_clock = "none";
defparam \D0|Mult1~822 .by_use_scan_in = "false";
defparam \D0|Mult1~822 .bz_clock = "none";
defparam \D0|Mult1~822 .coef_a_0 = 0;
defparam \D0|Mult1~822 .coef_a_1 = 0;
defparam \D0|Mult1~822 .coef_a_2 = 0;
defparam \D0|Mult1~822 .coef_a_3 = 0;
defparam \D0|Mult1~822 .coef_a_4 = 0;
defparam \D0|Mult1~822 .coef_a_5 = 0;
defparam \D0|Mult1~822 .coef_a_6 = 0;
defparam \D0|Mult1~822 .coef_a_7 = 0;
defparam \D0|Mult1~822 .coef_b_0 = 0;
defparam \D0|Mult1~822 .coef_b_1 = 0;
defparam \D0|Mult1~822 .coef_b_2 = 0;
defparam \D0|Mult1~822 .coef_b_3 = 0;
defparam \D0|Mult1~822 .coef_b_4 = 0;
defparam \D0|Mult1~822 .coef_b_5 = 0;
defparam \D0|Mult1~822 .coef_b_6 = 0;
defparam \D0|Mult1~822 .coef_b_7 = 0;
defparam \D0|Mult1~822 .coef_sel_a_clock = "none";
defparam \D0|Mult1~822 .coef_sel_b_clock = "none";
defparam \D0|Mult1~822 .delay_scan_out_ay = "false";
defparam \D0|Mult1~822 .delay_scan_out_by = "false";
defparam \D0|Mult1~822 .enable_double_accum = "false";
defparam \D0|Mult1~822 .load_const_clock = "none";
defparam \D0|Mult1~822 .load_const_value = 0;
defparam \D0|Mult1~822 .mode_sub_location = 0;
defparam \D0|Mult1~822 .negate_clock = "none";
defparam \D0|Mult1~822 .operand_source_max = "input";
defparam \D0|Mult1~822 .operand_source_may = "input";
defparam \D0|Mult1~822 .operand_source_mbx = "input";
defparam \D0|Mult1~822 .operand_source_mby = "input";
defparam \D0|Mult1~822 .operation_mode = "m18x18_full";
defparam \D0|Mult1~822 .output_clock = "none";
defparam \D0|Mult1~822 .preadder_subtract_a = "false";
defparam \D0|Mult1~822 .preadder_subtract_b = "false";
defparam \D0|Mult1~822 .result_a_width = 64;
defparam \D0|Mult1~822 .signed_max = "true";
defparam \D0|Mult1~822 .signed_may = "true";
defparam \D0|Mult1~822 .signed_mbx = "false";
defparam \D0|Mult1~822 .signed_mby = "false";
defparam \D0|Mult1~822 .sub_clock = "none";
defparam \D0|Mult1~822 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N3
cyclonev_lcell_comb \D0|Mult1~1272 (
// Equation(s):
// \D0|Mult1~1272_sumout  = SUM(( !\D0|Mult1~478  $ (!\D0|tempResultRAM_2 [-33]) ) + ( \D0|Mult1~1278  ) + ( \D0|Mult1~1277  ))
// \D0|Mult1~1273  = CARRY(( !\D0|Mult1~478  $ (!\D0|tempResultRAM_2 [-33]) ) + ( \D0|Mult1~1278  ) + ( \D0|Mult1~1277  ))
// \D0|Mult1~1274  = SHARE((\D0|Mult1~478  & \D0|tempResultRAM_2 [-33]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Mult1~478 ),
	.datad(!\D0|tempResultRAM_2 [-33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1277 ),
	.sharein(\D0|Mult1~1278 ),
	.combout(),
	.sumout(\D0|Mult1~1272_sumout ),
	.cout(\D0|Mult1~1273 ),
	.shareout(\D0|Mult1~1274 ));
// synopsys translate_off
defparam \D0|Mult1~1272 .extended_lut = "off";
defparam \D0|Mult1~1272 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult1~1272 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N6
cyclonev_lcell_comb \D0|Mult1~1268 (
// Equation(s):
// \D0|Mult1~1268_sumout  = SUM(( !\D0|tempResultRAM_2 [-32] $ (!\D0|Mult1~479 ) ) + ( \D0|Mult1~1274  ) + ( \D0|Mult1~1273  ))
// \D0|Mult1~1269  = CARRY(( !\D0|tempResultRAM_2 [-32] $ (!\D0|Mult1~479 ) ) + ( \D0|Mult1~1274  ) + ( \D0|Mult1~1273  ))
// \D0|Mult1~1270  = SHARE((\D0|tempResultRAM_2 [-32] & \D0|Mult1~479 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-32]),
	.datac(!\D0|Mult1~479 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1273 ),
	.sharein(\D0|Mult1~1274 ),
	.combout(),
	.sumout(\D0|Mult1~1268_sumout ),
	.cout(\D0|Mult1~1269 ),
	.shareout(\D0|Mult1~1270 ));
// synopsys translate_off
defparam \D0|Mult1~1268 .extended_lut = "off";
defparam \D0|Mult1~1268 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1268 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N9
cyclonev_lcell_comb \D0|Mult1~1260 (
// Equation(s):
// \D0|Mult1~1260_sumout  = SUM(( !\D0|tempResultRAM_2 [-31] $ (!\D0|Mult1~480 ) ) + ( \D0|Mult1~1270  ) + ( \D0|Mult1~1269  ))
// \D0|Mult1~1261  = CARRY(( !\D0|tempResultRAM_2 [-31] $ (!\D0|Mult1~480 ) ) + ( \D0|Mult1~1270  ) + ( \D0|Mult1~1269  ))
// \D0|Mult1~1262  = SHARE((\D0|tempResultRAM_2 [-31] & \D0|Mult1~480 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [-31]),
	.datad(!\D0|Mult1~480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1269 ),
	.sharein(\D0|Mult1~1270 ),
	.combout(),
	.sumout(\D0|Mult1~1260_sumout ),
	.cout(\D0|Mult1~1261 ),
	.shareout(\D0|Mult1~1262 ));
// synopsys translate_off
defparam \D0|Mult1~1260 .extended_lut = "off";
defparam \D0|Mult1~1260 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult1~1260 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N12
cyclonev_lcell_comb \D0|Mult1~1252 (
// Equation(s):
// \D0|Mult1~1252_sumout  = SUM(( !\D0|tempResultRAM_2 [-30] $ (!\D0|Mult1~481 ) ) + ( \D0|Mult1~1262  ) + ( \D0|Mult1~1261  ))
// \D0|Mult1~1253  = CARRY(( !\D0|tempResultRAM_2 [-30] $ (!\D0|Mult1~481 ) ) + ( \D0|Mult1~1262  ) + ( \D0|Mult1~1261  ))
// \D0|Mult1~1254  = SHARE((\D0|tempResultRAM_2 [-30] & \D0|Mult1~481 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-30]),
	.datac(!\D0|Mult1~481 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1261 ),
	.sharein(\D0|Mult1~1262 ),
	.combout(),
	.sumout(\D0|Mult1~1252_sumout ),
	.cout(\D0|Mult1~1253 ),
	.shareout(\D0|Mult1~1254 ));
// synopsys translate_off
defparam \D0|Mult1~1252 .extended_lut = "off";
defparam \D0|Mult1~1252 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1252 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N15
cyclonev_lcell_comb \D0|Mult1~1244 (
// Equation(s):
// \D0|Mult1~1244_sumout  = SUM(( !\D0|Mult1~482  $ (!\D0|tempResultRAM_2 [-29]) ) + ( \D0|Mult1~1254  ) + ( \D0|Mult1~1253  ))
// \D0|Mult1~1245  = CARRY(( !\D0|Mult1~482  $ (!\D0|tempResultRAM_2 [-29]) ) + ( \D0|Mult1~1254  ) + ( \D0|Mult1~1253  ))
// \D0|Mult1~1246  = SHARE((\D0|Mult1~482  & \D0|tempResultRAM_2 [-29]))

	.dataa(!\D0|Mult1~482 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [-29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1253 ),
	.sharein(\D0|Mult1~1254 ),
	.combout(),
	.sumout(\D0|Mult1~1244_sumout ),
	.cout(\D0|Mult1~1245 ),
	.shareout(\D0|Mult1~1246 ));
// synopsys translate_off
defparam \D0|Mult1~1244 .extended_lut = "off";
defparam \D0|Mult1~1244 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~1244 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N18
cyclonev_lcell_comb \D0|Mult1~1236 (
// Equation(s):
// \D0|Mult1~1236_sumout  = SUM(( !\D0|tempResultRAM_2 [-28] $ (!\D0|Mult1~483 ) ) + ( \D0|Mult1~1246  ) + ( \D0|Mult1~1245  ))
// \D0|Mult1~1237  = CARRY(( !\D0|tempResultRAM_2 [-28] $ (!\D0|Mult1~483 ) ) + ( \D0|Mult1~1246  ) + ( \D0|Mult1~1245  ))
// \D0|Mult1~1238  = SHARE((\D0|tempResultRAM_2 [-28] & \D0|Mult1~483 ))

	.dataa(!\D0|tempResultRAM_2 [-28]),
	.datab(gnd),
	.datac(!\D0|Mult1~483 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1245 ),
	.sharein(\D0|Mult1~1246 ),
	.combout(),
	.sumout(\D0|Mult1~1236_sumout ),
	.cout(\D0|Mult1~1237 ),
	.shareout(\D0|Mult1~1238 ));
// synopsys translate_off
defparam \D0|Mult1~1236 .extended_lut = "off";
defparam \D0|Mult1~1236 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~1236 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N21
cyclonev_lcell_comb \D0|Mult1~1228 (
// Equation(s):
// \D0|Mult1~1228_sumout  = SUM(( !\D0|tempResultRAM_2 [-27] $ (!\D0|Mult1~484 ) ) + ( \D0|Mult1~1238  ) + ( \D0|Mult1~1237  ))
// \D0|Mult1~1229  = CARRY(( !\D0|tempResultRAM_2 [-27] $ (!\D0|Mult1~484 ) ) + ( \D0|Mult1~1238  ) + ( \D0|Mult1~1237  ))
// \D0|Mult1~1230  = SHARE((\D0|tempResultRAM_2 [-27] & \D0|Mult1~484 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [-27]),
	.datad(!\D0|Mult1~484 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1237 ),
	.sharein(\D0|Mult1~1238 ),
	.combout(),
	.sumout(\D0|Mult1~1228_sumout ),
	.cout(\D0|Mult1~1229 ),
	.shareout(\D0|Mult1~1230 ));
// synopsys translate_off
defparam \D0|Mult1~1228 .extended_lut = "off";
defparam \D0|Mult1~1228 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult1~1228 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N24
cyclonev_lcell_comb \D0|Mult1~1220 (
// Equation(s):
// \D0|Mult1~1220_sumout  = SUM(( !\D0|Mult1~485  $ (!\D0|tempResultRAM_2 [-26]) ) + ( \D0|Mult1~1230  ) + ( \D0|Mult1~1229  ))
// \D0|Mult1~1221  = CARRY(( !\D0|Mult1~485  $ (!\D0|tempResultRAM_2 [-26]) ) + ( \D0|Mult1~1230  ) + ( \D0|Mult1~1229  ))
// \D0|Mult1~1222  = SHARE((\D0|Mult1~485  & \D0|tempResultRAM_2 [-26]))

	.dataa(gnd),
	.datab(!\D0|Mult1~485 ),
	.datac(!\D0|tempResultRAM_2 [-26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1229 ),
	.sharein(\D0|Mult1~1230 ),
	.combout(),
	.sumout(\D0|Mult1~1220_sumout ),
	.cout(\D0|Mult1~1221 ),
	.shareout(\D0|Mult1~1222 ));
// synopsys translate_off
defparam \D0|Mult1~1220 .extended_lut = "off";
defparam \D0|Mult1~1220 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1220 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N27
cyclonev_lcell_comb \D0|Mult1~1212 (
// Equation(s):
// \D0|Mult1~1212_sumout  = SUM(( !\D0|tempResultRAM_2 [-25] $ (!\D0|Mult1~486 ) ) + ( \D0|Mult1~1222  ) + ( \D0|Mult1~1221  ))
// \D0|Mult1~1213  = CARRY(( !\D0|tempResultRAM_2 [-25] $ (!\D0|Mult1~486 ) ) + ( \D0|Mult1~1222  ) + ( \D0|Mult1~1221  ))
// \D0|Mult1~1214  = SHARE((\D0|tempResultRAM_2 [-25] & \D0|Mult1~486 ))

	.dataa(!\D0|tempResultRAM_2 [-25]),
	.datab(gnd),
	.datac(!\D0|Mult1~486 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1221 ),
	.sharein(\D0|Mult1~1222 ),
	.combout(),
	.sumout(\D0|Mult1~1212_sumout ),
	.cout(\D0|Mult1~1213 ),
	.shareout(\D0|Mult1~1214 ));
// synopsys translate_off
defparam \D0|Mult1~1212 .extended_lut = "off";
defparam \D0|Mult1~1212 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~1212 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N30
cyclonev_lcell_comb \D0|Mult1~1204 (
// Equation(s):
// \D0|Mult1~1204_sumout  = SUM(( !\D0|Mult1~487  $ (!\D0|tempResultRAM_2 [-24]) ) + ( \D0|Mult1~1214  ) + ( \D0|Mult1~1213  ))
// \D0|Mult1~1205  = CARRY(( !\D0|Mult1~487  $ (!\D0|tempResultRAM_2 [-24]) ) + ( \D0|Mult1~1214  ) + ( \D0|Mult1~1213  ))
// \D0|Mult1~1206  = SHARE((\D0|Mult1~487  & \D0|tempResultRAM_2 [-24]))

	.dataa(gnd),
	.datab(!\D0|Mult1~487 ),
	.datac(!\D0|tempResultRAM_2 [-24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1213 ),
	.sharein(\D0|Mult1~1214 ),
	.combout(),
	.sumout(\D0|Mult1~1204_sumout ),
	.cout(\D0|Mult1~1205 ),
	.shareout(\D0|Mult1~1206 ));
// synopsys translate_off
defparam \D0|Mult1~1204 .extended_lut = "off";
defparam \D0|Mult1~1204 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1204 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N33
cyclonev_lcell_comb \D0|Mult1~1196 (
// Equation(s):
// \D0|Mult1~1196_sumout  = SUM(( !\D0|tempResultRAM_2 [-23] $ (!\D0|Mult1~488 ) ) + ( \D0|Mult1~1206  ) + ( \D0|Mult1~1205  ))
// \D0|Mult1~1197  = CARRY(( !\D0|tempResultRAM_2 [-23] $ (!\D0|Mult1~488 ) ) + ( \D0|Mult1~1206  ) + ( \D0|Mult1~1205  ))
// \D0|Mult1~1198  = SHARE((\D0|tempResultRAM_2 [-23] & \D0|Mult1~488 ))

	.dataa(!\D0|tempResultRAM_2 [-23]),
	.datab(gnd),
	.datac(!\D0|Mult1~488 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1205 ),
	.sharein(\D0|Mult1~1206 ),
	.combout(),
	.sumout(\D0|Mult1~1196_sumout ),
	.cout(\D0|Mult1~1197 ),
	.shareout(\D0|Mult1~1198 ));
// synopsys translate_off
defparam \D0|Mult1~1196 .extended_lut = "off";
defparam \D0|Mult1~1196 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~1196 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N36
cyclonev_lcell_comb \D0|Mult1~1188 (
// Equation(s):
// \D0|Mult1~1188_sumout  = SUM(( !\D0|tempResultRAM_2 [-22] $ (!\D0|Mult1~489 ) ) + ( \D0|Mult1~1198  ) + ( \D0|Mult1~1197  ))
// \D0|Mult1~1189  = CARRY(( !\D0|tempResultRAM_2 [-22] $ (!\D0|Mult1~489 ) ) + ( \D0|Mult1~1198  ) + ( \D0|Mult1~1197  ))
// \D0|Mult1~1190  = SHARE((\D0|tempResultRAM_2 [-22] & \D0|Mult1~489 ))

	.dataa(!\D0|tempResultRAM_2 [-22]),
	.datab(!\D0|Mult1~489 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1197 ),
	.sharein(\D0|Mult1~1198 ),
	.combout(),
	.sumout(\D0|Mult1~1188_sumout ),
	.cout(\D0|Mult1~1189 ),
	.shareout(\D0|Mult1~1190 ));
// synopsys translate_off
defparam \D0|Mult1~1188 .extended_lut = "off";
defparam \D0|Mult1~1188 .lut_mask = 64'h0000111100006666;
defparam \D0|Mult1~1188 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N39
cyclonev_lcell_comb \D0|Mult1~1180 (
// Equation(s):
// \D0|Mult1~1180_sumout  = SUM(( !\D0|tempResultRAM_2 [-21] $ (!\D0|Mult1~490 ) ) + ( \D0|Mult1~1190  ) + ( \D0|Mult1~1189  ))
// \D0|Mult1~1181  = CARRY(( !\D0|tempResultRAM_2 [-21] $ (!\D0|Mult1~490 ) ) + ( \D0|Mult1~1190  ) + ( \D0|Mult1~1189  ))
// \D0|Mult1~1182  = SHARE((\D0|tempResultRAM_2 [-21] & \D0|Mult1~490 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [-21]),
	.datad(!\D0|Mult1~490 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1189 ),
	.sharein(\D0|Mult1~1190 ),
	.combout(),
	.sumout(\D0|Mult1~1180_sumout ),
	.cout(\D0|Mult1~1181 ),
	.shareout(\D0|Mult1~1182 ));
// synopsys translate_off
defparam \D0|Mult1~1180 .extended_lut = "off";
defparam \D0|Mult1~1180 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult1~1180 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N42
cyclonev_lcell_comb \D0|Mult1~1172 (
// Equation(s):
// \D0|Mult1~1172_sumout  = SUM(( !\D0|tempResultRAM_2 [-20] $ (!\D0|Mult1~491 ) ) + ( \D0|Mult1~1182  ) + ( \D0|Mult1~1181  ))
// \D0|Mult1~1173  = CARRY(( !\D0|tempResultRAM_2 [-20] $ (!\D0|Mult1~491 ) ) + ( \D0|Mult1~1182  ) + ( \D0|Mult1~1181  ))
// \D0|Mult1~1174  = SHARE((\D0|tempResultRAM_2 [-20] & \D0|Mult1~491 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-20]),
	.datac(!\D0|Mult1~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1181 ),
	.sharein(\D0|Mult1~1182 ),
	.combout(),
	.sumout(\D0|Mult1~1172_sumout ),
	.cout(\D0|Mult1~1173 ),
	.shareout(\D0|Mult1~1174 ));
// synopsys translate_off
defparam \D0|Mult1~1172 .extended_lut = "off";
defparam \D0|Mult1~1172 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1172 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N45
cyclonev_lcell_comb \D0|Mult1~1164 (
// Equation(s):
// \D0|Mult1~1164_sumout  = SUM(( !\D0|Mult1~492  $ (!\D0|tempResultRAM_2 [-19]) ) + ( \D0|Mult1~1174  ) + ( \D0|Mult1~1173  ))
// \D0|Mult1~1165  = CARRY(( !\D0|Mult1~492  $ (!\D0|tempResultRAM_2 [-19]) ) + ( \D0|Mult1~1174  ) + ( \D0|Mult1~1173  ))
// \D0|Mult1~1166  = SHARE((\D0|Mult1~492  & \D0|tempResultRAM_2 [-19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Mult1~492 ),
	.datad(!\D0|tempResultRAM_2 [-19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1173 ),
	.sharein(\D0|Mult1~1174 ),
	.combout(),
	.sumout(\D0|Mult1~1164_sumout ),
	.cout(\D0|Mult1~1165 ),
	.shareout(\D0|Mult1~1166 ));
// synopsys translate_off
defparam \D0|Mult1~1164 .extended_lut = "off";
defparam \D0|Mult1~1164 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult1~1164 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N48
cyclonev_lcell_comb \D0|Mult1~1156 (
// Equation(s):
// \D0|Mult1~1156_sumout  = SUM(( !\D0|Mult1~493  $ (!\D0|tempResultRAM_2 [-18]) ) + ( \D0|Mult1~1166  ) + ( \D0|Mult1~1165  ))
// \D0|Mult1~1157  = CARRY(( !\D0|Mult1~493  $ (!\D0|tempResultRAM_2 [-18]) ) + ( \D0|Mult1~1166  ) + ( \D0|Mult1~1165  ))
// \D0|Mult1~1158  = SHARE((\D0|Mult1~493  & \D0|tempResultRAM_2 [-18]))

	.dataa(gnd),
	.datab(!\D0|Mult1~493 ),
	.datac(!\D0|tempResultRAM_2 [-18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1165 ),
	.sharein(\D0|Mult1~1166 ),
	.combout(),
	.sumout(\D0|Mult1~1156_sumout ),
	.cout(\D0|Mult1~1157 ),
	.shareout(\D0|Mult1~1158 ));
// synopsys translate_off
defparam \D0|Mult1~1156 .extended_lut = "off";
defparam \D0|Mult1~1156 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult1~1156 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N51
cyclonev_lcell_comb \D0|Mult1~57 (
// Equation(s):
// \D0|Mult1~57_sumout  = SUM(( !\D0|tempResultRAM_2 [-17] $ (!\D0|Mult1~494 ) ) + ( \D0|Mult1~1158  ) + ( \D0|Mult1~1157  ))
// \D0|Mult1~58  = CARRY(( !\D0|tempResultRAM_2 [-17] $ (!\D0|Mult1~494 ) ) + ( \D0|Mult1~1158  ) + ( \D0|Mult1~1157  ))
// \D0|Mult1~59  = SHARE((\D0|tempResultRAM_2 [-17] & \D0|Mult1~494 ))

	.dataa(!\D0|tempResultRAM_2 [-17]),
	.datab(gnd),
	.datac(!\D0|Mult1~494 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1157 ),
	.sharein(\D0|Mult1~1158 ),
	.combout(),
	.sumout(\D0|Mult1~57_sumout ),
	.cout(\D0|Mult1~58 ),
	.shareout(\D0|Mult1~59 ));
// synopsys translate_off
defparam \D0|Mult1~57 .extended_lut = "off";
defparam \D0|Mult1~57 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult1~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N54
cyclonev_lcell_comb \D0|Mult1~61 (
// Equation(s):
// \D0|Mult1~61_sumout  = SUM(( !\D0|tempResultRAM_2 [-16] $ (!\D0|Mult1~495  $ (\D0|Mult1~136_resulta )) ) + ( \D0|Mult1~59  ) + ( \D0|Mult1~58  ))
// \D0|Mult1~62  = CARRY(( !\D0|tempResultRAM_2 [-16] $ (!\D0|Mult1~495  $ (\D0|Mult1~136_resulta )) ) + ( \D0|Mult1~59  ) + ( \D0|Mult1~58  ))
// \D0|Mult1~63  = SHARE((!\D0|tempResultRAM_2 [-16] & (\D0|Mult1~495  & \D0|Mult1~136_resulta )) # (\D0|tempResultRAM_2 [-16] & ((\D0|Mult1~136_resulta ) # (\D0|Mult1~495 ))))

	.dataa(!\D0|tempResultRAM_2 [-16]),
	.datab(gnd),
	.datac(!\D0|Mult1~495 ),
	.datad(!\D0|Mult1~136_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~58 ),
	.sharein(\D0|Mult1~59 ),
	.combout(),
	.sumout(\D0|Mult1~61_sumout ),
	.cout(\D0|Mult1~62 ),
	.shareout(\D0|Mult1~63 ));
// synopsys translate_off
defparam \D0|Mult1~61 .extended_lut = "off";
defparam \D0|Mult1~61 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y37_N56
dffeas \D0|tempResultRAM_2[-16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N57
cyclonev_lcell_comb \D0|Mult1~65 (
// Equation(s):
// \D0|Mult1~65_sumout  = SUM(( !\D0|tempResultRAM_2 [-15] $ (!\D0|Mult1~137  $ (\D0|Mult1~496 )) ) + ( \D0|Mult1~63  ) + ( \D0|Mult1~62  ))
// \D0|Mult1~66  = CARRY(( !\D0|tempResultRAM_2 [-15] $ (!\D0|Mult1~137  $ (\D0|Mult1~496 )) ) + ( \D0|Mult1~63  ) + ( \D0|Mult1~62  ))
// \D0|Mult1~67  = SHARE((!\D0|tempResultRAM_2 [-15] & (\D0|Mult1~137  & \D0|Mult1~496 )) # (\D0|tempResultRAM_2 [-15] & ((\D0|Mult1~496 ) # (\D0|Mult1~137 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-15]),
	.datac(!\D0|Mult1~137 ),
	.datad(!\D0|Mult1~496 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~62 ),
	.sharein(\D0|Mult1~63 ),
	.combout(),
	.sumout(\D0|Mult1~65_sumout ),
	.cout(\D0|Mult1~66 ),
	.shareout(\D0|Mult1~67 ));
// synopsys translate_off
defparam \D0|Mult1~65 .extended_lut = "off";
defparam \D0|Mult1~65 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y37_N59
dffeas \D0|tempResultRAM_2[-15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N0
cyclonev_lcell_comb \D0|Mult1~69 (
// Equation(s):
// \D0|Mult1~69_sumout  = SUM(( !\D0|tempResultRAM_2 [-14] $ (!\D0|Mult1~138  $ (\D0|Mult1~497 )) ) + ( \D0|Mult1~67  ) + ( \D0|Mult1~66  ))
// \D0|Mult1~70  = CARRY(( !\D0|tempResultRAM_2 [-14] $ (!\D0|Mult1~138  $ (\D0|Mult1~497 )) ) + ( \D0|Mult1~67  ) + ( \D0|Mult1~66  ))
// \D0|Mult1~71  = SHARE((!\D0|tempResultRAM_2 [-14] & (\D0|Mult1~138  & \D0|Mult1~497 )) # (\D0|tempResultRAM_2 [-14] & ((\D0|Mult1~497 ) # (\D0|Mult1~138 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-14]),
	.datac(!\D0|Mult1~138 ),
	.datad(!\D0|Mult1~497 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~66 ),
	.sharein(\D0|Mult1~67 ),
	.combout(),
	.sumout(\D0|Mult1~69_sumout ),
	.cout(\D0|Mult1~70 ),
	.shareout(\D0|Mult1~71 ));
// synopsys translate_off
defparam \D0|Mult1~69 .extended_lut = "off";
defparam \D0|Mult1~69 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N2
dffeas \D0|tempResultRAM_2[-14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N3
cyclonev_lcell_comb \D0|Mult1~73 (
// Equation(s):
// \D0|Mult1~73_sumout  = SUM(( !\D0|tempResultRAM_2 [-13] $ (!\D0|Mult1~139  $ (\D0|Mult1~498 )) ) + ( \D0|Mult1~71  ) + ( \D0|Mult1~70  ))
// \D0|Mult1~74  = CARRY(( !\D0|tempResultRAM_2 [-13] $ (!\D0|Mult1~139  $ (\D0|Mult1~498 )) ) + ( \D0|Mult1~71  ) + ( \D0|Mult1~70  ))
// \D0|Mult1~75  = SHARE((!\D0|tempResultRAM_2 [-13] & (\D0|Mult1~139  & \D0|Mult1~498 )) # (\D0|tempResultRAM_2 [-13] & ((\D0|Mult1~498 ) # (\D0|Mult1~139 ))))

	.dataa(!\D0|tempResultRAM_2 [-13]),
	.datab(gnd),
	.datac(!\D0|Mult1~139 ),
	.datad(!\D0|Mult1~498 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~70 ),
	.sharein(\D0|Mult1~71 ),
	.combout(),
	.sumout(\D0|Mult1~73_sumout ),
	.cout(\D0|Mult1~74 ),
	.shareout(\D0|Mult1~75 ));
// synopsys translate_off
defparam \D0|Mult1~73 .extended_lut = "off";
defparam \D0|Mult1~73 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N5
dffeas \D0|tempResultRAM_2[-13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N6
cyclonev_lcell_comb \D0|Mult1~77 (
// Equation(s):
// \D0|Mult1~77_sumout  = SUM(( !\D0|tempResultRAM_2 [-12] $ (!\D0|Mult1~140  $ (\D0|Mult1~499 )) ) + ( \D0|Mult1~75  ) + ( \D0|Mult1~74  ))
// \D0|Mult1~78  = CARRY(( !\D0|tempResultRAM_2 [-12] $ (!\D0|Mult1~140  $ (\D0|Mult1~499 )) ) + ( \D0|Mult1~75  ) + ( \D0|Mult1~74  ))
// \D0|Mult1~79  = SHARE((!\D0|tempResultRAM_2 [-12] & (\D0|Mult1~140  & \D0|Mult1~499 )) # (\D0|tempResultRAM_2 [-12] & ((\D0|Mult1~499 ) # (\D0|Mult1~140 ))))

	.dataa(!\D0|tempResultRAM_2 [-12]),
	.datab(gnd),
	.datac(!\D0|Mult1~140 ),
	.datad(!\D0|Mult1~499 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~74 ),
	.sharein(\D0|Mult1~75 ),
	.combout(),
	.sumout(\D0|Mult1~77_sumout ),
	.cout(\D0|Mult1~78 ),
	.shareout(\D0|Mult1~79 ));
// synopsys translate_off
defparam \D0|Mult1~77 .extended_lut = "off";
defparam \D0|Mult1~77 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N8
dffeas \D0|tempResultRAM_2[-12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N9
cyclonev_lcell_comb \D0|Mult1~81 (
// Equation(s):
// \D0|Mult1~81_sumout  = SUM(( !\D0|tempResultRAM_2 [-11] $ (!\D0|Mult1~141  $ (\D0|Mult1~500 )) ) + ( \D0|Mult1~79  ) + ( \D0|Mult1~78  ))
// \D0|Mult1~82  = CARRY(( !\D0|tempResultRAM_2 [-11] $ (!\D0|Mult1~141  $ (\D0|Mult1~500 )) ) + ( \D0|Mult1~79  ) + ( \D0|Mult1~78  ))
// \D0|Mult1~83  = SHARE((!\D0|tempResultRAM_2 [-11] & (\D0|Mult1~141  & \D0|Mult1~500 )) # (\D0|tempResultRAM_2 [-11] & ((\D0|Mult1~500 ) # (\D0|Mult1~141 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-11]),
	.datac(!\D0|Mult1~141 ),
	.datad(!\D0|Mult1~500 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~78 ),
	.sharein(\D0|Mult1~79 ),
	.combout(),
	.sumout(\D0|Mult1~81_sumout ),
	.cout(\D0|Mult1~82 ),
	.shareout(\D0|Mult1~83 ));
// synopsys translate_off
defparam \D0|Mult1~81 .extended_lut = "off";
defparam \D0|Mult1~81 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N11
dffeas \D0|tempResultRAM_2[-11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N12
cyclonev_lcell_comb \D0|Mult1~85 (
// Equation(s):
// \D0|Mult1~85_sumout  = SUM(( !\D0|tempResultRAM_2 [-10] $ (!\D0|Mult1~142  $ (\D0|Mult1~501 )) ) + ( \D0|Mult1~83  ) + ( \D0|Mult1~82  ))
// \D0|Mult1~86  = CARRY(( !\D0|tempResultRAM_2 [-10] $ (!\D0|Mult1~142  $ (\D0|Mult1~501 )) ) + ( \D0|Mult1~83  ) + ( \D0|Mult1~82  ))
// \D0|Mult1~87  = SHARE((!\D0|tempResultRAM_2 [-10] & (\D0|Mult1~142  & \D0|Mult1~501 )) # (\D0|tempResultRAM_2 [-10] & ((\D0|Mult1~501 ) # (\D0|Mult1~142 ))))

	.dataa(!\D0|tempResultRAM_2 [-10]),
	.datab(gnd),
	.datac(!\D0|Mult1~142 ),
	.datad(!\D0|Mult1~501 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~82 ),
	.sharein(\D0|Mult1~83 ),
	.combout(),
	.sumout(\D0|Mult1~85_sumout ),
	.cout(\D0|Mult1~86 ),
	.shareout(\D0|Mult1~87 ));
// synopsys translate_off
defparam \D0|Mult1~85 .extended_lut = "off";
defparam \D0|Mult1~85 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N14
dffeas \D0|tempResultRAM_2[-10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N15
cyclonev_lcell_comb \D0|Mult1~89 (
// Equation(s):
// \D0|Mult1~89_sumout  = SUM(( !\D0|tempResultRAM_2 [-9] $ (!\D0|Mult1~143  $ (\D0|Mult1~502 )) ) + ( \D0|Mult1~87  ) + ( \D0|Mult1~86  ))
// \D0|Mult1~90  = CARRY(( !\D0|tempResultRAM_2 [-9] $ (!\D0|Mult1~143  $ (\D0|Mult1~502 )) ) + ( \D0|Mult1~87  ) + ( \D0|Mult1~86  ))
// \D0|Mult1~91  = SHARE((!\D0|tempResultRAM_2 [-9] & (\D0|Mult1~143  & \D0|Mult1~502 )) # (\D0|tempResultRAM_2 [-9] & ((\D0|Mult1~502 ) # (\D0|Mult1~143 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-9]),
	.datac(!\D0|Mult1~143 ),
	.datad(!\D0|Mult1~502 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~86 ),
	.sharein(\D0|Mult1~87 ),
	.combout(),
	.sumout(\D0|Mult1~89_sumout ),
	.cout(\D0|Mult1~90 ),
	.shareout(\D0|Mult1~91 ));
// synopsys translate_off
defparam \D0|Mult1~89 .extended_lut = "off";
defparam \D0|Mult1~89 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N17
dffeas \D0|tempResultRAM_2[-9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N18
cyclonev_lcell_comb \D0|Mult1~93 (
// Equation(s):
// \D0|Mult1~93_sumout  = SUM(( !\D0|tempResultRAM_2 [-8] $ (!\D0|Mult1~144  $ (\D0|Mult1~503 )) ) + ( \D0|Mult1~91  ) + ( \D0|Mult1~90  ))
// \D0|Mult1~94  = CARRY(( !\D0|tempResultRAM_2 [-8] $ (!\D0|Mult1~144  $ (\D0|Mult1~503 )) ) + ( \D0|Mult1~91  ) + ( \D0|Mult1~90  ))
// \D0|Mult1~95  = SHARE((!\D0|tempResultRAM_2 [-8] & (\D0|Mult1~144  & \D0|Mult1~503 )) # (\D0|tempResultRAM_2 [-8] & ((\D0|Mult1~503 ) # (\D0|Mult1~144 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-8]),
	.datac(!\D0|Mult1~144 ),
	.datad(!\D0|Mult1~503 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~90 ),
	.sharein(\D0|Mult1~91 ),
	.combout(),
	.sumout(\D0|Mult1~93_sumout ),
	.cout(\D0|Mult1~94 ),
	.shareout(\D0|Mult1~95 ));
// synopsys translate_off
defparam \D0|Mult1~93 .extended_lut = "off";
defparam \D0|Mult1~93 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N20
dffeas \D0|tempResultRAM_2[-8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N21
cyclonev_lcell_comb \D0|Mult1~97 (
// Equation(s):
// \D0|Mult1~97_sumout  = SUM(( !\D0|tempResultRAM_2 [-7] $ (!\D0|Mult1~145  $ (\D0|Mult1~504 )) ) + ( \D0|Mult1~95  ) + ( \D0|Mult1~94  ))
// \D0|Mult1~98  = CARRY(( !\D0|tempResultRAM_2 [-7] $ (!\D0|Mult1~145  $ (\D0|Mult1~504 )) ) + ( \D0|Mult1~95  ) + ( \D0|Mult1~94  ))
// \D0|Mult1~99  = SHARE((!\D0|tempResultRAM_2 [-7] & (\D0|Mult1~145  & \D0|Mult1~504 )) # (\D0|tempResultRAM_2 [-7] & ((\D0|Mult1~504 ) # (\D0|Mult1~145 ))))

	.dataa(!\D0|tempResultRAM_2 [-7]),
	.datab(gnd),
	.datac(!\D0|Mult1~145 ),
	.datad(!\D0|Mult1~504 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~94 ),
	.sharein(\D0|Mult1~95 ),
	.combout(),
	.sumout(\D0|Mult1~97_sumout ),
	.cout(\D0|Mult1~98 ),
	.shareout(\D0|Mult1~99 ));
// synopsys translate_off
defparam \D0|Mult1~97 .extended_lut = "off";
defparam \D0|Mult1~97 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N23
dffeas \D0|tempResultRAM_2[-7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N24
cyclonev_lcell_comb \D0|Mult1~101 (
// Equation(s):
// \D0|Mult1~101_sumout  = SUM(( !\D0|tempResultRAM_2 [-6] $ (!\D0|Mult1~505  $ (\D0|Mult1~146 )) ) + ( \D0|Mult1~99  ) + ( \D0|Mult1~98  ))
// \D0|Mult1~102  = CARRY(( !\D0|tempResultRAM_2 [-6] $ (!\D0|Mult1~505  $ (\D0|Mult1~146 )) ) + ( \D0|Mult1~99  ) + ( \D0|Mult1~98  ))
// \D0|Mult1~103  = SHARE((!\D0|tempResultRAM_2 [-6] & (\D0|Mult1~505  & \D0|Mult1~146 )) # (\D0|tempResultRAM_2 [-6] & ((\D0|Mult1~146 ) # (\D0|Mult1~505 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-6]),
	.datac(!\D0|Mult1~505 ),
	.datad(!\D0|Mult1~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~98 ),
	.sharein(\D0|Mult1~99 ),
	.combout(),
	.sumout(\D0|Mult1~101_sumout ),
	.cout(\D0|Mult1~102 ),
	.shareout(\D0|Mult1~103 ));
// synopsys translate_off
defparam \D0|Mult1~101 .extended_lut = "off";
defparam \D0|Mult1~101 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N26
dffeas \D0|tempResultRAM_2[-6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y36_N27
cyclonev_lcell_comb \D0|Mult1~105 (
// Equation(s):
// \D0|Mult1~105_sumout  = SUM(( !\D0|tempResultRAM_2 [-5] $ (!\D0|Mult1~506  $ (\D0|Mult1~147 )) ) + ( \D0|Mult1~103  ) + ( \D0|Mult1~102  ))
// \D0|Mult1~106  = CARRY(( !\D0|tempResultRAM_2 [-5] $ (!\D0|Mult1~506  $ (\D0|Mult1~147 )) ) + ( \D0|Mult1~103  ) + ( \D0|Mult1~102  ))
// \D0|Mult1~107  = SHARE((!\D0|tempResultRAM_2 [-5] & (\D0|Mult1~506  & \D0|Mult1~147 )) # (\D0|tempResultRAM_2 [-5] & ((\D0|Mult1~147 ) # (\D0|Mult1~506 ))))

	.dataa(!\D0|tempResultRAM_2 [-5]),
	.datab(gnd),
	.datac(!\D0|Mult1~506 ),
	.datad(!\D0|Mult1~147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~102 ),
	.sharein(\D0|Mult1~103 ),
	.combout(),
	.sumout(\D0|Mult1~105_sumout ),
	.cout(\D0|Mult1~106 ),
	.shareout(\D0|Mult1~107 ));
// synopsys translate_off
defparam \D0|Mult1~105 .extended_lut = "off";
defparam \D0|Mult1~105 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y36_N29
dffeas \D0|tempResultRAM_2[-5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N0
cyclonev_lcell_comb \D0|Mult1~109 (
// Equation(s):
// \D0|Mult1~109_sumout  = SUM(( !\D0|Mult1~507  $ (!\D0|Mult1~148  $ (\D0|tempResultRAM_2 [-4])) ) + ( \D0|Mult1~107  ) + ( \D0|Mult1~106  ))
// \D0|Mult1~110  = CARRY(( !\D0|Mult1~507  $ (!\D0|Mult1~148  $ (\D0|tempResultRAM_2 [-4])) ) + ( \D0|Mult1~107  ) + ( \D0|Mult1~106  ))
// \D0|Mult1~111  = SHARE((!\D0|Mult1~507  & (\D0|Mult1~148  & \D0|tempResultRAM_2 [-4])) # (\D0|Mult1~507  & ((\D0|tempResultRAM_2 [-4]) # (\D0|Mult1~148 ))))

	.dataa(gnd),
	.datab(!\D0|Mult1~507 ),
	.datac(!\D0|Mult1~148 ),
	.datad(!\D0|tempResultRAM_2 [-4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~106 ),
	.sharein(\D0|Mult1~107 ),
	.combout(),
	.sumout(\D0|Mult1~109_sumout ),
	.cout(\D0|Mult1~110 ),
	.shareout(\D0|Mult1~111 ));
// synopsys translate_off
defparam \D0|Mult1~109 .extended_lut = "off";
defparam \D0|Mult1~109 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N2
dffeas \D0|tempResultRAM_2[-4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N3
cyclonev_lcell_comb \D0|Mult1~113 (
// Equation(s):
// \D0|Mult1~113_sumout  = SUM(( !\D0|tempResultRAM_2 [-3] $ (!\D0|Mult1~149  $ (\D0|Mult1~508 )) ) + ( \D0|Mult1~111  ) + ( \D0|Mult1~110  ))
// \D0|Mult1~114  = CARRY(( !\D0|tempResultRAM_2 [-3] $ (!\D0|Mult1~149  $ (\D0|Mult1~508 )) ) + ( \D0|Mult1~111  ) + ( \D0|Mult1~110  ))
// \D0|Mult1~115  = SHARE((!\D0|tempResultRAM_2 [-3] & (\D0|Mult1~149  & \D0|Mult1~508 )) # (\D0|tempResultRAM_2 [-3] & ((\D0|Mult1~508 ) # (\D0|Mult1~149 ))))

	.dataa(!\D0|tempResultRAM_2 [-3]),
	.datab(gnd),
	.datac(!\D0|Mult1~149 ),
	.datad(!\D0|Mult1~508 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~110 ),
	.sharein(\D0|Mult1~111 ),
	.combout(),
	.sumout(\D0|Mult1~113_sumout ),
	.cout(\D0|Mult1~114 ),
	.shareout(\D0|Mult1~115 ));
// synopsys translate_off
defparam \D0|Mult1~113 .extended_lut = "off";
defparam \D0|Mult1~113 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N5
dffeas \D0|tempResultRAM_2[-3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N6
cyclonev_lcell_comb \D0|Mult1~117 (
// Equation(s):
// \D0|Mult1~117_sumout  = SUM(( !\D0|tempResultRAM_2 [-2] $ (!\D0|Mult1~509  $ (\D0|Mult1~150 )) ) + ( \D0|Mult1~115  ) + ( \D0|Mult1~114  ))
// \D0|Mult1~118  = CARRY(( !\D0|tempResultRAM_2 [-2] $ (!\D0|Mult1~509  $ (\D0|Mult1~150 )) ) + ( \D0|Mult1~115  ) + ( \D0|Mult1~114  ))
// \D0|Mult1~119  = SHARE((!\D0|tempResultRAM_2 [-2] & (\D0|Mult1~509  & \D0|Mult1~150 )) # (\D0|tempResultRAM_2 [-2] & ((\D0|Mult1~150 ) # (\D0|Mult1~509 ))))

	.dataa(!\D0|tempResultRAM_2 [-2]),
	.datab(gnd),
	.datac(!\D0|Mult1~509 ),
	.datad(!\D0|Mult1~150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~114 ),
	.sharein(\D0|Mult1~115 ),
	.combout(),
	.sumout(\D0|Mult1~117_sumout ),
	.cout(\D0|Mult1~118 ),
	.shareout(\D0|Mult1~119 ));
// synopsys translate_off
defparam \D0|Mult1~117 .extended_lut = "off";
defparam \D0|Mult1~117 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N8
dffeas \D0|tempResultRAM_2[-2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N9
cyclonev_lcell_comb \D0|Mult1~121 (
// Equation(s):
// \D0|Mult1~121_sumout  = SUM(( !\D0|tempResultRAM_2 [-1] $ (!\D0|Mult1~151  $ (\D0|Mult1~510 )) ) + ( \D0|Mult1~119  ) + ( \D0|Mult1~118  ))
// \D0|Mult1~122  = CARRY(( !\D0|tempResultRAM_2 [-1] $ (!\D0|Mult1~151  $ (\D0|Mult1~510 )) ) + ( \D0|Mult1~119  ) + ( \D0|Mult1~118  ))
// \D0|Mult1~123  = SHARE((!\D0|tempResultRAM_2 [-1] & (\D0|Mult1~151  & \D0|Mult1~510 )) # (\D0|tempResultRAM_2 [-1] & ((\D0|Mult1~510 ) # (\D0|Mult1~151 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [-1]),
	.datac(!\D0|Mult1~151 ),
	.datad(!\D0|Mult1~510 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~118 ),
	.sharein(\D0|Mult1~119 ),
	.combout(),
	.sumout(\D0|Mult1~121_sumout ),
	.cout(\D0|Mult1~122 ),
	.shareout(\D0|Mult1~123 ));
// synopsys translate_off
defparam \D0|Mult1~121 .extended_lut = "off";
defparam \D0|Mult1~121 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N11
dffeas \D0|tempResultRAM_2[-1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N12
cyclonev_lcell_comb \D0|Mult1~125 (
// Equation(s):
// \D0|Mult1~125_sumout  = SUM(( !\D0|Mult1~152  $ (!\D0|Mult1~511  $ (\D0|tempResultRAM_2 [0])) ) + ( \D0|Mult1~123  ) + ( \D0|Mult1~122  ))
// \D0|Mult1~126  = CARRY(( !\D0|Mult1~152  $ (!\D0|Mult1~511  $ (\D0|tempResultRAM_2 [0])) ) + ( \D0|Mult1~123  ) + ( \D0|Mult1~122  ))
// \D0|Mult1~127  = SHARE((!\D0|Mult1~152  & (\D0|Mult1~511  & \D0|tempResultRAM_2 [0])) # (\D0|Mult1~152  & ((\D0|tempResultRAM_2 [0]) # (\D0|Mult1~511 ))))

	.dataa(!\D0|Mult1~152 ),
	.datab(gnd),
	.datac(!\D0|Mult1~511 ),
	.datad(!\D0|tempResultRAM_2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~122 ),
	.sharein(\D0|Mult1~123 ),
	.combout(),
	.sumout(\D0|Mult1~125_sumout ),
	.cout(\D0|Mult1~126 ),
	.shareout(\D0|Mult1~127 ));
// synopsys translate_off
defparam \D0|Mult1~125 .extended_lut = "off";
defparam \D0|Mult1~125 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N14
dffeas \D0|tempResultRAM_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[0] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N15
cyclonev_lcell_comb \D0|Mult1~1 (
// Equation(s):
// \D0|Mult1~1_sumout  = SUM(( !\D0|tempResultRAM_2 [1] $ (!\D0|Mult1~153  $ (\D0|Mult1~512 )) ) + ( \D0|Mult1~127  ) + ( \D0|Mult1~126  ))
// \D0|Mult1~2  = CARRY(( !\D0|tempResultRAM_2 [1] $ (!\D0|Mult1~153  $ (\D0|Mult1~512 )) ) + ( \D0|Mult1~127  ) + ( \D0|Mult1~126  ))
// \D0|Mult1~3  = SHARE((!\D0|tempResultRAM_2 [1] & (\D0|Mult1~153  & \D0|Mult1~512 )) # (\D0|tempResultRAM_2 [1] & ((\D0|Mult1~512 ) # (\D0|Mult1~153 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [1]),
	.datac(!\D0|Mult1~153 ),
	.datad(!\D0|Mult1~512 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~126 ),
	.sharein(\D0|Mult1~127 ),
	.combout(),
	.sumout(\D0|Mult1~1_sumout ),
	.cout(\D0|Mult1~2 ),
	.shareout(\D0|Mult1~3 ));
// synopsys translate_off
defparam \D0|Mult1~1 .extended_lut = "off";
defparam \D0|Mult1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N17
dffeas \D0|tempResultRAM_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N18
cyclonev_lcell_comb \D0|Mult1~5 (
// Equation(s):
// \D0|Mult1~5_sumout  = SUM(( !\D0|tempResultRAM_2 [2] $ (!\D0|Mult1~822_resulta  $ (\D0|Mult1~154 )) ) + ( \D0|Mult1~3  ) + ( \D0|Mult1~2  ))
// \D0|Mult1~6  = CARRY(( !\D0|tempResultRAM_2 [2] $ (!\D0|Mult1~822_resulta  $ (\D0|Mult1~154 )) ) + ( \D0|Mult1~3  ) + ( \D0|Mult1~2  ))
// \D0|Mult1~7  = SHARE((!\D0|tempResultRAM_2 [2] & (\D0|Mult1~822_resulta  & \D0|Mult1~154 )) # (\D0|tempResultRAM_2 [2] & ((\D0|Mult1~154 ) # (\D0|Mult1~822_resulta ))))

	.dataa(!\D0|tempResultRAM_2 [2]),
	.datab(gnd),
	.datac(!\D0|Mult1~822_resulta ),
	.datad(!\D0|Mult1~154 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~2 ),
	.sharein(\D0|Mult1~3 ),
	.combout(),
	.sumout(\D0|Mult1~5_sumout ),
	.cout(\D0|Mult1~6 ),
	.shareout(\D0|Mult1~7 ));
// synopsys translate_off
defparam \D0|Mult1~5 .extended_lut = "off";
defparam \D0|Mult1~5 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N20
dffeas \D0|tempResultRAM_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N21
cyclonev_lcell_comb \D0|Mult1~9 (
// Equation(s):
// \D0|Mult1~9_sumout  = SUM(( !\D0|tempResultRAM_2 [3] $ (!\D0|Mult1~823  $ (\D0|Mult1~155 )) ) + ( \D0|Mult1~7  ) + ( \D0|Mult1~6  ))
// \D0|Mult1~10  = CARRY(( !\D0|tempResultRAM_2 [3] $ (!\D0|Mult1~823  $ (\D0|Mult1~155 )) ) + ( \D0|Mult1~7  ) + ( \D0|Mult1~6  ))
// \D0|Mult1~11  = SHARE((!\D0|tempResultRAM_2 [3] & (\D0|Mult1~823  & \D0|Mult1~155 )) # (\D0|tempResultRAM_2 [3] & ((\D0|Mult1~155 ) # (\D0|Mult1~823 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [3]),
	.datac(!\D0|Mult1~823 ),
	.datad(!\D0|Mult1~155 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~6 ),
	.sharein(\D0|Mult1~7 ),
	.combout(),
	.sumout(\D0|Mult1~9_sumout ),
	.cout(\D0|Mult1~10 ),
	.shareout(\D0|Mult1~11 ));
// synopsys translate_off
defparam \D0|Mult1~9 .extended_lut = "off";
defparam \D0|Mult1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N23
dffeas \D0|tempResultRAM_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N24
cyclonev_lcell_comb \D0|Mult1~13 (
// Equation(s):
// \D0|Mult1~13_sumout  = SUM(( !\D0|Mult1~824  $ (!\D0|tempResultRAM_2 [4] $ (\D0|Mult1~156 )) ) + ( \D0|Mult1~11  ) + ( \D0|Mult1~10  ))
// \D0|Mult1~14  = CARRY(( !\D0|Mult1~824  $ (!\D0|tempResultRAM_2 [4] $ (\D0|Mult1~156 )) ) + ( \D0|Mult1~11  ) + ( \D0|Mult1~10  ))
// \D0|Mult1~15  = SHARE((!\D0|Mult1~824  & (\D0|tempResultRAM_2 [4] & \D0|Mult1~156 )) # (\D0|Mult1~824  & ((\D0|Mult1~156 ) # (\D0|tempResultRAM_2 [4]))))

	.dataa(gnd),
	.datab(!\D0|Mult1~824 ),
	.datac(!\D0|tempResultRAM_2 [4]),
	.datad(!\D0|Mult1~156 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~10 ),
	.sharein(\D0|Mult1~11 ),
	.combout(),
	.sumout(\D0|Mult1~13_sumout ),
	.cout(\D0|Mult1~14 ),
	.shareout(\D0|Mult1~15 ));
// synopsys translate_off
defparam \D0|Mult1~13 .extended_lut = "off";
defparam \D0|Mult1~13 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N26
dffeas \D0|tempResultRAM_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N27
cyclonev_lcell_comb \D0|Mult1~17 (
// Equation(s):
// \D0|Mult1~17_sumout  = SUM(( !\D0|Mult1~825  $ (!\D0|tempResultRAM_2 [5] $ (\D0|Mult1~157 )) ) + ( \D0|Mult1~15  ) + ( \D0|Mult1~14  ))
// \D0|Mult1~18  = CARRY(( !\D0|Mult1~825  $ (!\D0|tempResultRAM_2 [5] $ (\D0|Mult1~157 )) ) + ( \D0|Mult1~15  ) + ( \D0|Mult1~14  ))
// \D0|Mult1~19  = SHARE((!\D0|Mult1~825  & (\D0|tempResultRAM_2 [5] & \D0|Mult1~157 )) # (\D0|Mult1~825  & ((\D0|Mult1~157 ) # (\D0|tempResultRAM_2 [5]))))

	.dataa(!\D0|Mult1~825 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [5]),
	.datad(!\D0|Mult1~157 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~14 ),
	.sharein(\D0|Mult1~15 ),
	.combout(),
	.sumout(\D0|Mult1~17_sumout ),
	.cout(\D0|Mult1~18 ),
	.shareout(\D0|Mult1~19 ));
// synopsys translate_off
defparam \D0|Mult1~17 .extended_lut = "off";
defparam \D0|Mult1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y35_N29
dffeas \D0|tempResultRAM_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N0
cyclonev_lcell_comb \D0|Mult1~21 (
// Equation(s):
// \D0|Mult1~21_sumout  = SUM(( !\D0|tempResultRAM_2 [6] $ (!\D0|Mult1~158  $ (\D0|Mult1~826 )) ) + ( \D0|Mult1~19  ) + ( \D0|Mult1~18  ))
// \D0|Mult1~22  = CARRY(( !\D0|tempResultRAM_2 [6] $ (!\D0|Mult1~158  $ (\D0|Mult1~826 )) ) + ( \D0|Mult1~19  ) + ( \D0|Mult1~18  ))
// \D0|Mult1~23  = SHARE((!\D0|tempResultRAM_2 [6] & (\D0|Mult1~158  & \D0|Mult1~826 )) # (\D0|tempResultRAM_2 [6] & ((\D0|Mult1~826 ) # (\D0|Mult1~158 ))))

	.dataa(!\D0|tempResultRAM_2 [6]),
	.datab(gnd),
	.datac(!\D0|Mult1~158 ),
	.datad(!\D0|Mult1~826 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~18 ),
	.sharein(\D0|Mult1~19 ),
	.combout(),
	.sumout(\D0|Mult1~21_sumout ),
	.cout(\D0|Mult1~22 ),
	.shareout(\D0|Mult1~23 ));
// synopsys translate_off
defparam \D0|Mult1~21 .extended_lut = "off";
defparam \D0|Mult1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N2
dffeas \D0|tempResultRAM_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N3
cyclonev_lcell_comb \D0|Mult1~25 (
// Equation(s):
// \D0|Mult1~25_sumout  = SUM(( !\D0|Mult1~827  $ (!\D0|Mult1~159  $ (\D0|tempResultRAM_2 [7])) ) + ( \D0|Mult1~23  ) + ( \D0|Mult1~22  ))
// \D0|Mult1~26  = CARRY(( !\D0|Mult1~827  $ (!\D0|Mult1~159  $ (\D0|tempResultRAM_2 [7])) ) + ( \D0|Mult1~23  ) + ( \D0|Mult1~22  ))
// \D0|Mult1~27  = SHARE((!\D0|Mult1~827  & (\D0|Mult1~159  & \D0|tempResultRAM_2 [7])) # (\D0|Mult1~827  & ((\D0|tempResultRAM_2 [7]) # (\D0|Mult1~159 ))))

	.dataa(gnd),
	.datab(!\D0|Mult1~827 ),
	.datac(!\D0|Mult1~159 ),
	.datad(!\D0|tempResultRAM_2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~22 ),
	.sharein(\D0|Mult1~23 ),
	.combout(),
	.sumout(\D0|Mult1~25_sumout ),
	.cout(\D0|Mult1~26 ),
	.shareout(\D0|Mult1~27 ));
// synopsys translate_off
defparam \D0|Mult1~25 .extended_lut = "off";
defparam \D0|Mult1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N5
dffeas \D0|tempResultRAM_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N6
cyclonev_lcell_comb \D0|Mult1~29 (
// Equation(s):
// \D0|Mult1~29_sumout  = SUM(( !\D0|tempResultRAM_2 [8] $ (!\D0|Mult1~828  $ (\D0|Mult1~160 )) ) + ( \D0|Mult1~27  ) + ( \D0|Mult1~26  ))
// \D0|Mult1~30  = CARRY(( !\D0|tempResultRAM_2 [8] $ (!\D0|Mult1~828  $ (\D0|Mult1~160 )) ) + ( \D0|Mult1~27  ) + ( \D0|Mult1~26  ))
// \D0|Mult1~31  = SHARE((!\D0|tempResultRAM_2 [8] & (\D0|Mult1~828  & \D0|Mult1~160 )) # (\D0|tempResultRAM_2 [8] & ((\D0|Mult1~160 ) # (\D0|Mult1~828 ))))

	.dataa(!\D0|tempResultRAM_2 [8]),
	.datab(gnd),
	.datac(!\D0|Mult1~828 ),
	.datad(!\D0|Mult1~160 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~26 ),
	.sharein(\D0|Mult1~27 ),
	.combout(),
	.sumout(\D0|Mult1~29_sumout ),
	.cout(\D0|Mult1~30 ),
	.shareout(\D0|Mult1~31 ));
// synopsys translate_off
defparam \D0|Mult1~29 .extended_lut = "off";
defparam \D0|Mult1~29 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N8
dffeas \D0|tempResultRAM_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N9
cyclonev_lcell_comb \D0|Mult1~33 (
// Equation(s):
// \D0|Mult1~33_sumout  = SUM(( !\D0|tempResultRAM_2 [9] $ (!\D0|Mult1~829  $ (\D0|Mult1~161 )) ) + ( \D0|Mult1~31  ) + ( \D0|Mult1~30  ))
// \D0|Mult1~34  = CARRY(( !\D0|tempResultRAM_2 [9] $ (!\D0|Mult1~829  $ (\D0|Mult1~161 )) ) + ( \D0|Mult1~31  ) + ( \D0|Mult1~30  ))
// \D0|Mult1~35  = SHARE((!\D0|tempResultRAM_2 [9] & (\D0|Mult1~829  & \D0|Mult1~161 )) # (\D0|tempResultRAM_2 [9] & ((\D0|Mult1~161 ) # (\D0|Mult1~829 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [9]),
	.datac(!\D0|Mult1~829 ),
	.datad(!\D0|Mult1~161 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~30 ),
	.sharein(\D0|Mult1~31 ),
	.combout(),
	.sumout(\D0|Mult1~33_sumout ),
	.cout(\D0|Mult1~34 ),
	.shareout(\D0|Mult1~35 ));
// synopsys translate_off
defparam \D0|Mult1~33 .extended_lut = "off";
defparam \D0|Mult1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N11
dffeas \D0|tempResultRAM_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N12
cyclonev_lcell_comb \D0|Mult1~37 (
// Equation(s):
// \D0|Mult1~37_sumout  = SUM(( !\D0|tempResultRAM_2 [10] $ (!\D0|Mult1~830  $ (\D0|Mult1~162 )) ) + ( \D0|Mult1~35  ) + ( \D0|Mult1~34  ))
// \D0|Mult1~38  = CARRY(( !\D0|tempResultRAM_2 [10] $ (!\D0|Mult1~830  $ (\D0|Mult1~162 )) ) + ( \D0|Mult1~35  ) + ( \D0|Mult1~34  ))
// \D0|Mult1~39  = SHARE((!\D0|tempResultRAM_2 [10] & (\D0|Mult1~830  & \D0|Mult1~162 )) # (\D0|tempResultRAM_2 [10] & ((\D0|Mult1~162 ) # (\D0|Mult1~830 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [10]),
	.datac(!\D0|Mult1~830 ),
	.datad(!\D0|Mult1~162 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~34 ),
	.sharein(\D0|Mult1~35 ),
	.combout(),
	.sumout(\D0|Mult1~37_sumout ),
	.cout(\D0|Mult1~38 ),
	.shareout(\D0|Mult1~39 ));
// synopsys translate_off
defparam \D0|Mult1~37 .extended_lut = "off";
defparam \D0|Mult1~37 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N14
dffeas \D0|tempResultRAM_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N15
cyclonev_lcell_comb \D0|Mult1~41 (
// Equation(s):
// \D0|Mult1~41_sumout  = SUM(( !\D0|Mult1~163  $ (!\D0|tempResultRAM_2 [11] $ (\D0|Mult1~831 )) ) + ( \D0|Mult1~39  ) + ( \D0|Mult1~38  ))
// \D0|Mult1~42  = CARRY(( !\D0|Mult1~163  $ (!\D0|tempResultRAM_2 [11] $ (\D0|Mult1~831 )) ) + ( \D0|Mult1~39  ) + ( \D0|Mult1~38  ))
// \D0|Mult1~43  = SHARE((!\D0|Mult1~163  & (\D0|tempResultRAM_2 [11] & \D0|Mult1~831 )) # (\D0|Mult1~163  & ((\D0|Mult1~831 ) # (\D0|tempResultRAM_2 [11]))))

	.dataa(!\D0|Mult1~163 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [11]),
	.datad(!\D0|Mult1~831 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~38 ),
	.sharein(\D0|Mult1~39 ),
	.combout(),
	.sumout(\D0|Mult1~41_sumout ),
	.cout(\D0|Mult1~42 ),
	.shareout(\D0|Mult1~43 ));
// synopsys translate_off
defparam \D0|Mult1~41 .extended_lut = "off";
defparam \D0|Mult1~41 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N17
dffeas \D0|tempResultRAM_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N18
cyclonev_lcell_comb \D0|Mult1~45 (
// Equation(s):
// \D0|Mult1~45_sumout  = SUM(( !\D0|tempResultRAM_2 [12] $ (!\D0|Mult1~832  $ (\D0|Mult1~164 )) ) + ( \D0|Mult1~43  ) + ( \D0|Mult1~42  ))
// \D0|Mult1~46  = CARRY(( !\D0|tempResultRAM_2 [12] $ (!\D0|Mult1~832  $ (\D0|Mult1~164 )) ) + ( \D0|Mult1~43  ) + ( \D0|Mult1~42  ))
// \D0|Mult1~47  = SHARE((!\D0|tempResultRAM_2 [12] & (\D0|Mult1~832  & \D0|Mult1~164 )) # (\D0|tempResultRAM_2 [12] & ((\D0|Mult1~164 ) # (\D0|Mult1~832 ))))

	.dataa(!\D0|tempResultRAM_2 [12]),
	.datab(gnd),
	.datac(!\D0|Mult1~832 ),
	.datad(!\D0|Mult1~164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~42 ),
	.sharein(\D0|Mult1~43 ),
	.combout(),
	.sumout(\D0|Mult1~45_sumout ),
	.cout(\D0|Mult1~46 ),
	.shareout(\D0|Mult1~47 ));
// synopsys translate_off
defparam \D0|Mult1~45 .extended_lut = "off";
defparam \D0|Mult1~45 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N20
dffeas \D0|tempResultRAM_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N21
cyclonev_lcell_comb \D0|Mult1~49 (
// Equation(s):
// \D0|Mult1~49_sumout  = SUM(( !\D0|tempResultRAM_2 [13] $ (!\D0|Mult1~165  $ (\D0|Mult1~833 )) ) + ( \D0|Mult1~47  ) + ( \D0|Mult1~46  ))
// \D0|Mult1~50  = CARRY(( !\D0|tempResultRAM_2 [13] $ (!\D0|Mult1~165  $ (\D0|Mult1~833 )) ) + ( \D0|Mult1~47  ) + ( \D0|Mult1~46  ))
// \D0|Mult1~51  = SHARE((!\D0|tempResultRAM_2 [13] & (\D0|Mult1~165  & \D0|Mult1~833 )) # (\D0|tempResultRAM_2 [13] & ((\D0|Mult1~833 ) # (\D0|Mult1~165 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [13]),
	.datac(!\D0|Mult1~165 ),
	.datad(!\D0|Mult1~833 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~46 ),
	.sharein(\D0|Mult1~47 ),
	.combout(),
	.sumout(\D0|Mult1~49_sumout ),
	.cout(\D0|Mult1~50 ),
	.shareout(\D0|Mult1~51 ));
// synopsys translate_off
defparam \D0|Mult1~49 .extended_lut = "off";
defparam \D0|Mult1~49 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N23
dffeas \D0|tempResultRAM_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N24
cyclonev_lcell_comb \D0|Mult1~53 (
// Equation(s):
// \D0|Mult1~53_sumout  = SUM(( !\D0|tempResultRAM_2 [14] $ (!\D0|Mult1~834  $ (\D0|Mult1~166 )) ) + ( \D0|Mult1~51  ) + ( \D0|Mult1~50  ))
// \D0|Mult1~54  = CARRY(( !\D0|tempResultRAM_2 [14] $ (!\D0|Mult1~834  $ (\D0|Mult1~166 )) ) + ( \D0|Mult1~51  ) + ( \D0|Mult1~50  ))
// \D0|Mult1~55  = SHARE((!\D0|tempResultRAM_2 [14] & (\D0|Mult1~834  & \D0|Mult1~166 )) # (\D0|tempResultRAM_2 [14] & ((\D0|Mult1~166 ) # (\D0|Mult1~834 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_2 [14]),
	.datac(!\D0|Mult1~834 ),
	.datad(!\D0|Mult1~166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~50 ),
	.sharein(\D0|Mult1~51 ),
	.combout(),
	.sumout(\D0|Mult1~53_sumout ),
	.cout(\D0|Mult1~54 ),
	.shareout(\D0|Mult1~55 ));
// synopsys translate_off
defparam \D0|Mult1~53 .extended_lut = "off";
defparam \D0|Mult1~53 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult1~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N26
dffeas \D0|tempResultRAM_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N27
cyclonev_lcell_comb \D0|Mult1~1264 (
// Equation(s):
// \D0|Mult1~1264_sumout  = SUM(( !\D0|Mult1~835  $ (!\D0|Mult1~167  $ (\D0|tempResultRAM_2 [15])) ) + ( \D0|Mult1~55  ) + ( \D0|Mult1~54  ))
// \D0|Mult1~1265  = CARRY(( !\D0|Mult1~835  $ (!\D0|Mult1~167  $ (\D0|tempResultRAM_2 [15])) ) + ( \D0|Mult1~55  ) + ( \D0|Mult1~54  ))
// \D0|Mult1~1266  = SHARE((!\D0|Mult1~835  & (\D0|Mult1~167  & \D0|tempResultRAM_2 [15])) # (\D0|Mult1~835  & ((\D0|tempResultRAM_2 [15]) # (\D0|Mult1~167 ))))

	.dataa(!\D0|Mult1~835 ),
	.datab(gnd),
	.datac(!\D0|Mult1~167 ),
	.datad(!\D0|tempResultRAM_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~54 ),
	.sharein(\D0|Mult1~55 ),
	.combout(),
	.sumout(\D0|Mult1~1264_sumout ),
	.cout(\D0|Mult1~1265 ),
	.shareout(\D0|Mult1~1266 ));
// synopsys translate_off
defparam \D0|Mult1~1264 .extended_lut = "off";
defparam \D0|Mult1~1264 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1264 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y34_N29
dffeas \D0|tempResultRAM_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1264_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N0
cyclonev_lcell_comb \D0|Mult1~1256 (
// Equation(s):
// \D0|Mult1~1256_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [16] $ (\D0|Mult1~836 )) ) + ( \D0|Mult1~1266  ) + ( \D0|Mult1~1265  ))
// \D0|Mult1~1257  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [16] $ (\D0|Mult1~836 )) ) + ( \D0|Mult1~1266  ) + ( \D0|Mult1~1265  ))
// \D0|Mult1~1258  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [16] & \D0|Mult1~836 )) # (\D0|Mult1~168  & ((\D0|Mult1~836 ) # (\D0|tempResultRAM_2 [16]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [16]),
	.datad(!\D0|Mult1~836 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1265 ),
	.sharein(\D0|Mult1~1266 ),
	.combout(),
	.sumout(\D0|Mult1~1256_sumout ),
	.cout(\D0|Mult1~1257 ),
	.shareout(\D0|Mult1~1258 ));
// synopsys translate_off
defparam \D0|Mult1~1256 .extended_lut = "off";
defparam \D0|Mult1~1256 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1256 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N2
dffeas \D0|tempResultRAM_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1256_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N3
cyclonev_lcell_comb \D0|Mult1~1248 (
// Equation(s):
// \D0|Mult1~1248_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [17] $ (\D0|Mult1~837 )) ) + ( \D0|Mult1~1258  ) + ( \D0|Mult1~1257  ))
// \D0|Mult1~1249  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [17] $ (\D0|Mult1~837 )) ) + ( \D0|Mult1~1258  ) + ( \D0|Mult1~1257  ))
// \D0|Mult1~1250  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [17] & \D0|Mult1~837 )) # (\D0|Mult1~168  & ((\D0|Mult1~837 ) # (\D0|tempResultRAM_2 [17]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(!\D0|tempResultRAM_2 [17]),
	.datac(!\D0|Mult1~837 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1257 ),
	.sharein(\D0|Mult1~1258 ),
	.combout(),
	.sumout(\D0|Mult1~1248_sumout ),
	.cout(\D0|Mult1~1249 ),
	.shareout(\D0|Mult1~1250 ));
// synopsys translate_off
defparam \D0|Mult1~1248 .extended_lut = "off";
defparam \D0|Mult1~1248 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult1~1248 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N4
dffeas \D0|tempResultRAM_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1248_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N6
cyclonev_lcell_comb \D0|Mult1~1240 (
// Equation(s):
// \D0|Mult1~1240_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [18] $ (\D0|Mult1~838 )) ) + ( \D0|Mult1~1250  ) + ( \D0|Mult1~1249  ))
// \D0|Mult1~1241  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [18] $ (\D0|Mult1~838 )) ) + ( \D0|Mult1~1250  ) + ( \D0|Mult1~1249  ))
// \D0|Mult1~1242  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [18] & \D0|Mult1~838 )) # (\D0|Mult1~168  & ((\D0|Mult1~838 ) # (\D0|tempResultRAM_2 [18]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [18]),
	.datad(!\D0|Mult1~838 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1249 ),
	.sharein(\D0|Mult1~1250 ),
	.combout(),
	.sumout(\D0|Mult1~1240_sumout ),
	.cout(\D0|Mult1~1241 ),
	.shareout(\D0|Mult1~1242 ));
// synopsys translate_off
defparam \D0|Mult1~1240 .extended_lut = "off";
defparam \D0|Mult1~1240 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1240 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N7
dffeas \D0|tempResultRAM_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1240_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N9
cyclonev_lcell_comb \D0|Mult1~1232 (
// Equation(s):
// \D0|Mult1~1232_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [19] $ (\D0|Mult1~839 )) ) + ( \D0|Mult1~1242  ) + ( \D0|Mult1~1241  ))
// \D0|Mult1~1233  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [19] $ (\D0|Mult1~839 )) ) + ( \D0|Mult1~1242  ) + ( \D0|Mult1~1241  ))
// \D0|Mult1~1234  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [19] & \D0|Mult1~839 )) # (\D0|Mult1~168  & ((\D0|Mult1~839 ) # (\D0|tempResultRAM_2 [19]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [19]),
	.datad(!\D0|Mult1~839 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1241 ),
	.sharein(\D0|Mult1~1242 ),
	.combout(),
	.sumout(\D0|Mult1~1232_sumout ),
	.cout(\D0|Mult1~1233 ),
	.shareout(\D0|Mult1~1234 ));
// synopsys translate_off
defparam \D0|Mult1~1232 .extended_lut = "off";
defparam \D0|Mult1~1232 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1232 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N11
dffeas \D0|tempResultRAM_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1232_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N12
cyclonev_lcell_comb \D0|Mult1~1224 (
// Equation(s):
// \D0|Mult1~1224_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [20] $ (\D0|Mult1~840 )) ) + ( \D0|Mult1~1234  ) + ( \D0|Mult1~1233  ))
// \D0|Mult1~1225  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [20] $ (\D0|Mult1~840 )) ) + ( \D0|Mult1~1234  ) + ( \D0|Mult1~1233  ))
// \D0|Mult1~1226  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [20] & \D0|Mult1~840 )) # (\D0|Mult1~168  & ((\D0|Mult1~840 ) # (\D0|tempResultRAM_2 [20]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(!\D0|tempResultRAM_2 [20]),
	.datac(!\D0|Mult1~840 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1233 ),
	.sharein(\D0|Mult1~1234 ),
	.combout(),
	.sumout(\D0|Mult1~1224_sumout ),
	.cout(\D0|Mult1~1225 ),
	.shareout(\D0|Mult1~1226 ));
// synopsys translate_off
defparam \D0|Mult1~1224 .extended_lut = "off";
defparam \D0|Mult1~1224 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult1~1224 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N14
dffeas \D0|tempResultRAM_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1224_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N15
cyclonev_lcell_comb \D0|Mult1~1216 (
// Equation(s):
// \D0|Mult1~1216_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [21] $ (\D0|Mult1~841 )) ) + ( \D0|Mult1~1226  ) + ( \D0|Mult1~1225  ))
// \D0|Mult1~1217  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [21] $ (\D0|Mult1~841 )) ) + ( \D0|Mult1~1226  ) + ( \D0|Mult1~1225  ))
// \D0|Mult1~1218  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [21] & \D0|Mult1~841 )) # (\D0|Mult1~168  & ((\D0|Mult1~841 ) # (\D0|tempResultRAM_2 [21]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [21]),
	.datad(!\D0|Mult1~841 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1225 ),
	.sharein(\D0|Mult1~1226 ),
	.combout(),
	.sumout(\D0|Mult1~1216_sumout ),
	.cout(\D0|Mult1~1217 ),
	.shareout(\D0|Mult1~1218 ));
// synopsys translate_off
defparam \D0|Mult1~1216 .extended_lut = "off";
defparam \D0|Mult1~1216 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1216 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N17
dffeas \D0|tempResultRAM_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1216_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N18
cyclonev_lcell_comb \D0|Mult1~1208 (
// Equation(s):
// \D0|Mult1~1208_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [22] $ (\D0|Mult1~842 )) ) + ( \D0|Mult1~1218  ) + ( \D0|Mult1~1217  ))
// \D0|Mult1~1209  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [22] $ (\D0|Mult1~842 )) ) + ( \D0|Mult1~1218  ) + ( \D0|Mult1~1217  ))
// \D0|Mult1~1210  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [22] & \D0|Mult1~842 )) # (\D0|Mult1~168  & ((\D0|Mult1~842 ) # (\D0|tempResultRAM_2 [22]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_2 [22]),
	.datad(!\D0|Mult1~842 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1217 ),
	.sharein(\D0|Mult1~1218 ),
	.combout(),
	.sumout(\D0|Mult1~1208_sumout ),
	.cout(\D0|Mult1~1209 ),
	.shareout(\D0|Mult1~1210 ));
// synopsys translate_off
defparam \D0|Mult1~1208 .extended_lut = "off";
defparam \D0|Mult1~1208 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1208 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N20
dffeas \D0|tempResultRAM_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1208_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N21
cyclonev_lcell_comb \D0|Mult1~1200 (
// Equation(s):
// \D0|Mult1~1200_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [23] $ (\D0|Mult1~843 )) ) + ( \D0|Mult1~1210  ) + ( \D0|Mult1~1209  ))
// \D0|Mult1~1201  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [23] $ (\D0|Mult1~843 )) ) + ( \D0|Mult1~1210  ) + ( \D0|Mult1~1209  ))
// \D0|Mult1~1202  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [23] & \D0|Mult1~843 )) # (\D0|Mult1~168  & ((\D0|Mult1~843 ) # (\D0|tempResultRAM_2 [23]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(!\D0|tempResultRAM_2 [23]),
	.datac(!\D0|Mult1~843 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1209 ),
	.sharein(\D0|Mult1~1210 ),
	.combout(),
	.sumout(\D0|Mult1~1200_sumout ),
	.cout(\D0|Mult1~1201 ),
	.shareout(\D0|Mult1~1202 ));
// synopsys translate_off
defparam \D0|Mult1~1200 .extended_lut = "off";
defparam \D0|Mult1~1200 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult1~1200 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N22
dffeas \D0|tempResultRAM_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1200_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N24
cyclonev_lcell_comb \D0|Mult1~1192 (
// Equation(s):
// \D0|Mult1~1192_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [24] $ (\D0|Mult1~844 )) ) + ( \D0|Mult1~1202  ) + ( \D0|Mult1~1201  ))
// \D0|Mult1~1193  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [24] $ (\D0|Mult1~844 )) ) + ( \D0|Mult1~1202  ) + ( \D0|Mult1~1201  ))
// \D0|Mult1~1194  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [24] & \D0|Mult1~844 )) # (\D0|Mult1~168  & ((\D0|Mult1~844 ) # (\D0|tempResultRAM_2 [24]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(!\D0|tempResultRAM_2 [24]),
	.datac(!\D0|Mult1~844 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1201 ),
	.sharein(\D0|Mult1~1202 ),
	.combout(),
	.sumout(\D0|Mult1~1192_sumout ),
	.cout(\D0|Mult1~1193 ),
	.shareout(\D0|Mult1~1194 ));
// synopsys translate_off
defparam \D0|Mult1~1192 .extended_lut = "off";
defparam \D0|Mult1~1192 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult1~1192 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N25
dffeas \D0|tempResultRAM_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1192_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N27
cyclonev_lcell_comb \D0|Mult1~1184 (
// Equation(s):
// \D0|Mult1~1184_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|Mult1~845  $ (\D0|tempResultRAM_2 [25])) ) + ( \D0|Mult1~1194  ) + ( \D0|Mult1~1193  ))
// \D0|Mult1~1185  = CARRY(( !\D0|Mult1~168  $ (!\D0|Mult1~845  $ (\D0|tempResultRAM_2 [25])) ) + ( \D0|Mult1~1194  ) + ( \D0|Mult1~1193  ))
// \D0|Mult1~1186  = SHARE((!\D0|Mult1~168  & (\D0|Mult1~845  & \D0|tempResultRAM_2 [25])) # (\D0|Mult1~168  & ((\D0|tempResultRAM_2 [25]) # (\D0|Mult1~845 ))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|Mult1~845 ),
	.datad(!\D0|tempResultRAM_2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1193 ),
	.sharein(\D0|Mult1~1194 ),
	.combout(),
	.sumout(\D0|Mult1~1184_sumout ),
	.cout(\D0|Mult1~1185 ),
	.shareout(\D0|Mult1~1186 ));
// synopsys translate_off
defparam \D0|Mult1~1184 .extended_lut = "off";
defparam \D0|Mult1~1184 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1184 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N28
dffeas \D0|tempResultRAM_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1184_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N30
cyclonev_lcell_comb \D0|Mult1~1176 (
// Equation(s):
// \D0|Mult1~1176_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [26] $ (\D0|Mult1~846 )) ) + ( \D0|Mult1~1186  ) + ( \D0|Mult1~1185  ))
// \D0|Mult1~1177  = CARRY(( !\D0|Mult1~168  $ (!\D0|tempResultRAM_2 [26] $ (\D0|Mult1~846 )) ) + ( \D0|Mult1~1186  ) + ( \D0|Mult1~1185  ))
// \D0|Mult1~1178  = SHARE((!\D0|Mult1~168  & (\D0|tempResultRAM_2 [26] & \D0|Mult1~846 )) # (\D0|Mult1~168  & ((\D0|Mult1~846 ) # (\D0|tempResultRAM_2 [26]))))

	.dataa(!\D0|Mult1~168 ),
	.datab(!\D0|tempResultRAM_2 [26]),
	.datac(!\D0|Mult1~846 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1185 ),
	.sharein(\D0|Mult1~1186 ),
	.combout(),
	.sumout(\D0|Mult1~1176_sumout ),
	.cout(\D0|Mult1~1177 ),
	.shareout(\D0|Mult1~1178 ));
// synopsys translate_off
defparam \D0|Mult1~1176 .extended_lut = "off";
defparam \D0|Mult1~1176 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult1~1176 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N32
dffeas \D0|tempResultRAM_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1176_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N33
cyclonev_lcell_comb \D0|Mult1~1168 (
// Equation(s):
// \D0|Mult1~1168_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|Mult1~847  $ (\D0|tempResultRAM_2 [27])) ) + ( \D0|Mult1~1178  ) + ( \D0|Mult1~1177  ))
// \D0|Mult1~1169  = CARRY(( !\D0|Mult1~168  $ (!\D0|Mult1~847  $ (\D0|tempResultRAM_2 [27])) ) + ( \D0|Mult1~1178  ) + ( \D0|Mult1~1177  ))
// \D0|Mult1~1170  = SHARE((!\D0|Mult1~168  & (\D0|Mult1~847  & \D0|tempResultRAM_2 [27])) # (\D0|Mult1~168  & ((\D0|tempResultRAM_2 [27]) # (\D0|Mult1~847 ))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|Mult1~847 ),
	.datad(!\D0|tempResultRAM_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1177 ),
	.sharein(\D0|Mult1~1178 ),
	.combout(),
	.sumout(\D0|Mult1~1168_sumout ),
	.cout(\D0|Mult1~1169 ),
	.shareout(\D0|Mult1~1170 ));
// synopsys translate_off
defparam \D0|Mult1~1168 .extended_lut = "off";
defparam \D0|Mult1~1168 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1168 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N34
dffeas \D0|tempResultRAM_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1168_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N36
cyclonev_lcell_comb \D0|Mult1~1160 (
// Equation(s):
// \D0|Mult1~1160_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|Mult1~848  $ (\D0|tempResultRAM_2 [28])) ) + ( \D0|Mult1~1170  ) + ( \D0|Mult1~1169  ))
// \D0|Mult1~1161  = CARRY(( !\D0|Mult1~168  $ (!\D0|Mult1~848  $ (\D0|tempResultRAM_2 [28])) ) + ( \D0|Mult1~1170  ) + ( \D0|Mult1~1169  ))
// \D0|Mult1~1162  = SHARE((!\D0|Mult1~168  & (\D0|Mult1~848  & \D0|tempResultRAM_2 [28])) # (\D0|Mult1~168  & ((\D0|tempResultRAM_2 [28]) # (\D0|Mult1~848 ))))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|Mult1~848 ),
	.datad(!\D0|tempResultRAM_2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1169 ),
	.sharein(\D0|Mult1~1170 ),
	.combout(),
	.sumout(\D0|Mult1~1160_sumout ),
	.cout(\D0|Mult1~1161 ),
	.shareout(\D0|Mult1~1162 ));
// synopsys translate_off
defparam \D0|Mult1~1160 .extended_lut = "off";
defparam \D0|Mult1~1160 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult1~1160 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y33_N37
dffeas \D0|tempResultRAM_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1160_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N39
cyclonev_lcell_comb \D0|Mult1~811 (
// Equation(s):
// \D0|Mult1~811_sumout  = SUM(( !\D0|Mult1~168  $ (!\D0|Mult1~849  $ (\D0|tempResultRAM_2 [29])) ) + ( \D0|Mult1~1162  ) + ( \D0|Mult1~1161  ))

	.dataa(!\D0|Mult1~168 ),
	.datab(gnd),
	.datac(!\D0|Mult1~849 ),
	.datad(!\D0|tempResultRAM_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult1~1161 ),
	.sharein(\D0|Mult1~1162 ),
	.combout(),
	.sumout(\D0|Mult1~811_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mult1~811 .extended_lut = "off";
defparam \D0|Mult1~811 .lut_mask = 64'h0000000000005AA5;
defparam \D0|Mult1~811 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N0
cyclonev_lcell_comb \D0|tempResultRAM_2~5 (
// Equation(s):
// \D0|tempResultRAM_2~5_combout  = ( \D0|tempResultRAM_2 [29] & ( \D0|Mult1~811_sumout  & ( (!\D0|completeCalculation~1_combout ) # (((!\D0|done_Second~2_combout  & !\D0|tempResultRAM_2~1_combout )) # (\D0|tempResultRAM_2~4_combout )) ) ) ) # ( 
// !\D0|tempResultRAM_2 [29] & ( \D0|Mult1~811_sumout  & ( (\D0|completeCalculation~1_combout  & (\D0|tempResultRAM_2~4_combout  & ((\D0|tempResultRAM_2~1_combout ) # (\D0|done_Second~2_combout )))) ) ) ) # ( \D0|tempResultRAM_2 [29] & ( 
// !\D0|Mult1~811_sumout  & ( (!\D0|completeCalculation~1_combout ) # ((!\D0|done_Second~2_combout  & !\D0|tempResultRAM_2~1_combout )) ) ) )

	.dataa(!\D0|done_Second~2_combout ),
	.datab(!\D0|completeCalculation~1_combout ),
	.datac(!\D0|tempResultRAM_2~4_combout ),
	.datad(!\D0|tempResultRAM_2~1_combout ),
	.datae(!\D0|tempResultRAM_2 [29]),
	.dataf(!\D0|Mult1~811_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2~5 .extended_lut = "off";
defparam \D0|tempResultRAM_2~5 .lut_mask = 64'h0000EECC0103EFCF;
defparam \D0|tempResultRAM_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y33_N2
dffeas \D0|tempResultRAM_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|tempResultRAM_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N18
cyclonev_lcell_comb \D0|tempResultRAM_2[-18]~2 (
// Equation(s):
// \D0|tempResultRAM_2[-18]~2_combout  = (!\D0|tempResultRAM_2 [29] & (\C0|current_state.load_secondResultRAM~q  & (!\D0|increment~q  & \D0|maxCalculation~q )))

	.dataa(!\D0|tempResultRAM_2 [29]),
	.datab(!\C0|current_state.load_secondResultRAM~q ),
	.datac(!\D0|increment~q ),
	.datad(!\D0|maxCalculation~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2[-18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2[-18]~2 .extended_lut = "off";
defparam \D0|tempResultRAM_2[-18]~2 .lut_mask = 64'h0020002000200020;
defparam \D0|tempResultRAM_2[-18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N30
cyclonev_lcell_comb \D0|tempResultRAM_2[-18]~3 (
// Equation(s):
// \D0|tempResultRAM_2[-18]~3_combout  = ( \D0|tempResultRAM_2[-18]~2_combout  & ( !\KEY[0]~input_o  ) ) # ( !\D0|tempResultRAM_2[-18]~2_combout  & ( (!\KEY[0]~input_o ) # ((\D0|completeCalculation~1_combout  & ((\D0|done_Second~2_combout ) # 
// (\D0|tempResultRAM_2~1_combout )))) ) )

	.dataa(!\D0|completeCalculation~1_combout ),
	.datab(!\D0|tempResultRAM_2~1_combout ),
	.datac(!\D0|done_Second~2_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\D0|tempResultRAM_2[-18]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_2[-18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_2[-18]~3 .extended_lut = "off";
defparam \D0|tempResultRAM_2[-18]~3 .lut_mask = 64'hFF15FF15FF00FF00;
defparam \D0|tempResultRAM_2[-18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y37_N2
dffeas \D0|tempResultRAM_2[-34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1276_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-34]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-34] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-34] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N5
dffeas \D0|tempResultRAM_2[-33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1272_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-33]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-33] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-33] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N8
dffeas \D0|tempResultRAM_2[-32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1268_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-32]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-32] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-32] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N11
dffeas \D0|tempResultRAM_2[-31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1260_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-31]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-31] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N14
dffeas \D0|tempResultRAM_2[-30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1252_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-30]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-30] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N17
dffeas \D0|tempResultRAM_2[-29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1244_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N20
dffeas \D0|tempResultRAM_2[-28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1236_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N22
dffeas \D0|tempResultRAM_2[-27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1228_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N26
dffeas \D0|tempResultRAM_2[-26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1220_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N29
dffeas \D0|tempResultRAM_2[-25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1212_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N31
dffeas \D0|tempResultRAM_2[-24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1204_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N35
dffeas \D0|tempResultRAM_2[-23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1196_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N38
dffeas \D0|tempResultRAM_2[-22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1188_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N41
dffeas \D0|tempResultRAM_2[-21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1180_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N44
dffeas \D0|tempResultRAM_2[-20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1172_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N46
dffeas \D0|tempResultRAM_2[-19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1164_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N50
dffeas \D0|tempResultRAM_2[-18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~1156_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N53
dffeas \D0|tempResultRAM_2[-17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_2[-18]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_2[-18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_2 [-17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_2[-17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_2[-17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\C0|current_state.load_secondResultRAM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D0|tempResultRAM_2 [14],\D0|tempResultRAM_2 [13],\D0|tempResultRAM_2 [12],\D0|tempResultRAM_2 [11],\D0|tempResultRAM_2 [10],\D0|tempResultRAM_2 [9],\D0|tempResultRAM_2 [8],\D0|tempResultRAM_2 [7],\D0|tempResultRAM_2 [6],\D0|tempResultRAM_2 [5],\D0|tempResultRAM_2 [4],
\D0|tempResultRAM_2 [3],\D0|tempResultRAM_2 [2],\D0|tempResultRAM_2 [1],\D0|tempResultRAM_2 [0],\D0|tempResultRAM_2 [-1],\D0|tempResultRAM_2 [-2],\D0|tempResultRAM_2 [-3],\D0|tempResultRAM_2 [-4],\D0|tempResultRAM_2 [-5],\D0|tempResultRAM_2 [-6],\D0|tempResultRAM_2 [-7],\D0|tempResultRAM_2 [-8],
\D0|tempResultRAM_2 [-9],\D0|tempResultRAM_2 [-10],\D0|tempResultRAM_2 [-11],\D0|tempResultRAM_2 [-12],\D0|tempResultRAM_2 [-13],\D0|tempResultRAM_2 [-14],\D0|tempResultRAM_2 [-15],\D0|tempResultRAM_2 [-16],\D0|tempResultRAM_2 [-17]}),
	.portaaddr({\D0|layer2_result_address [4],\D0|layer2_result_address [3],\D0|layer2_result_address [2],\D0|layer2_result_address [1],\D0|layer2_result_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\D0|layer2_result_address [4],\D0|layer2_result_address [3],\D0|layer2_result_address [2],\D0|layer2_result_address [1],\D0|layer2_result_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X20_Y26_N0
cyclonev_mac \D0|Mult2~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a17 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a16 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a15 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a14 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a13 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a12 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a11 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a10 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a9 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a8 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a7 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a6 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a5 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a4 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a3 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a2 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a1 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.ay({\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a17 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a16 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a15 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a14 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a13 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a12 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a11 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a10 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a9 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a8 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a7 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a6 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a5 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a4 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a3 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a2 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a1 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult2~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult2~477 .accumulate_clock = "none";
defparam \D0|Mult2~477 .ax_clock = "none";
defparam \D0|Mult2~477 .ax_width = 18;
defparam \D0|Mult2~477 .ay_scan_in_clock = "none";
defparam \D0|Mult2~477 .ay_scan_in_width = 18;
defparam \D0|Mult2~477 .ay_use_scan_in = "false";
defparam \D0|Mult2~477 .az_clock = "none";
defparam \D0|Mult2~477 .bx_clock = "none";
defparam \D0|Mult2~477 .by_clock = "none";
defparam \D0|Mult2~477 .by_use_scan_in = "false";
defparam \D0|Mult2~477 .bz_clock = "none";
defparam \D0|Mult2~477 .coef_a_0 = 0;
defparam \D0|Mult2~477 .coef_a_1 = 0;
defparam \D0|Mult2~477 .coef_a_2 = 0;
defparam \D0|Mult2~477 .coef_a_3 = 0;
defparam \D0|Mult2~477 .coef_a_4 = 0;
defparam \D0|Mult2~477 .coef_a_5 = 0;
defparam \D0|Mult2~477 .coef_a_6 = 0;
defparam \D0|Mult2~477 .coef_a_7 = 0;
defparam \D0|Mult2~477 .coef_b_0 = 0;
defparam \D0|Mult2~477 .coef_b_1 = 0;
defparam \D0|Mult2~477 .coef_b_2 = 0;
defparam \D0|Mult2~477 .coef_b_3 = 0;
defparam \D0|Mult2~477 .coef_b_4 = 0;
defparam \D0|Mult2~477 .coef_b_5 = 0;
defparam \D0|Mult2~477 .coef_b_6 = 0;
defparam \D0|Mult2~477 .coef_b_7 = 0;
defparam \D0|Mult2~477 .coef_sel_a_clock = "none";
defparam \D0|Mult2~477 .coef_sel_b_clock = "none";
defparam \D0|Mult2~477 .delay_scan_out_ay = "false";
defparam \D0|Mult2~477 .delay_scan_out_by = "false";
defparam \D0|Mult2~477 .enable_double_accum = "false";
defparam \D0|Mult2~477 .load_const_clock = "none";
defparam \D0|Mult2~477 .load_const_value = 0;
defparam \D0|Mult2~477 .mode_sub_location = 0;
defparam \D0|Mult2~477 .negate_clock = "none";
defparam \D0|Mult2~477 .operand_source_max = "input";
defparam \D0|Mult2~477 .operand_source_may = "input";
defparam \D0|Mult2~477 .operand_source_mbx = "input";
defparam \D0|Mult2~477 .operand_source_mby = "input";
defparam \D0|Mult2~477 .operation_mode = "m18x18_full";
defparam \D0|Mult2~477 .output_clock = "none";
defparam \D0|Mult2~477 .preadder_subtract_a = "false";
defparam \D0|Mult2~477 .preadder_subtract_b = "false";
defparam \D0|Mult2~477 .result_a_width = 64;
defparam \D0|Mult2~477 .signed_max = "false";
defparam \D0|Mult2~477 .signed_may = "false";
defparam \D0|Mult2~477 .signed_mbx = "false";
defparam \D0|Mult2~477 .signed_mby = "false";
defparam \D0|Mult2~477 .sub_clock = "none";
defparam \D0|Mult2~477 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N0
cyclonev_lcell_comb \D0|Mult2~1276 (
// Equation(s):
// \D0|Mult2~1276_sumout  = SUM(( !\D0|Mult2~477_resulta  $ (!\D0|tempResultRAM_Output [-34]) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult2~1277  = CARRY(( !\D0|Mult2~477_resulta  $ (!\D0|tempResultRAM_Output [-34]) ) + ( !VCC ) + ( !VCC ))
// \D0|Mult2~1278  = SHARE((\D0|Mult2~477_resulta  & \D0|tempResultRAM_Output [-34]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Mult2~477_resulta ),
	.datad(!\D0|tempResultRAM_Output [-34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Mult2~1276_sumout ),
	.cout(\D0|Mult2~1277 ),
	.shareout(\D0|Mult2~1278 ));
// synopsys translate_off
defparam \D0|Mult2~1276 .extended_lut = "off";
defparam \D0|Mult2~1276 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult2~1276 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N21
cyclonev_lcell_comb \D0|tempResultRAM_Output[-14]~0 (
// Equation(s):
// \D0|tempResultRAM_Output[-14]~0_combout  = ( \C0|current_state.load_outputRAM~q  & ( ((!\KEY[0]~input_o ) # (\D0|maxCalculation~q )) # (\D0|increment~q ) ) ) # ( !\C0|current_state.load_outputRAM~q  )

	.dataa(!\D0|increment~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D0|maxCalculation~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-14]~0 .extended_lut = "off";
defparam \D0|tempResultRAM_Output[-14]~0 .lut_mask = 64'hFFFFFFFFDFDFDFDF;
defparam \D0|tempResultRAM_Output[-14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N33
cyclonev_lcell_comb \D0|done_Output~0 (
// Equation(s):
// \D0|done_Output~0_combout  = ( \C0|current_state.startOver~q  & ( !\C0|current_state.load_outputRAM~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\C0|current_state.load_outputRAM~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.startOver~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|done_Output~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|done_Output~0 .extended_lut = "off";
defparam \D0|done_Output~0 .lut_mask = 64'h00000000FF00FF00;
defparam \D0|done_Output~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N57
cyclonev_lcell_comb \D0|tempResultRAM_Output~4 (
// Equation(s):
// \D0|tempResultRAM_Output~4_combout  = ( \C0|current_state.load_outputRAM~q  & ( (!\D0|increment~q  & !\D0|maxCalculation~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|increment~q ),
	.datad(!\D0|maxCalculation~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_outputRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output~4 .extended_lut = "off";
defparam \D0|tempResultRAM_Output~4 .lut_mask = 64'h00000000F000F000;
defparam \D0|tempResultRAM_Output~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N15
cyclonev_lcell_comb \D0|tempResultRAM_Output~1 (
// Equation(s):
// \D0|tempResultRAM_Output~1_combout  = ( \D0|increment~q  & ( \D0|maxCalculation_wait~q  & ( (\C0|current_state.load_outputRAM~q  & ((!\D0|Equal4~0_combout ) # (!\D0|Equal4~1_combout ))) ) ) ) # ( \D0|increment~q  & ( !\D0|maxCalculation_wait~q  & ( 
// (\C0|current_state.load_outputRAM~q  & ((!\D0|Equal4~0_combout ) # (!\D0|Equal4~1_combout ))) ) ) ) # ( !\D0|increment~q  & ( !\D0|maxCalculation_wait~q  & ( (!\D0|increment_address~q  & \C0|current_state.load_outputRAM~q ) ) ) )

	.dataa(!\D0|increment_address~q ),
	.datab(!\D0|Equal4~0_combout ),
	.datac(!\D0|Equal4~1_combout ),
	.datad(!\C0|current_state.load_outputRAM~q ),
	.datae(!\D0|increment~q ),
	.dataf(!\D0|maxCalculation_wait~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output~1 .extended_lut = "off";
defparam \D0|tempResultRAM_Output~1 .lut_mask = 64'h00AA00FC000000FC;
defparam \D0|tempResultRAM_Output~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\D0|layerOutput_weight_address [8],\D0|layerOutput_weight_address [7],\D0|layerOutput_weight_address [6],\D0|layerOutput_weight_address [5],\D0|layerOutput_weight_address [4],\D0|layerOutput_weight_address [3],\D0|layerOutput_weight_address [2],\D0|layerOutput_weight_address [1],
\D0|layerOutput_weight_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated|ALTSYNCRAM";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 9;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 20;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 511;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 320;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 9;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 20;
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00FFF0000000FFF00FFF00FFF00000000000000000FFF000000000";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "000FFF00FFF00FFF00FFF0000000FFF0000000000000000000000FFF00FFF00FFF0000000FFF00FFF000000000000FFF0000000FFF00FFF000000000000FFF0000000FFF0000000FFF00FFF00FFF0000000FFF000000000000FFF00FFF000000000000FFF00FFF0000000FFF000000000000FFF00FFF0000000FFF0000000FFF0000000FFF00FFF00FFF00FFF000000000000FFF00FFF0000000FFF00000000000000000FFF0000000FFF00FFF0000000FFF0000000FFF00FFF00FFF00FFF00FFF00FFF0000000FFF0000000FFF0000000FFF00FFF0000000FFF000000000000FFF00FFF00FFF0000000FFF0000000FFF00FFF0000000FFF000000000000FFF0";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "000000FFF0000000FFF00FFF00FFF000000000000FFF0000000FFF0000000FFF0000000FFF00FFF00000000000000000FFF00FFF0000000FFF00FFF00FFF0000000FFF0000000FFF0000000FFF00FFF00FFF00FFF0000000FFF0000000FFF00FFF00FFF0000000FFF0000000FFF00000000000000000FFF00FFF00FFF0000000FFF00FFF000000000000FFF0000000FFF00FFF00FFF00FFF00FFF0000000FFF00FFF00FFF00FFF0000000FFF000000000000FFF000000000000FFF00FFF000000000000FFF000000000000000000000000000FFF0000000FFF0000000FFF000000000000FFF0000000FFF00FFF0000000FFF00FFF00FFF0000000FFF00FFF00F";
defparam \weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FF00FFF00FFF00FFF000000000000FFF00FFF0000000FFF00FFF00FFF00FFF0000000FFF00FFF00000000000000000FFF00FFF0000000000000000000000FFF00FFF00FFF00FFF00FFF0000000FFF00FFF000000000000FFF0000000FFF00000000000000000FFF0000000FFF00000000000000000FFF0000000FFF0000000FFF0000000FFF00FFF00FFF00FFF00FFF00FFF00FFF0000000FFF000000000000FFF0000000FFF000000000000FFF00FFF0000000FFF000000000000FFF0000000FFF0000000FFF00FFF00FFF00FFF00FFF00FFF000000000000FFF00FFF00000000000000000FFF00FFF0000000FFF00000000000000000FFF0000000FFF00FFF";
// synopsys translate_on

// Location: DSP_X20_Y24_N0
cyclonev_mac \D0|Mult2~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a30 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a29 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a28 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a27 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a26 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a25 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a24 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a23 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a22 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a21 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a20 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a19 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a18 }),
	.ay({\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a17 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a16 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a15 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a14 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a13 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a12 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a11 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a10 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a9 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a8 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a7 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a6 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a5 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a4 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a3 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a2 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a1 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.az(26'b00000000000000000000000000),
	.bx({\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a30 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a29 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a28 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a27 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a26 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a25 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a24 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a23 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a22 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a21 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20~portadataout ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a19 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a18 }),
	.by({\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a17 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a16 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a15 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a14 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a13 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a12 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a11 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a10 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a9 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a8 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a7 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a6 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a5 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a4 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a3 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a2 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a1 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult2~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult2~136 .accumulate_clock = "none";
defparam \D0|Mult2~136 .ax_clock = "none";
defparam \D0|Mult2~136 .ax_width = 18;
defparam \D0|Mult2~136 .ay_scan_in_clock = "none";
defparam \D0|Mult2~136 .ay_scan_in_width = 18;
defparam \D0|Mult2~136 .ay_use_scan_in = "false";
defparam \D0|Mult2~136 .az_clock = "none";
defparam \D0|Mult2~136 .bx_clock = "none";
defparam \D0|Mult2~136 .bx_width = 18;
defparam \D0|Mult2~136 .by_clock = "none";
defparam \D0|Mult2~136 .by_use_scan_in = "false";
defparam \D0|Mult2~136 .by_width = 18;
defparam \D0|Mult2~136 .bz_clock = "none";
defparam \D0|Mult2~136 .coef_a_0 = 0;
defparam \D0|Mult2~136 .coef_a_1 = 0;
defparam \D0|Mult2~136 .coef_a_2 = 0;
defparam \D0|Mult2~136 .coef_a_3 = 0;
defparam \D0|Mult2~136 .coef_a_4 = 0;
defparam \D0|Mult2~136 .coef_a_5 = 0;
defparam \D0|Mult2~136 .coef_a_6 = 0;
defparam \D0|Mult2~136 .coef_a_7 = 0;
defparam \D0|Mult2~136 .coef_b_0 = 0;
defparam \D0|Mult2~136 .coef_b_1 = 0;
defparam \D0|Mult2~136 .coef_b_2 = 0;
defparam \D0|Mult2~136 .coef_b_3 = 0;
defparam \D0|Mult2~136 .coef_b_4 = 0;
defparam \D0|Mult2~136 .coef_b_5 = 0;
defparam \D0|Mult2~136 .coef_b_6 = 0;
defparam \D0|Mult2~136 .coef_b_7 = 0;
defparam \D0|Mult2~136 .coef_sel_a_clock = "none";
defparam \D0|Mult2~136 .coef_sel_b_clock = "none";
defparam \D0|Mult2~136 .delay_scan_out_ay = "false";
defparam \D0|Mult2~136 .delay_scan_out_by = "false";
defparam \D0|Mult2~136 .enable_double_accum = "false";
defparam \D0|Mult2~136 .load_const_clock = "none";
defparam \D0|Mult2~136 .load_const_value = 0;
defparam \D0|Mult2~136 .mode_sub_location = 0;
defparam \D0|Mult2~136 .negate_clock = "none";
defparam \D0|Mult2~136 .operand_source_max = "input";
defparam \D0|Mult2~136 .operand_source_may = "input";
defparam \D0|Mult2~136 .operand_source_mbx = "input";
defparam \D0|Mult2~136 .operand_source_mby = "input";
defparam \D0|Mult2~136 .operation_mode = "m18x18_sumof2";
defparam \D0|Mult2~136 .output_clock = "none";
defparam \D0|Mult2~136 .preadder_subtract_a = "false";
defparam \D0|Mult2~136 .preadder_subtract_b = "false";
defparam \D0|Mult2~136 .result_a_width = 64;
defparam \D0|Mult2~136 .signed_max = "true";
defparam \D0|Mult2~136 .signed_may = "false";
defparam \D0|Mult2~136 .signed_mbx = "true";
defparam \D0|Mult2~136 .signed_mby = "false";
defparam \D0|Mult2~136 .sub_clock = "none";
defparam \D0|Mult2~136 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y22_N0
cyclonev_mac \D0|Mult2~826 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a31 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a30 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a29 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a28 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a27 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a26 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a25 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a24 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a23 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a22 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a21 ,
\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a20~portadataout ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a19 ,\weightRAM_output|output_ram_rtl_0|auto_generated|ram_block1a18 }),
	.ay({\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a31 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a30 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a29 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a28 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a27 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a26 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a25 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a24 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a23 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a22 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a21 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a20 ,\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a19 ,
\resultRAM_2|layer2Result_ram_rtl_0|auto_generated|ram_block1a18 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\D0|Mult2~826_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \D0|Mult2~826 .accumulate_clock = "none";
defparam \D0|Mult2~826 .ax_clock = "none";
defparam \D0|Mult2~826 .ax_width = 18;
defparam \D0|Mult2~826 .ay_scan_in_clock = "none";
defparam \D0|Mult2~826 .ay_scan_in_width = 19;
defparam \D0|Mult2~826 .ay_use_scan_in = "false";
defparam \D0|Mult2~826 .az_clock = "none";
defparam \D0|Mult2~826 .bx_clock = "none";
defparam \D0|Mult2~826 .by_clock = "none";
defparam \D0|Mult2~826 .by_use_scan_in = "false";
defparam \D0|Mult2~826 .bz_clock = "none";
defparam \D0|Mult2~826 .coef_a_0 = 0;
defparam \D0|Mult2~826 .coef_a_1 = 0;
defparam \D0|Mult2~826 .coef_a_2 = 0;
defparam \D0|Mult2~826 .coef_a_3 = 0;
defparam \D0|Mult2~826 .coef_a_4 = 0;
defparam \D0|Mult2~826 .coef_a_5 = 0;
defparam \D0|Mult2~826 .coef_a_6 = 0;
defparam \D0|Mult2~826 .coef_a_7 = 0;
defparam \D0|Mult2~826 .coef_b_0 = 0;
defparam \D0|Mult2~826 .coef_b_1 = 0;
defparam \D0|Mult2~826 .coef_b_2 = 0;
defparam \D0|Mult2~826 .coef_b_3 = 0;
defparam \D0|Mult2~826 .coef_b_4 = 0;
defparam \D0|Mult2~826 .coef_b_5 = 0;
defparam \D0|Mult2~826 .coef_b_6 = 0;
defparam \D0|Mult2~826 .coef_b_7 = 0;
defparam \D0|Mult2~826 .coef_sel_a_clock = "none";
defparam \D0|Mult2~826 .coef_sel_b_clock = "none";
defparam \D0|Mult2~826 .delay_scan_out_ay = "false";
defparam \D0|Mult2~826 .delay_scan_out_by = "false";
defparam \D0|Mult2~826 .enable_double_accum = "false";
defparam \D0|Mult2~826 .load_const_clock = "none";
defparam \D0|Mult2~826 .load_const_value = 0;
defparam \D0|Mult2~826 .mode_sub_location = 0;
defparam \D0|Mult2~826 .negate_clock = "none";
defparam \D0|Mult2~826 .operand_source_max = "input";
defparam \D0|Mult2~826 .operand_source_may = "input";
defparam \D0|Mult2~826 .operand_source_mbx = "input";
defparam \D0|Mult2~826 .operand_source_mby = "input";
defparam \D0|Mult2~826 .operation_mode = "m18x18_full";
defparam \D0|Mult2~826 .output_clock = "none";
defparam \D0|Mult2~826 .preadder_subtract_a = "false";
defparam \D0|Mult2~826 .preadder_subtract_b = "false";
defparam \D0|Mult2~826 .result_a_width = 64;
defparam \D0|Mult2~826 .signed_max = "true";
defparam \D0|Mult2~826 .signed_may = "true";
defparam \D0|Mult2~826 .signed_mbx = "false";
defparam \D0|Mult2~826 .signed_mby = "false";
defparam \D0|Mult2~826 .sub_clock = "none";
defparam \D0|Mult2~826 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N3
cyclonev_lcell_comb \D0|Mult2~1272 (
// Equation(s):
// \D0|Mult2~1272_sumout  = SUM(( !\D0|tempResultRAM_Output [-33] $ (!\D0|Mult2~478 ) ) + ( \D0|Mult2~1278  ) + ( \D0|Mult2~1277  ))
// \D0|Mult2~1273  = CARRY(( !\D0|tempResultRAM_Output [-33] $ (!\D0|Mult2~478 ) ) + ( \D0|Mult2~1278  ) + ( \D0|Mult2~1277  ))
// \D0|Mult2~1274  = SHARE((\D0|tempResultRAM_Output [-33] & \D0|Mult2~478 ))

	.dataa(!\D0|tempResultRAM_Output [-33]),
	.datab(gnd),
	.datac(!\D0|Mult2~478 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1277 ),
	.sharein(\D0|Mult2~1278 ),
	.combout(),
	.sumout(\D0|Mult2~1272_sumout ),
	.cout(\D0|Mult2~1273 ),
	.shareout(\D0|Mult2~1274 ));
// synopsys translate_off
defparam \D0|Mult2~1272 .extended_lut = "off";
defparam \D0|Mult2~1272 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~1272 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N6
cyclonev_lcell_comb \D0|Mult2~1268 (
// Equation(s):
// \D0|Mult2~1268_sumout  = SUM(( !\D0|tempResultRAM_Output [-32] $ (!\D0|Mult2~479 ) ) + ( \D0|Mult2~1274  ) + ( \D0|Mult2~1273  ))
// \D0|Mult2~1269  = CARRY(( !\D0|tempResultRAM_Output [-32] $ (!\D0|Mult2~479 ) ) + ( \D0|Mult2~1274  ) + ( \D0|Mult2~1273  ))
// \D0|Mult2~1270  = SHARE((\D0|tempResultRAM_Output [-32] & \D0|Mult2~479 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-32]),
	.datac(!\D0|Mult2~479 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1273 ),
	.sharein(\D0|Mult2~1274 ),
	.combout(),
	.sumout(\D0|Mult2~1268_sumout ),
	.cout(\D0|Mult2~1269 ),
	.shareout(\D0|Mult2~1270 ));
// synopsys translate_off
defparam \D0|Mult2~1268 .extended_lut = "off";
defparam \D0|Mult2~1268 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult2~1268 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N9
cyclonev_lcell_comb \D0|Mult2~1260 (
// Equation(s):
// \D0|Mult2~1260_sumout  = SUM(( !\D0|tempResultRAM_Output [-31] $ (!\D0|Mult2~480 ) ) + ( \D0|Mult2~1270  ) + ( \D0|Mult2~1269  ))
// \D0|Mult2~1261  = CARRY(( !\D0|tempResultRAM_Output [-31] $ (!\D0|Mult2~480 ) ) + ( \D0|Mult2~1270  ) + ( \D0|Mult2~1269  ))
// \D0|Mult2~1262  = SHARE((\D0|tempResultRAM_Output [-31] & \D0|Mult2~480 ))

	.dataa(!\D0|tempResultRAM_Output [-31]),
	.datab(gnd),
	.datac(!\D0|Mult2~480 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1269 ),
	.sharein(\D0|Mult2~1270 ),
	.combout(),
	.sumout(\D0|Mult2~1260_sumout ),
	.cout(\D0|Mult2~1261 ),
	.shareout(\D0|Mult2~1262 ));
// synopsys translate_off
defparam \D0|Mult2~1260 .extended_lut = "off";
defparam \D0|Mult2~1260 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~1260 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N12
cyclonev_lcell_comb \D0|Mult2~1252 (
// Equation(s):
// \D0|Mult2~1252_sumout  = SUM(( !\D0|tempResultRAM_Output [-30] $ (!\D0|Mult2~481 ) ) + ( \D0|Mult2~1262  ) + ( \D0|Mult2~1261  ))
// \D0|Mult2~1253  = CARRY(( !\D0|tempResultRAM_Output [-30] $ (!\D0|Mult2~481 ) ) + ( \D0|Mult2~1262  ) + ( \D0|Mult2~1261  ))
// \D0|Mult2~1254  = SHARE((\D0|tempResultRAM_Output [-30] & \D0|Mult2~481 ))

	.dataa(!\D0|tempResultRAM_Output [-30]),
	.datab(gnd),
	.datac(!\D0|Mult2~481 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1261 ),
	.sharein(\D0|Mult2~1262 ),
	.combout(),
	.sumout(\D0|Mult2~1252_sumout ),
	.cout(\D0|Mult2~1253 ),
	.shareout(\D0|Mult2~1254 ));
// synopsys translate_off
defparam \D0|Mult2~1252 .extended_lut = "off";
defparam \D0|Mult2~1252 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~1252 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N15
cyclonev_lcell_comb \D0|Mult2~1244 (
// Equation(s):
// \D0|Mult2~1244_sumout  = SUM(( !\D0|tempResultRAM_Output [-29] $ (!\D0|Mult2~482 ) ) + ( \D0|Mult2~1254  ) + ( \D0|Mult2~1253  ))
// \D0|Mult2~1245  = CARRY(( !\D0|tempResultRAM_Output [-29] $ (!\D0|Mult2~482 ) ) + ( \D0|Mult2~1254  ) + ( \D0|Mult2~1253  ))
// \D0|Mult2~1246  = SHARE((\D0|tempResultRAM_Output [-29] & \D0|Mult2~482 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-29]),
	.datac(!\D0|Mult2~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1253 ),
	.sharein(\D0|Mult2~1254 ),
	.combout(),
	.sumout(\D0|Mult2~1244_sumout ),
	.cout(\D0|Mult2~1245 ),
	.shareout(\D0|Mult2~1246 ));
// synopsys translate_off
defparam \D0|Mult2~1244 .extended_lut = "off";
defparam \D0|Mult2~1244 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult2~1244 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N18
cyclonev_lcell_comb \D0|Mult2~1236 (
// Equation(s):
// \D0|Mult2~1236_sumout  = SUM(( !\D0|tempResultRAM_Output [-28] $ (!\D0|Mult2~483 ) ) + ( \D0|Mult2~1246  ) + ( \D0|Mult2~1245  ))
// \D0|Mult2~1237  = CARRY(( !\D0|tempResultRAM_Output [-28] $ (!\D0|Mult2~483 ) ) + ( \D0|Mult2~1246  ) + ( \D0|Mult2~1245  ))
// \D0|Mult2~1238  = SHARE((\D0|tempResultRAM_Output [-28] & \D0|Mult2~483 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-28]),
	.datac(!\D0|Mult2~483 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1245 ),
	.sharein(\D0|Mult2~1246 ),
	.combout(),
	.sumout(\D0|Mult2~1236_sumout ),
	.cout(\D0|Mult2~1237 ),
	.shareout(\D0|Mult2~1238 ));
// synopsys translate_off
defparam \D0|Mult2~1236 .extended_lut = "off";
defparam \D0|Mult2~1236 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult2~1236 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N21
cyclonev_lcell_comb \D0|Mult2~1228 (
// Equation(s):
// \D0|Mult2~1228_sumout  = SUM(( !\D0|tempResultRAM_Output [-27] $ (!\D0|Mult2~484 ) ) + ( \D0|Mult2~1238  ) + ( \D0|Mult2~1237  ))
// \D0|Mult2~1229  = CARRY(( !\D0|tempResultRAM_Output [-27] $ (!\D0|Mult2~484 ) ) + ( \D0|Mult2~1238  ) + ( \D0|Mult2~1237  ))
// \D0|Mult2~1230  = SHARE((\D0|tempResultRAM_Output [-27] & \D0|Mult2~484 ))

	.dataa(!\D0|tempResultRAM_Output [-27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Mult2~484 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1237 ),
	.sharein(\D0|Mult2~1238 ),
	.combout(),
	.sumout(\D0|Mult2~1228_sumout ),
	.cout(\D0|Mult2~1229 ),
	.shareout(\D0|Mult2~1230 ));
// synopsys translate_off
defparam \D0|Mult2~1228 .extended_lut = "off";
defparam \D0|Mult2~1228 .lut_mask = 64'h00000055000055AA;
defparam \D0|Mult2~1228 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N24
cyclonev_lcell_comb \D0|Mult2~1220 (
// Equation(s):
// \D0|Mult2~1220_sumout  = SUM(( !\D0|tempResultRAM_Output [-26] $ (!\D0|Mult2~485 ) ) + ( \D0|Mult2~1230  ) + ( \D0|Mult2~1229  ))
// \D0|Mult2~1221  = CARRY(( !\D0|tempResultRAM_Output [-26] $ (!\D0|Mult2~485 ) ) + ( \D0|Mult2~1230  ) + ( \D0|Mult2~1229  ))
// \D0|Mult2~1222  = SHARE((\D0|tempResultRAM_Output [-26] & \D0|Mult2~485 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [-26]),
	.datad(!\D0|Mult2~485 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1229 ),
	.sharein(\D0|Mult2~1230 ),
	.combout(),
	.sumout(\D0|Mult2~1220_sumout ),
	.cout(\D0|Mult2~1221 ),
	.shareout(\D0|Mult2~1222 ));
// synopsys translate_off
defparam \D0|Mult2~1220 .extended_lut = "off";
defparam \D0|Mult2~1220 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult2~1220 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N27
cyclonev_lcell_comb \D0|Mult2~1212 (
// Equation(s):
// \D0|Mult2~1212_sumout  = SUM(( !\D0|tempResultRAM_Output [-25] $ (!\D0|Mult2~486 ) ) + ( \D0|Mult2~1222  ) + ( \D0|Mult2~1221  ))
// \D0|Mult2~1213  = CARRY(( !\D0|tempResultRAM_Output [-25] $ (!\D0|Mult2~486 ) ) + ( \D0|Mult2~1222  ) + ( \D0|Mult2~1221  ))
// \D0|Mult2~1214  = SHARE((\D0|tempResultRAM_Output [-25] & \D0|Mult2~486 ))

	.dataa(!\D0|tempResultRAM_Output [-25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|Mult2~486 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1221 ),
	.sharein(\D0|Mult2~1222 ),
	.combout(),
	.sumout(\D0|Mult2~1212_sumout ),
	.cout(\D0|Mult2~1213 ),
	.shareout(\D0|Mult2~1214 ));
// synopsys translate_off
defparam \D0|Mult2~1212 .extended_lut = "off";
defparam \D0|Mult2~1212 .lut_mask = 64'h00000055000055AA;
defparam \D0|Mult2~1212 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N30
cyclonev_lcell_comb \D0|Mult2~1204 (
// Equation(s):
// \D0|Mult2~1204_sumout  = SUM(( !\D0|tempResultRAM_Output [-24] $ (!\D0|Mult2~487 ) ) + ( \D0|Mult2~1214  ) + ( \D0|Mult2~1213  ))
// \D0|Mult2~1205  = CARRY(( !\D0|tempResultRAM_Output [-24] $ (!\D0|Mult2~487 ) ) + ( \D0|Mult2~1214  ) + ( \D0|Mult2~1213  ))
// \D0|Mult2~1206  = SHARE((\D0|tempResultRAM_Output [-24] & \D0|Mult2~487 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-24]),
	.datac(!\D0|Mult2~487 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1213 ),
	.sharein(\D0|Mult2~1214 ),
	.combout(),
	.sumout(\D0|Mult2~1204_sumout ),
	.cout(\D0|Mult2~1205 ),
	.shareout(\D0|Mult2~1206 ));
// synopsys translate_off
defparam \D0|Mult2~1204 .extended_lut = "off";
defparam \D0|Mult2~1204 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult2~1204 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N33
cyclonev_lcell_comb \D0|Mult2~1196 (
// Equation(s):
// \D0|Mult2~1196_sumout  = SUM(( !\D0|tempResultRAM_Output [-23] $ (!\D0|Mult2~488 ) ) + ( \D0|Mult2~1206  ) + ( \D0|Mult2~1205  ))
// \D0|Mult2~1197  = CARRY(( !\D0|tempResultRAM_Output [-23] $ (!\D0|Mult2~488 ) ) + ( \D0|Mult2~1206  ) + ( \D0|Mult2~1205  ))
// \D0|Mult2~1198  = SHARE((\D0|tempResultRAM_Output [-23] & \D0|Mult2~488 ))

	.dataa(!\D0|tempResultRAM_Output [-23]),
	.datab(gnd),
	.datac(!\D0|Mult2~488 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1205 ),
	.sharein(\D0|Mult2~1206 ),
	.combout(),
	.sumout(\D0|Mult2~1196_sumout ),
	.cout(\D0|Mult2~1197 ),
	.shareout(\D0|Mult2~1198 ));
// synopsys translate_off
defparam \D0|Mult2~1196 .extended_lut = "off";
defparam \D0|Mult2~1196 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~1196 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N36
cyclonev_lcell_comb \D0|Mult2~1188 (
// Equation(s):
// \D0|Mult2~1188_sumout  = SUM(( !\D0|tempResultRAM_Output [-22] $ (!\D0|Mult2~489 ) ) + ( \D0|Mult2~1198  ) + ( \D0|Mult2~1197  ))
// \D0|Mult2~1189  = CARRY(( !\D0|tempResultRAM_Output [-22] $ (!\D0|Mult2~489 ) ) + ( \D0|Mult2~1198  ) + ( \D0|Mult2~1197  ))
// \D0|Mult2~1190  = SHARE((\D0|tempResultRAM_Output [-22] & \D0|Mult2~489 ))

	.dataa(!\D0|tempResultRAM_Output [-22]),
	.datab(gnd),
	.datac(!\D0|Mult2~489 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1197 ),
	.sharein(\D0|Mult2~1198 ),
	.combout(),
	.sumout(\D0|Mult2~1188_sumout ),
	.cout(\D0|Mult2~1189 ),
	.shareout(\D0|Mult2~1190 ));
// synopsys translate_off
defparam \D0|Mult2~1188 .extended_lut = "off";
defparam \D0|Mult2~1188 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~1188 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N39
cyclonev_lcell_comb \D0|Mult2~1180 (
// Equation(s):
// \D0|Mult2~1180_sumout  = SUM(( !\D0|tempResultRAM_Output [-21] $ (!\D0|Mult2~490 ) ) + ( \D0|Mult2~1190  ) + ( \D0|Mult2~1189  ))
// \D0|Mult2~1181  = CARRY(( !\D0|tempResultRAM_Output [-21] $ (!\D0|Mult2~490 ) ) + ( \D0|Mult2~1190  ) + ( \D0|Mult2~1189  ))
// \D0|Mult2~1182  = SHARE((\D0|tempResultRAM_Output [-21] & \D0|Mult2~490 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [-21]),
	.datad(!\D0|Mult2~490 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1189 ),
	.sharein(\D0|Mult2~1190 ),
	.combout(),
	.sumout(\D0|Mult2~1180_sumout ),
	.cout(\D0|Mult2~1181 ),
	.shareout(\D0|Mult2~1182 ));
// synopsys translate_off
defparam \D0|Mult2~1180 .extended_lut = "off";
defparam \D0|Mult2~1180 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult2~1180 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N42
cyclonev_lcell_comb \D0|Mult2~1172 (
// Equation(s):
// \D0|Mult2~1172_sumout  = SUM(( !\D0|tempResultRAM_Output [-20] $ (!\D0|Mult2~491 ) ) + ( \D0|Mult2~1182  ) + ( \D0|Mult2~1181  ))
// \D0|Mult2~1173  = CARRY(( !\D0|tempResultRAM_Output [-20] $ (!\D0|Mult2~491 ) ) + ( \D0|Mult2~1182  ) + ( \D0|Mult2~1181  ))
// \D0|Mult2~1174  = SHARE((\D0|tempResultRAM_Output [-20] & \D0|Mult2~491 ))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-20]),
	.datac(!\D0|Mult2~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1181 ),
	.sharein(\D0|Mult2~1182 ),
	.combout(),
	.sumout(\D0|Mult2~1172_sumout ),
	.cout(\D0|Mult2~1173 ),
	.shareout(\D0|Mult2~1174 ));
// synopsys translate_off
defparam \D0|Mult2~1172 .extended_lut = "off";
defparam \D0|Mult2~1172 .lut_mask = 64'h0000030300003C3C;
defparam \D0|Mult2~1172 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N45
cyclonev_lcell_comb \D0|Mult2~1164 (
// Equation(s):
// \D0|Mult2~1164_sumout  = SUM(( !\D0|Mult2~492  $ (!\D0|tempResultRAM_Output [-19]) ) + ( \D0|Mult2~1174  ) + ( \D0|Mult2~1173  ))
// \D0|Mult2~1165  = CARRY(( !\D0|Mult2~492  $ (!\D0|tempResultRAM_Output [-19]) ) + ( \D0|Mult2~1174  ) + ( \D0|Mult2~1173  ))
// \D0|Mult2~1166  = SHARE((\D0|Mult2~492  & \D0|tempResultRAM_Output [-19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|Mult2~492 ),
	.datad(!\D0|tempResultRAM_Output [-19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1173 ),
	.sharein(\D0|Mult2~1174 ),
	.combout(),
	.sumout(\D0|Mult2~1164_sumout ),
	.cout(\D0|Mult2~1165 ),
	.shareout(\D0|Mult2~1166 ));
// synopsys translate_off
defparam \D0|Mult2~1164 .extended_lut = "off";
defparam \D0|Mult2~1164 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult2~1164 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N48
cyclonev_lcell_comb \D0|Mult2~815 (
// Equation(s):
// \D0|Mult2~815_sumout  = SUM(( !\D0|tempResultRAM_Output [-18] $ (!\D0|Mult2~493 ) ) + ( \D0|Mult2~1166  ) + ( \D0|Mult2~1165  ))
// \D0|Mult2~816  = CARRY(( !\D0|tempResultRAM_Output [-18] $ (!\D0|Mult2~493 ) ) + ( \D0|Mult2~1166  ) + ( \D0|Mult2~1165  ))
// \D0|Mult2~817  = SHARE((\D0|tempResultRAM_Output [-18] & \D0|Mult2~493 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [-18]),
	.datad(!\D0|Mult2~493 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1165 ),
	.sharein(\D0|Mult2~1166 ),
	.combout(),
	.sumout(\D0|Mult2~815_sumout ),
	.cout(\D0|Mult2~816 ),
	.shareout(\D0|Mult2~817 ));
// synopsys translate_off
defparam \D0|Mult2~815 .extended_lut = "off";
defparam \D0|Mult2~815 .lut_mask = 64'h0000000F00000FF0;
defparam \D0|Mult2~815 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N51
cyclonev_lcell_comb \D0|Mult2~29 (
// Equation(s):
// \D0|Mult2~29_sumout  = SUM(( !\D0|tempResultRAM_Output [-17] $ (!\D0|Mult2~494 ) ) + ( \D0|Mult2~817  ) + ( \D0|Mult2~816  ))
// \D0|Mult2~30  = CARRY(( !\D0|tempResultRAM_Output [-17] $ (!\D0|Mult2~494 ) ) + ( \D0|Mult2~817  ) + ( \D0|Mult2~816  ))
// \D0|Mult2~31  = SHARE((\D0|tempResultRAM_Output [-17] & \D0|Mult2~494 ))

	.dataa(!\D0|tempResultRAM_Output [-17]),
	.datab(gnd),
	.datac(!\D0|Mult2~494 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~816 ),
	.sharein(\D0|Mult2~817 ),
	.combout(),
	.sumout(\D0|Mult2~29_sumout ),
	.cout(\D0|Mult2~30 ),
	.shareout(\D0|Mult2~31 ));
// synopsys translate_off
defparam \D0|Mult2~29 .extended_lut = "off";
defparam \D0|Mult2~29 .lut_mask = 64'h0000050500005A5A;
defparam \D0|Mult2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N54
cyclonev_lcell_comb \D0|Mult2~25 (
// Equation(s):
// \D0|Mult2~25_sumout  = SUM(( !\D0|tempResultRAM_Output [-16] $ (!\D0|Mult2~136_resulta  $ (\D0|Mult2~495 )) ) + ( \D0|Mult2~31  ) + ( \D0|Mult2~30  ))
// \D0|Mult2~26  = CARRY(( !\D0|tempResultRAM_Output [-16] $ (!\D0|Mult2~136_resulta  $ (\D0|Mult2~495 )) ) + ( \D0|Mult2~31  ) + ( \D0|Mult2~30  ))
// \D0|Mult2~27  = SHARE((!\D0|tempResultRAM_Output [-16] & (\D0|Mult2~136_resulta  & \D0|Mult2~495 )) # (\D0|tempResultRAM_Output [-16] & ((\D0|Mult2~495 ) # (\D0|Mult2~136_resulta ))))

	.dataa(!\D0|tempResultRAM_Output [-16]),
	.datab(gnd),
	.datac(!\D0|Mult2~136_resulta ),
	.datad(!\D0|Mult2~495 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~30 ),
	.sharein(\D0|Mult2~31 ),
	.combout(),
	.sumout(\D0|Mult2~25_sumout ),
	.cout(\D0|Mult2~26 ),
	.shareout(\D0|Mult2~27 ));
// synopsys translate_off
defparam \D0|Mult2~25 .extended_lut = "off";
defparam \D0|Mult2~25 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y26_N56
dffeas \D0|tempResultRAM_Output[-16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N57
cyclonev_lcell_comb \D0|Mult2~21 (
// Equation(s):
// \D0|Mult2~21_sumout  = SUM(( !\D0|tempResultRAM_Output [-15] $ (!\D0|Mult2~137  $ (\D0|Mult2~496 )) ) + ( \D0|Mult2~27  ) + ( \D0|Mult2~26  ))
// \D0|Mult2~22  = CARRY(( !\D0|tempResultRAM_Output [-15] $ (!\D0|Mult2~137  $ (\D0|Mult2~496 )) ) + ( \D0|Mult2~27  ) + ( \D0|Mult2~26  ))
// \D0|Mult2~23  = SHARE((!\D0|tempResultRAM_Output [-15] & (\D0|Mult2~137  & \D0|Mult2~496 )) # (\D0|tempResultRAM_Output [-15] & ((\D0|Mult2~496 ) # (\D0|Mult2~137 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-15]),
	.datac(!\D0|Mult2~137 ),
	.datad(!\D0|Mult2~496 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~26 ),
	.sharein(\D0|Mult2~27 ),
	.combout(),
	.sumout(\D0|Mult2~21_sumout ),
	.cout(\D0|Mult2~22 ),
	.shareout(\D0|Mult2~23 ));
// synopsys translate_off
defparam \D0|Mult2~21 .extended_lut = "off";
defparam \D0|Mult2~21 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y26_N59
dffeas \D0|tempResultRAM_Output[-15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N0
cyclonev_lcell_comb \D0|Mult2~17 (
// Equation(s):
// \D0|Mult2~17_sumout  = SUM(( !\D0|tempResultRAM_Output [-14] $ (!\D0|Mult2~497  $ (\D0|Mult2~138 )) ) + ( \D0|Mult2~23  ) + ( \D0|Mult2~22  ))
// \D0|Mult2~18  = CARRY(( !\D0|tempResultRAM_Output [-14] $ (!\D0|Mult2~497  $ (\D0|Mult2~138 )) ) + ( \D0|Mult2~23  ) + ( \D0|Mult2~22  ))
// \D0|Mult2~19  = SHARE((!\D0|tempResultRAM_Output [-14] & (\D0|Mult2~497  & \D0|Mult2~138 )) # (\D0|tempResultRAM_Output [-14] & ((\D0|Mult2~138 ) # (\D0|Mult2~497 ))))

	.dataa(!\D0|tempResultRAM_Output [-14]),
	.datab(gnd),
	.datac(!\D0|Mult2~497 ),
	.datad(!\D0|Mult2~138 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~22 ),
	.sharein(\D0|Mult2~23 ),
	.combout(),
	.sumout(\D0|Mult2~17_sumout ),
	.cout(\D0|Mult2~18 ),
	.shareout(\D0|Mult2~19 ));
// synopsys translate_off
defparam \D0|Mult2~17 .extended_lut = "off";
defparam \D0|Mult2~17 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N2
dffeas \D0|tempResultRAM_Output[-14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N3
cyclonev_lcell_comb \D0|Mult2~1 (
// Equation(s):
// \D0|Mult2~1_sumout  = SUM(( !\D0|Mult2~498  $ (!\D0|Mult2~139  $ (\D0|tempResultRAM_Output [-13])) ) + ( \D0|Mult2~19  ) + ( \D0|Mult2~18  ))
// \D0|Mult2~2  = CARRY(( !\D0|Mult2~498  $ (!\D0|Mult2~139  $ (\D0|tempResultRAM_Output [-13])) ) + ( \D0|Mult2~19  ) + ( \D0|Mult2~18  ))
// \D0|Mult2~3  = SHARE((!\D0|Mult2~498  & (\D0|Mult2~139  & \D0|tempResultRAM_Output [-13])) # (\D0|Mult2~498  & ((\D0|tempResultRAM_Output [-13]) # (\D0|Mult2~139 ))))

	.dataa(gnd),
	.datab(!\D0|Mult2~498 ),
	.datac(!\D0|Mult2~139 ),
	.datad(!\D0|tempResultRAM_Output [-13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~18 ),
	.sharein(\D0|Mult2~19 ),
	.combout(),
	.sumout(\D0|Mult2~1_sumout ),
	.cout(\D0|Mult2~2 ),
	.shareout(\D0|Mult2~3 ));
// synopsys translate_off
defparam \D0|Mult2~1 .extended_lut = "off";
defparam \D0|Mult2~1 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \D0|tempResultRAM_Output[-13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N6
cyclonev_lcell_comb \D0|Mult2~13 (
// Equation(s):
// \D0|Mult2~13_sumout  = SUM(( !\D0|Mult2~140  $ (!\D0|Mult2~499  $ (\D0|tempResultRAM_Output [-12])) ) + ( \D0|Mult2~3  ) + ( \D0|Mult2~2  ))
// \D0|Mult2~14  = CARRY(( !\D0|Mult2~140  $ (!\D0|Mult2~499  $ (\D0|tempResultRAM_Output [-12])) ) + ( \D0|Mult2~3  ) + ( \D0|Mult2~2  ))
// \D0|Mult2~15  = SHARE((!\D0|Mult2~140  & (\D0|Mult2~499  & \D0|tempResultRAM_Output [-12])) # (\D0|Mult2~140  & ((\D0|tempResultRAM_Output [-12]) # (\D0|Mult2~499 ))))

	.dataa(gnd),
	.datab(!\D0|Mult2~140 ),
	.datac(!\D0|Mult2~499 ),
	.datad(!\D0|tempResultRAM_Output [-12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~2 ),
	.sharein(\D0|Mult2~3 ),
	.combout(),
	.sumout(\D0|Mult2~13_sumout ),
	.cout(\D0|Mult2~14 ),
	.shareout(\D0|Mult2~15 ));
// synopsys translate_off
defparam \D0|Mult2~13 .extended_lut = "off";
defparam \D0|Mult2~13 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N8
dffeas \D0|tempResultRAM_Output[-12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N9
cyclonev_lcell_comb \D0|Mult2~9 (
// Equation(s):
// \D0|Mult2~9_sumout  = SUM(( !\D0|Mult2~500  $ (!\D0|tempResultRAM_Output [-11] $ (\D0|Mult2~141 )) ) + ( \D0|Mult2~15  ) + ( \D0|Mult2~14  ))
// \D0|Mult2~10  = CARRY(( !\D0|Mult2~500  $ (!\D0|tempResultRAM_Output [-11] $ (\D0|Mult2~141 )) ) + ( \D0|Mult2~15  ) + ( \D0|Mult2~14  ))
// \D0|Mult2~11  = SHARE((!\D0|Mult2~500  & (\D0|tempResultRAM_Output [-11] & \D0|Mult2~141 )) # (\D0|Mult2~500  & ((\D0|Mult2~141 ) # (\D0|tempResultRAM_Output [-11]))))

	.dataa(!\D0|Mult2~500 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [-11]),
	.datad(!\D0|Mult2~141 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~14 ),
	.sharein(\D0|Mult2~15 ),
	.combout(),
	.sumout(\D0|Mult2~9_sumout ),
	.cout(\D0|Mult2~10 ),
	.shareout(\D0|Mult2~11 ));
// synopsys translate_off
defparam \D0|Mult2~9 .extended_lut = "off";
defparam \D0|Mult2~9 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \D0|tempResultRAM_Output[-11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N12
cyclonev_lcell_comb \D0|Mult2~5 (
// Equation(s):
// \D0|Mult2~5_sumout  = SUM(( !\D0|tempResultRAM_Output [-10] $ (!\D0|Mult2~501  $ (\D0|Mult2~142 )) ) + ( \D0|Mult2~11  ) + ( \D0|Mult2~10  ))
// \D0|Mult2~6  = CARRY(( !\D0|tempResultRAM_Output [-10] $ (!\D0|Mult2~501  $ (\D0|Mult2~142 )) ) + ( \D0|Mult2~11  ) + ( \D0|Mult2~10  ))
// \D0|Mult2~7  = SHARE((!\D0|tempResultRAM_Output [-10] & (\D0|Mult2~501  & \D0|Mult2~142 )) # (\D0|tempResultRAM_Output [-10] & ((\D0|Mult2~142 ) # (\D0|Mult2~501 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-10]),
	.datac(!\D0|Mult2~501 ),
	.datad(!\D0|Mult2~142 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~10 ),
	.sharein(\D0|Mult2~11 ),
	.combout(),
	.sumout(\D0|Mult2~5_sumout ),
	.cout(\D0|Mult2~6 ),
	.shareout(\D0|Mult2~7 ));
// synopsys translate_off
defparam \D0|Mult2~5 .extended_lut = "off";
defparam \D0|Mult2~5 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N14
dffeas \D0|tempResultRAM_Output[-10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N15
cyclonev_lcell_comb \D0|Mult2~45 (
// Equation(s):
// \D0|Mult2~45_sumout  = SUM(( !\D0|tempResultRAM_Output [-9] $ (!\D0|Mult2~143  $ (\D0|Mult2~502 )) ) + ( \D0|Mult2~7  ) + ( \D0|Mult2~6  ))
// \D0|Mult2~46  = CARRY(( !\D0|tempResultRAM_Output [-9] $ (!\D0|Mult2~143  $ (\D0|Mult2~502 )) ) + ( \D0|Mult2~7  ) + ( \D0|Mult2~6  ))
// \D0|Mult2~47  = SHARE((!\D0|tempResultRAM_Output [-9] & (\D0|Mult2~143  & \D0|Mult2~502 )) # (\D0|tempResultRAM_Output [-9] & ((\D0|Mult2~502 ) # (\D0|Mult2~143 ))))

	.dataa(!\D0|tempResultRAM_Output [-9]),
	.datab(gnd),
	.datac(!\D0|Mult2~143 ),
	.datad(!\D0|Mult2~502 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~6 ),
	.sharein(\D0|Mult2~7 ),
	.combout(),
	.sumout(\D0|Mult2~45_sumout ),
	.cout(\D0|Mult2~46 ),
	.shareout(\D0|Mult2~47 ));
// synopsys translate_off
defparam \D0|Mult2~45 .extended_lut = "off";
defparam \D0|Mult2~45 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \D0|tempResultRAM_Output[-9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N18
cyclonev_lcell_comb \D0|Mult2~33 (
// Equation(s):
// \D0|Mult2~33_sumout  = SUM(( !\D0|Mult2~144  $ (!\D0|tempResultRAM_Output [-8] $ (\D0|Mult2~503 )) ) + ( \D0|Mult2~47  ) + ( \D0|Mult2~46  ))
// \D0|Mult2~34  = CARRY(( !\D0|Mult2~144  $ (!\D0|tempResultRAM_Output [-8] $ (\D0|Mult2~503 )) ) + ( \D0|Mult2~47  ) + ( \D0|Mult2~46  ))
// \D0|Mult2~35  = SHARE((!\D0|Mult2~144  & (\D0|tempResultRAM_Output [-8] & \D0|Mult2~503 )) # (\D0|Mult2~144  & ((\D0|Mult2~503 ) # (\D0|tempResultRAM_Output [-8]))))

	.dataa(gnd),
	.datab(!\D0|Mult2~144 ),
	.datac(!\D0|tempResultRAM_Output [-8]),
	.datad(!\D0|Mult2~503 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~46 ),
	.sharein(\D0|Mult2~47 ),
	.combout(),
	.sumout(\D0|Mult2~33_sumout ),
	.cout(\D0|Mult2~34 ),
	.shareout(\D0|Mult2~35 ));
// synopsys translate_off
defparam \D0|Mult2~33 .extended_lut = "off";
defparam \D0|Mult2~33 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N20
dffeas \D0|tempResultRAM_Output[-8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N21
cyclonev_lcell_comb \D0|Mult2~41 (
// Equation(s):
// \D0|Mult2~41_sumout  = SUM(( !\D0|tempResultRAM_Output [-7] $ (!\D0|Mult2~504  $ (\D0|Mult2~145 )) ) + ( \D0|Mult2~35  ) + ( \D0|Mult2~34  ))
// \D0|Mult2~42  = CARRY(( !\D0|tempResultRAM_Output [-7] $ (!\D0|Mult2~504  $ (\D0|Mult2~145 )) ) + ( \D0|Mult2~35  ) + ( \D0|Mult2~34  ))
// \D0|Mult2~43  = SHARE((!\D0|tempResultRAM_Output [-7] & (\D0|Mult2~504  & \D0|Mult2~145 )) # (\D0|tempResultRAM_Output [-7] & ((\D0|Mult2~145 ) # (\D0|Mult2~504 ))))

	.dataa(!\D0|tempResultRAM_Output [-7]),
	.datab(gnd),
	.datac(!\D0|Mult2~504 ),
	.datad(!\D0|Mult2~145 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~34 ),
	.sharein(\D0|Mult2~35 ),
	.combout(),
	.sumout(\D0|Mult2~41_sumout ),
	.cout(\D0|Mult2~42 ),
	.shareout(\D0|Mult2~43 ));
// synopsys translate_off
defparam \D0|Mult2~41 .extended_lut = "off";
defparam \D0|Mult2~41 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \D0|tempResultRAM_Output[-7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N24
cyclonev_lcell_comb \D0|Mult2~37 (
// Equation(s):
// \D0|Mult2~37_sumout  = SUM(( !\D0|Mult2~505  $ (!\D0|tempResultRAM_Output [-6] $ (\D0|Mult2~146 )) ) + ( \D0|Mult2~43  ) + ( \D0|Mult2~42  ))
// \D0|Mult2~38  = CARRY(( !\D0|Mult2~505  $ (!\D0|tempResultRAM_Output [-6] $ (\D0|Mult2~146 )) ) + ( \D0|Mult2~43  ) + ( \D0|Mult2~42  ))
// \D0|Mult2~39  = SHARE((!\D0|Mult2~505  & (\D0|tempResultRAM_Output [-6] & \D0|Mult2~146 )) # (\D0|Mult2~505  & ((\D0|Mult2~146 ) # (\D0|tempResultRAM_Output [-6]))))

	.dataa(gnd),
	.datab(!\D0|Mult2~505 ),
	.datac(!\D0|tempResultRAM_Output [-6]),
	.datad(!\D0|Mult2~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~42 ),
	.sharein(\D0|Mult2~43 ),
	.combout(),
	.sumout(\D0|Mult2~37_sumout ),
	.cout(\D0|Mult2~38 ),
	.shareout(\D0|Mult2~39 ));
// synopsys translate_off
defparam \D0|Mult2~37 .extended_lut = "off";
defparam \D0|Mult2~37 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N26
dffeas \D0|tempResultRAM_Output[-6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N27
cyclonev_lcell_comb \D0|Mult2~57 (
// Equation(s):
// \D0|Mult2~57_sumout  = SUM(( !\D0|Mult2~147  $ (!\D0|Mult2~506  $ (\D0|tempResultRAM_Output [-5])) ) + ( \D0|Mult2~39  ) + ( \D0|Mult2~38  ))
// \D0|Mult2~58  = CARRY(( !\D0|Mult2~147  $ (!\D0|Mult2~506  $ (\D0|tempResultRAM_Output [-5])) ) + ( \D0|Mult2~39  ) + ( \D0|Mult2~38  ))
// \D0|Mult2~59  = SHARE((!\D0|Mult2~147  & (\D0|Mult2~506  & \D0|tempResultRAM_Output [-5])) # (\D0|Mult2~147  & ((\D0|tempResultRAM_Output [-5]) # (\D0|Mult2~506 ))))

	.dataa(!\D0|Mult2~147 ),
	.datab(gnd),
	.datac(!\D0|Mult2~506 ),
	.datad(!\D0|tempResultRAM_Output [-5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~38 ),
	.sharein(\D0|Mult2~39 ),
	.combout(),
	.sumout(\D0|Mult2~57_sumout ),
	.cout(\D0|Mult2~58 ),
	.shareout(\D0|Mult2~59 ));
// synopsys translate_off
defparam \D0|Mult2~57 .extended_lut = "off";
defparam \D0|Mult2~57 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \D0|tempResultRAM_Output[-5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N0
cyclonev_lcell_comb \D0|Mult2~53 (
// Equation(s):
// \D0|Mult2~53_sumout  = SUM(( !\D0|tempResultRAM_Output [-4] $ (!\D0|Mult2~507  $ (\D0|Mult2~148 )) ) + ( \D0|Mult2~59  ) + ( \D0|Mult2~58  ))
// \D0|Mult2~54  = CARRY(( !\D0|tempResultRAM_Output [-4] $ (!\D0|Mult2~507  $ (\D0|Mult2~148 )) ) + ( \D0|Mult2~59  ) + ( \D0|Mult2~58  ))
// \D0|Mult2~55  = SHARE((!\D0|tempResultRAM_Output [-4] & (\D0|Mult2~507  & \D0|Mult2~148 )) # (\D0|tempResultRAM_Output [-4] & ((\D0|Mult2~148 ) # (\D0|Mult2~507 ))))

	.dataa(!\D0|tempResultRAM_Output [-4]),
	.datab(gnd),
	.datac(!\D0|Mult2~507 ),
	.datad(!\D0|Mult2~148 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~58 ),
	.sharein(\D0|Mult2~59 ),
	.combout(),
	.sumout(\D0|Mult2~53_sumout ),
	.cout(\D0|Mult2~54 ),
	.shareout(\D0|Mult2~55 ));
// synopsys translate_off
defparam \D0|Mult2~53 .extended_lut = "off";
defparam \D0|Mult2~53 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N2
dffeas \D0|tempResultRAM_Output[-4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N3
cyclonev_lcell_comb \D0|Mult2~49 (
// Equation(s):
// \D0|Mult2~49_sumout  = SUM(( !\D0|Mult2~149  $ (!\D0|Mult2~508  $ (\D0|tempResultRAM_Output [-3])) ) + ( \D0|Mult2~55  ) + ( \D0|Mult2~54  ))
// \D0|Mult2~50  = CARRY(( !\D0|Mult2~149  $ (!\D0|Mult2~508  $ (\D0|tempResultRAM_Output [-3])) ) + ( \D0|Mult2~55  ) + ( \D0|Mult2~54  ))
// \D0|Mult2~51  = SHARE((!\D0|Mult2~149  & (\D0|Mult2~508  & \D0|tempResultRAM_Output [-3])) # (\D0|Mult2~149  & ((\D0|tempResultRAM_Output [-3]) # (\D0|Mult2~508 ))))

	.dataa(gnd),
	.datab(!\D0|Mult2~149 ),
	.datac(!\D0|Mult2~508 ),
	.datad(!\D0|tempResultRAM_Output [-3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~54 ),
	.sharein(\D0|Mult2~55 ),
	.combout(),
	.sumout(\D0|Mult2~49_sumout ),
	.cout(\D0|Mult2~50 ),
	.shareout(\D0|Mult2~51 ));
// synopsys translate_off
defparam \D0|Mult2~49 .extended_lut = "off";
defparam \D0|Mult2~49 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \D0|tempResultRAM_Output[-3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N6
cyclonev_lcell_comb \D0|Mult2~73 (
// Equation(s):
// \D0|Mult2~73_sumout  = SUM(( !\D0|tempResultRAM_Output [-2] $ (!\D0|Mult2~150  $ (\D0|Mult2~509 )) ) + ( \D0|Mult2~51  ) + ( \D0|Mult2~50  ))
// \D0|Mult2~74  = CARRY(( !\D0|tempResultRAM_Output [-2] $ (!\D0|Mult2~150  $ (\D0|Mult2~509 )) ) + ( \D0|Mult2~51  ) + ( \D0|Mult2~50  ))
// \D0|Mult2~75  = SHARE((!\D0|tempResultRAM_Output [-2] & (\D0|Mult2~150  & \D0|Mult2~509 )) # (\D0|tempResultRAM_Output [-2] & ((\D0|Mult2~509 ) # (\D0|Mult2~150 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [-2]),
	.datac(!\D0|Mult2~150 ),
	.datad(!\D0|Mult2~509 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~50 ),
	.sharein(\D0|Mult2~51 ),
	.combout(),
	.sumout(\D0|Mult2~73_sumout ),
	.cout(\D0|Mult2~74 ),
	.shareout(\D0|Mult2~75 ));
// synopsys translate_off
defparam \D0|Mult2~73 .extended_lut = "off";
defparam \D0|Mult2~73 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N8
dffeas \D0|tempResultRAM_Output[-2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N9
cyclonev_lcell_comb \D0|Mult2~61 (
// Equation(s):
// \D0|Mult2~61_sumout  = SUM(( !\D0|Mult2~510  $ (!\D0|tempResultRAM_Output [-1] $ (\D0|Mult2~151 )) ) + ( \D0|Mult2~75  ) + ( \D0|Mult2~74  ))
// \D0|Mult2~62  = CARRY(( !\D0|Mult2~510  $ (!\D0|tempResultRAM_Output [-1] $ (\D0|Mult2~151 )) ) + ( \D0|Mult2~75  ) + ( \D0|Mult2~74  ))
// \D0|Mult2~63  = SHARE((!\D0|Mult2~510  & (\D0|tempResultRAM_Output [-1] & \D0|Mult2~151 )) # (\D0|Mult2~510  & ((\D0|Mult2~151 ) # (\D0|tempResultRAM_Output [-1]))))

	.dataa(!\D0|Mult2~510 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [-1]),
	.datad(!\D0|Mult2~151 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~74 ),
	.sharein(\D0|Mult2~75 ),
	.combout(),
	.sumout(\D0|Mult2~61_sumout ),
	.cout(\D0|Mult2~62 ),
	.shareout(\D0|Mult2~63 ));
// synopsys translate_off
defparam \D0|Mult2~61 .extended_lut = "off";
defparam \D0|Mult2~61 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \D0|tempResultRAM_Output[-1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N12
cyclonev_lcell_comb \D0|Mult2~69 (
// Equation(s):
// \D0|Mult2~69_sumout  = SUM(( !\D0|Mult2~511  $ (!\D0|Mult2~152  $ (\D0|tempResultRAM_Output [0])) ) + ( \D0|Mult2~63  ) + ( \D0|Mult2~62  ))
// \D0|Mult2~70  = CARRY(( !\D0|Mult2~511  $ (!\D0|Mult2~152  $ (\D0|tempResultRAM_Output [0])) ) + ( \D0|Mult2~63  ) + ( \D0|Mult2~62  ))
// \D0|Mult2~71  = SHARE((!\D0|Mult2~511  & (\D0|Mult2~152  & \D0|tempResultRAM_Output [0])) # (\D0|Mult2~511  & ((\D0|tempResultRAM_Output [0]) # (\D0|Mult2~152 ))))

	.dataa(!\D0|Mult2~511 ),
	.datab(gnd),
	.datac(!\D0|Mult2~152 ),
	.datad(!\D0|tempResultRAM_Output [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~62 ),
	.sharein(\D0|Mult2~63 ),
	.combout(),
	.sumout(\D0|Mult2~69_sumout ),
	.cout(\D0|Mult2~70 ),
	.shareout(\D0|Mult2~71 ));
// synopsys translate_off
defparam \D0|Mult2~69 .extended_lut = "off";
defparam \D0|Mult2~69 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N14
dffeas \D0|tempResultRAM_Output[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[0] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N15
cyclonev_lcell_comb \D0|Mult2~65 (
// Equation(s):
// \D0|Mult2~65_sumout  = SUM(( !\D0|tempResultRAM_Output [1] $ (!\D0|Mult2~512  $ (\D0|Mult2~153 )) ) + ( \D0|Mult2~71  ) + ( \D0|Mult2~70  ))
// \D0|Mult2~66  = CARRY(( !\D0|tempResultRAM_Output [1] $ (!\D0|Mult2~512  $ (\D0|Mult2~153 )) ) + ( \D0|Mult2~71  ) + ( \D0|Mult2~70  ))
// \D0|Mult2~67  = SHARE((!\D0|tempResultRAM_Output [1] & (\D0|Mult2~512  & \D0|Mult2~153 )) # (\D0|tempResultRAM_Output [1] & ((\D0|Mult2~153 ) # (\D0|Mult2~512 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [1]),
	.datac(!\D0|Mult2~512 ),
	.datad(!\D0|Mult2~153 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~70 ),
	.sharein(\D0|Mult2~71 ),
	.combout(),
	.sumout(\D0|Mult2~65_sumout ),
	.cout(\D0|Mult2~66 ),
	.shareout(\D0|Mult2~67 ));
// synopsys translate_off
defparam \D0|Mult2~65 .extended_lut = "off";
defparam \D0|Mult2~65 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \D0|tempResultRAM_Output[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[1] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N18
cyclonev_lcell_comb \D0|Mult2~85 (
// Equation(s):
// \D0|Mult2~85_sumout  = SUM(( !\D0|Mult2~826_resulta  $ (!\D0|tempResultRAM_Output [2] $ (\D0|Mult2~154 )) ) + ( \D0|Mult2~67  ) + ( \D0|Mult2~66  ))
// \D0|Mult2~86  = CARRY(( !\D0|Mult2~826_resulta  $ (!\D0|tempResultRAM_Output [2] $ (\D0|Mult2~154 )) ) + ( \D0|Mult2~67  ) + ( \D0|Mult2~66  ))
// \D0|Mult2~87  = SHARE((!\D0|Mult2~826_resulta  & (\D0|tempResultRAM_Output [2] & \D0|Mult2~154 )) # (\D0|Mult2~826_resulta  & ((\D0|Mult2~154 ) # (\D0|tempResultRAM_Output [2]))))

	.dataa(gnd),
	.datab(!\D0|Mult2~826_resulta ),
	.datac(!\D0|tempResultRAM_Output [2]),
	.datad(!\D0|Mult2~154 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~66 ),
	.sharein(\D0|Mult2~67 ),
	.combout(),
	.sumout(\D0|Mult2~85_sumout ),
	.cout(\D0|Mult2~86 ),
	.shareout(\D0|Mult2~87 ));
// synopsys translate_off
defparam \D0|Mult2~85 .extended_lut = "off";
defparam \D0|Mult2~85 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N20
dffeas \D0|tempResultRAM_Output[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[2] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N21
cyclonev_lcell_comb \D0|Mult2~81 (
// Equation(s):
// \D0|Mult2~81_sumout  = SUM(( !\D0|tempResultRAM_Output [3] $ (!\D0|Mult2~827  $ (\D0|Mult2~155 )) ) + ( \D0|Mult2~87  ) + ( \D0|Mult2~86  ))
// \D0|Mult2~82  = CARRY(( !\D0|tempResultRAM_Output [3] $ (!\D0|Mult2~827  $ (\D0|Mult2~155 )) ) + ( \D0|Mult2~87  ) + ( \D0|Mult2~86  ))
// \D0|Mult2~83  = SHARE((!\D0|tempResultRAM_Output [3] & (\D0|Mult2~827  & \D0|Mult2~155 )) # (\D0|tempResultRAM_Output [3] & ((\D0|Mult2~155 ) # (\D0|Mult2~827 ))))

	.dataa(!\D0|tempResultRAM_Output [3]),
	.datab(gnd),
	.datac(!\D0|Mult2~827 ),
	.datad(!\D0|Mult2~155 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~86 ),
	.sharein(\D0|Mult2~87 ),
	.combout(),
	.sumout(\D0|Mult2~81_sumout ),
	.cout(\D0|Mult2~82 ),
	.shareout(\D0|Mult2~83 ));
// synopsys translate_off
defparam \D0|Mult2~81 .extended_lut = "off";
defparam \D0|Mult2~81 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \D0|tempResultRAM_Output[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[3] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N24
cyclonev_lcell_comb \D0|Mult2~77 (
// Equation(s):
// \D0|Mult2~77_sumout  = SUM(( !\D0|tempResultRAM_Output [4] $ (!\D0|Mult2~828  $ (\D0|Mult2~156 )) ) + ( \D0|Mult2~83  ) + ( \D0|Mult2~82  ))
// \D0|Mult2~78  = CARRY(( !\D0|tempResultRAM_Output [4] $ (!\D0|Mult2~828  $ (\D0|Mult2~156 )) ) + ( \D0|Mult2~83  ) + ( \D0|Mult2~82  ))
// \D0|Mult2~79  = SHARE((!\D0|tempResultRAM_Output [4] & (\D0|Mult2~828  & \D0|Mult2~156 )) # (\D0|tempResultRAM_Output [4] & ((\D0|Mult2~156 ) # (\D0|Mult2~828 ))))

	.dataa(!\D0|tempResultRAM_Output [4]),
	.datab(gnd),
	.datac(!\D0|Mult2~828 ),
	.datad(!\D0|Mult2~156 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~82 ),
	.sharein(\D0|Mult2~83 ),
	.combout(),
	.sumout(\D0|Mult2~77_sumout ),
	.cout(\D0|Mult2~78 ),
	.shareout(\D0|Mult2~79 ));
// synopsys translate_off
defparam \D0|Mult2~77 .extended_lut = "off";
defparam \D0|Mult2~77 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N26
dffeas \D0|tempResultRAM_Output[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[4] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N27
cyclonev_lcell_comb \D0|Mult2~113 (
// Equation(s):
// \D0|Mult2~113_sumout  = SUM(( !\D0|tempResultRAM_Output [5] $ (!\D0|Mult2~829  $ (\D0|Mult2~157 )) ) + ( \D0|Mult2~79  ) + ( \D0|Mult2~78  ))
// \D0|Mult2~114  = CARRY(( !\D0|tempResultRAM_Output [5] $ (!\D0|Mult2~829  $ (\D0|Mult2~157 )) ) + ( \D0|Mult2~79  ) + ( \D0|Mult2~78  ))
// \D0|Mult2~115  = SHARE((!\D0|tempResultRAM_Output [5] & (\D0|Mult2~829  & \D0|Mult2~157 )) # (\D0|tempResultRAM_Output [5] & ((\D0|Mult2~157 ) # (\D0|Mult2~829 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [5]),
	.datac(!\D0|Mult2~829 ),
	.datad(!\D0|Mult2~157 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~78 ),
	.sharein(\D0|Mult2~79 ),
	.combout(),
	.sumout(\D0|Mult2~113_sumout ),
	.cout(\D0|Mult2~114 ),
	.shareout(\D0|Mult2~115 ));
// synopsys translate_off
defparam \D0|Mult2~113 .extended_lut = "off";
defparam \D0|Mult2~113 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \D0|tempResultRAM_Output[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[5] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N0
cyclonev_lcell_comb \D0|Mult2~109 (
// Equation(s):
// \D0|Mult2~109_sumout  = SUM(( !\D0|Mult2~830  $ (!\D0|tempResultRAM_Output [6] $ (\D0|Mult2~158 )) ) + ( \D0|Mult2~115  ) + ( \D0|Mult2~114  ))
// \D0|Mult2~110  = CARRY(( !\D0|Mult2~830  $ (!\D0|tempResultRAM_Output [6] $ (\D0|Mult2~158 )) ) + ( \D0|Mult2~115  ) + ( \D0|Mult2~114  ))
// \D0|Mult2~111  = SHARE((!\D0|Mult2~830  & (\D0|tempResultRAM_Output [6] & \D0|Mult2~158 )) # (\D0|Mult2~830  & ((\D0|Mult2~158 ) # (\D0|tempResultRAM_Output [6]))))

	.dataa(gnd),
	.datab(!\D0|Mult2~830 ),
	.datac(!\D0|tempResultRAM_Output [6]),
	.datad(!\D0|Mult2~158 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~114 ),
	.sharein(\D0|Mult2~115 ),
	.combout(),
	.sumout(\D0|Mult2~109_sumout ),
	.cout(\D0|Mult2~110 ),
	.shareout(\D0|Mult2~111 ));
// synopsys translate_off
defparam \D0|Mult2~109 .extended_lut = "off";
defparam \D0|Mult2~109 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N2
dffeas \D0|tempResultRAM_Output[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[6] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N3
cyclonev_lcell_comb \D0|Mult2~105 (
// Equation(s):
// \D0|Mult2~105_sumout  = SUM(( !\D0|tempResultRAM_Output [7] $ (!\D0|Mult2~831  $ (\D0|Mult2~159 )) ) + ( \D0|Mult2~111  ) + ( \D0|Mult2~110  ))
// \D0|Mult2~106  = CARRY(( !\D0|tempResultRAM_Output [7] $ (!\D0|Mult2~831  $ (\D0|Mult2~159 )) ) + ( \D0|Mult2~111  ) + ( \D0|Mult2~110  ))
// \D0|Mult2~107  = SHARE((!\D0|tempResultRAM_Output [7] & (\D0|Mult2~831  & \D0|Mult2~159 )) # (\D0|tempResultRAM_Output [7] & ((\D0|Mult2~159 ) # (\D0|Mult2~831 ))))

	.dataa(!\D0|tempResultRAM_Output [7]),
	.datab(gnd),
	.datac(!\D0|Mult2~831 ),
	.datad(!\D0|Mult2~159 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~110 ),
	.sharein(\D0|Mult2~111 ),
	.combout(),
	.sumout(\D0|Mult2~105_sumout ),
	.cout(\D0|Mult2~106 ),
	.shareout(\D0|Mult2~107 ));
// synopsys translate_off
defparam \D0|Mult2~105 .extended_lut = "off";
defparam \D0|Mult2~105 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \D0|tempResultRAM_Output[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[7] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N6
cyclonev_lcell_comb \D0|Mult2~89 (
// Equation(s):
// \D0|Mult2~89_sumout  = SUM(( !\D0|tempResultRAM_Output [8] $ (!\D0|Mult2~832  $ (\D0|Mult2~160 )) ) + ( \D0|Mult2~107  ) + ( \D0|Mult2~106  ))
// \D0|Mult2~90  = CARRY(( !\D0|tempResultRAM_Output [8] $ (!\D0|Mult2~832  $ (\D0|Mult2~160 )) ) + ( \D0|Mult2~107  ) + ( \D0|Mult2~106  ))
// \D0|Mult2~91  = SHARE((!\D0|tempResultRAM_Output [8] & (\D0|Mult2~832  & \D0|Mult2~160 )) # (\D0|tempResultRAM_Output [8] & ((\D0|Mult2~160 ) # (\D0|Mult2~832 ))))

	.dataa(!\D0|tempResultRAM_Output [8]),
	.datab(gnd),
	.datac(!\D0|Mult2~832 ),
	.datad(!\D0|Mult2~160 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~106 ),
	.sharein(\D0|Mult2~107 ),
	.combout(),
	.sumout(\D0|Mult2~89_sumout ),
	.cout(\D0|Mult2~90 ),
	.shareout(\D0|Mult2~91 ));
// synopsys translate_off
defparam \D0|Mult2~89 .extended_lut = "off";
defparam \D0|Mult2~89 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N8
dffeas \D0|tempResultRAM_Output[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[8] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N9
cyclonev_lcell_comb \D0|Mult2~101 (
// Equation(s):
// \D0|Mult2~101_sumout  = SUM(( !\D0|tempResultRAM_Output [9] $ (!\D0|Mult2~833  $ (\D0|Mult2~161 )) ) + ( \D0|Mult2~91  ) + ( \D0|Mult2~90  ))
// \D0|Mult2~102  = CARRY(( !\D0|tempResultRAM_Output [9] $ (!\D0|Mult2~833  $ (\D0|Mult2~161 )) ) + ( \D0|Mult2~91  ) + ( \D0|Mult2~90  ))
// \D0|Mult2~103  = SHARE((!\D0|tempResultRAM_Output [9] & (\D0|Mult2~833  & \D0|Mult2~161 )) # (\D0|tempResultRAM_Output [9] & ((\D0|Mult2~161 ) # (\D0|Mult2~833 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [9]),
	.datac(!\D0|Mult2~833 ),
	.datad(!\D0|Mult2~161 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~90 ),
	.sharein(\D0|Mult2~91 ),
	.combout(),
	.sumout(\D0|Mult2~101_sumout ),
	.cout(\D0|Mult2~102 ),
	.shareout(\D0|Mult2~103 ));
// synopsys translate_off
defparam \D0|Mult2~101 .extended_lut = "off";
defparam \D0|Mult2~101 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \D0|tempResultRAM_Output[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[9] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N12
cyclonev_lcell_comb \D0|Mult2~97 (
// Equation(s):
// \D0|Mult2~97_sumout  = SUM(( !\D0|tempResultRAM_Output [10] $ (!\D0|Mult2~834  $ (\D0|Mult2~162 )) ) + ( \D0|Mult2~103  ) + ( \D0|Mult2~102  ))
// \D0|Mult2~98  = CARRY(( !\D0|tempResultRAM_Output [10] $ (!\D0|Mult2~834  $ (\D0|Mult2~162 )) ) + ( \D0|Mult2~103  ) + ( \D0|Mult2~102  ))
// \D0|Mult2~99  = SHARE((!\D0|tempResultRAM_Output [10] & (\D0|Mult2~834  & \D0|Mult2~162 )) # (\D0|tempResultRAM_Output [10] & ((\D0|Mult2~162 ) # (\D0|Mult2~834 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [10]),
	.datac(!\D0|Mult2~834 ),
	.datad(!\D0|Mult2~162 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~102 ),
	.sharein(\D0|Mult2~103 ),
	.combout(),
	.sumout(\D0|Mult2~97_sumout ),
	.cout(\D0|Mult2~98 ),
	.shareout(\D0|Mult2~99 ));
// synopsys translate_off
defparam \D0|Mult2~97 .extended_lut = "off";
defparam \D0|Mult2~97 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N14
dffeas \D0|tempResultRAM_Output[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[10] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N15
cyclonev_lcell_comb \D0|Mult2~93 (
// Equation(s):
// \D0|Mult2~93_sumout  = SUM(( !\D0|tempResultRAM_Output [11] $ (!\D0|Mult2~163  $ (\D0|Mult2~835 )) ) + ( \D0|Mult2~99  ) + ( \D0|Mult2~98  ))
// \D0|Mult2~94  = CARRY(( !\D0|tempResultRAM_Output [11] $ (!\D0|Mult2~163  $ (\D0|Mult2~835 )) ) + ( \D0|Mult2~99  ) + ( \D0|Mult2~98  ))
// \D0|Mult2~95  = SHARE((!\D0|tempResultRAM_Output [11] & (\D0|Mult2~163  & \D0|Mult2~835 )) # (\D0|tempResultRAM_Output [11] & ((\D0|Mult2~835 ) # (\D0|Mult2~163 ))))

	.dataa(!\D0|tempResultRAM_Output [11]),
	.datab(gnd),
	.datac(!\D0|Mult2~163 ),
	.datad(!\D0|Mult2~835 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~98 ),
	.sharein(\D0|Mult2~99 ),
	.combout(),
	.sumout(\D0|Mult2~93_sumout ),
	.cout(\D0|Mult2~94 ),
	.shareout(\D0|Mult2~95 ));
// synopsys translate_off
defparam \D0|Mult2~93 .extended_lut = "off";
defparam \D0|Mult2~93 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \D0|tempResultRAM_Output[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[11] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N18
cyclonev_lcell_comb \D0|Mult2~125 (
// Equation(s):
// \D0|Mult2~125_sumout  = SUM(( !\D0|tempResultRAM_Output [12] $ (!\D0|Mult2~836  $ (\D0|Mult2~164 )) ) + ( \D0|Mult2~95  ) + ( \D0|Mult2~94  ))
// \D0|Mult2~126  = CARRY(( !\D0|tempResultRAM_Output [12] $ (!\D0|Mult2~836  $ (\D0|Mult2~164 )) ) + ( \D0|Mult2~95  ) + ( \D0|Mult2~94  ))
// \D0|Mult2~127  = SHARE((!\D0|tempResultRAM_Output [12] & (\D0|Mult2~836  & \D0|Mult2~164 )) # (\D0|tempResultRAM_Output [12] & ((\D0|Mult2~164 ) # (\D0|Mult2~836 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [12]),
	.datac(!\D0|Mult2~836 ),
	.datad(!\D0|Mult2~164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~94 ),
	.sharein(\D0|Mult2~95 ),
	.combout(),
	.sumout(\D0|Mult2~125_sumout ),
	.cout(\D0|Mult2~126 ),
	.shareout(\D0|Mult2~127 ));
// synopsys translate_off
defparam \D0|Mult2~125 .extended_lut = "off";
defparam \D0|Mult2~125 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N20
dffeas \D0|tempResultRAM_Output[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[12] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N21
cyclonev_lcell_comb \D0|Mult2~121 (
// Equation(s):
// \D0|Mult2~121_sumout  = SUM(( !\D0|Mult2~165  $ (!\D0|Mult2~837  $ (\D0|tempResultRAM_Output [13])) ) + ( \D0|Mult2~127  ) + ( \D0|Mult2~126  ))
// \D0|Mult2~122  = CARRY(( !\D0|Mult2~165  $ (!\D0|Mult2~837  $ (\D0|tempResultRAM_Output [13])) ) + ( \D0|Mult2~127  ) + ( \D0|Mult2~126  ))
// \D0|Mult2~123  = SHARE((!\D0|Mult2~165  & (\D0|Mult2~837  & \D0|tempResultRAM_Output [13])) # (\D0|Mult2~165  & ((\D0|tempResultRAM_Output [13]) # (\D0|Mult2~837 ))))

	.dataa(!\D0|Mult2~165 ),
	.datab(gnd),
	.datac(!\D0|Mult2~837 ),
	.datad(!\D0|tempResultRAM_Output [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~126 ),
	.sharein(\D0|Mult2~127 ),
	.combout(),
	.sumout(\D0|Mult2~121_sumout ),
	.cout(\D0|Mult2~122 ),
	.shareout(\D0|Mult2~123 ));
// synopsys translate_off
defparam \D0|Mult2~121 .extended_lut = "off";
defparam \D0|Mult2~121 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \D0|tempResultRAM_Output[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[13] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N24
cyclonev_lcell_comb \D0|Mult2~117 (
// Equation(s):
// \D0|Mult2~117_sumout  = SUM(( !\D0|tempResultRAM_Output [14] $ (!\D0|Mult2~838  $ (\D0|Mult2~166 )) ) + ( \D0|Mult2~123  ) + ( \D0|Mult2~122  ))
// \D0|Mult2~118  = CARRY(( !\D0|tempResultRAM_Output [14] $ (!\D0|Mult2~838  $ (\D0|Mult2~166 )) ) + ( \D0|Mult2~123  ) + ( \D0|Mult2~122  ))
// \D0|Mult2~119  = SHARE((!\D0|tempResultRAM_Output [14] & (\D0|Mult2~838  & \D0|Mult2~166 )) # (\D0|tempResultRAM_Output [14] & ((\D0|Mult2~166 ) # (\D0|Mult2~838 ))))

	.dataa(gnd),
	.datab(!\D0|tempResultRAM_Output [14]),
	.datac(!\D0|Mult2~838 ),
	.datad(!\D0|Mult2~166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~122 ),
	.sharein(\D0|Mult2~123 ),
	.combout(),
	.sumout(\D0|Mult2~117_sumout ),
	.cout(\D0|Mult2~118 ),
	.shareout(\D0|Mult2~119 ));
// synopsys translate_off
defparam \D0|Mult2~117 .extended_lut = "off";
defparam \D0|Mult2~117 .lut_mask = 64'h0000033F00003CC3;
defparam \D0|Mult2~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N26
dffeas \D0|tempResultRAM_Output[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[14] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N27
cyclonev_lcell_comb \D0|Mult2~1264 (
// Equation(s):
// \D0|Mult2~1264_sumout  = SUM(( !\D0|Mult2~839  $ (!\D0|tempResultRAM_Output [15] $ (\D0|Mult2~167 )) ) + ( \D0|Mult2~119  ) + ( \D0|Mult2~118  ))
// \D0|Mult2~1265  = CARRY(( !\D0|Mult2~839  $ (!\D0|tempResultRAM_Output [15] $ (\D0|Mult2~167 )) ) + ( \D0|Mult2~119  ) + ( \D0|Mult2~118  ))
// \D0|Mult2~1266  = SHARE((!\D0|Mult2~839  & (\D0|tempResultRAM_Output [15] & \D0|Mult2~167 )) # (\D0|Mult2~839  & ((\D0|Mult2~167 ) # (\D0|tempResultRAM_Output [15]))))

	.dataa(!\D0|Mult2~839 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [15]),
	.datad(!\D0|Mult2~167 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~118 ),
	.sharein(\D0|Mult2~119 ),
	.combout(),
	.sumout(\D0|Mult2~1264_sumout ),
	.cout(\D0|Mult2~1265 ),
	.shareout(\D0|Mult2~1266 ));
// synopsys translate_off
defparam \D0|Mult2~1264 .extended_lut = "off";
defparam \D0|Mult2~1264 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1264 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y23_N28
dffeas \D0|tempResultRAM_Output[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1264_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[15] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N0
cyclonev_lcell_comb \D0|Mult2~1256 (
// Equation(s):
// \D0|Mult2~1256_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~840  $ (\D0|tempResultRAM_Output [16])) ) + ( \D0|Mult2~1266  ) + ( \D0|Mult2~1265  ))
// \D0|Mult2~1257  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~840  $ (\D0|tempResultRAM_Output [16])) ) + ( \D0|Mult2~1266  ) + ( \D0|Mult2~1265  ))
// \D0|Mult2~1258  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~840  & \D0|tempResultRAM_Output [16])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [16]) # (\D0|Mult2~840 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|Mult2~840 ),
	.datad(!\D0|tempResultRAM_Output [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1265 ),
	.sharein(\D0|Mult2~1266 ),
	.combout(),
	.sumout(\D0|Mult2~1256_sumout ),
	.cout(\D0|Mult2~1257 ),
	.shareout(\D0|Mult2~1258 ));
// synopsys translate_off
defparam \D0|Mult2~1256 .extended_lut = "off";
defparam \D0|Mult2~1256 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1256 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \D0|tempResultRAM_Output[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1256_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[16] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N3
cyclonev_lcell_comb \D0|Mult2~1248 (
// Equation(s):
// \D0|Mult2~1248_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~841  $ (\D0|tempResultRAM_Output [17])) ) + ( \D0|Mult2~1258  ) + ( \D0|Mult2~1257  ))
// \D0|Mult2~1249  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~841  $ (\D0|tempResultRAM_Output [17])) ) + ( \D0|Mult2~1258  ) + ( \D0|Mult2~1257  ))
// \D0|Mult2~1250  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~841  & \D0|tempResultRAM_Output [17])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [17]) # (\D0|Mult2~841 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|Mult2~841 ),
	.datad(!\D0|tempResultRAM_Output [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1257 ),
	.sharein(\D0|Mult2~1258 ),
	.combout(),
	.sumout(\D0|Mult2~1248_sumout ),
	.cout(\D0|Mult2~1249 ),
	.shareout(\D0|Mult2~1250 ));
// synopsys translate_off
defparam \D0|Mult2~1248 .extended_lut = "off";
defparam \D0|Mult2~1248 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1248 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \D0|tempResultRAM_Output[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1248_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N6
cyclonev_lcell_comb \D0|Mult2~1240 (
// Equation(s):
// \D0|Mult2~1240_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [18] $ (\D0|Mult2~842 )) ) + ( \D0|Mult2~1250  ) + ( \D0|Mult2~1249  ))
// \D0|Mult2~1241  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [18] $ (\D0|Mult2~842 )) ) + ( \D0|Mult2~1250  ) + ( \D0|Mult2~1249  ))
// \D0|Mult2~1242  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [18] & \D0|Mult2~842 )) # (\D0|Mult2~168  & ((\D0|Mult2~842 ) # (\D0|tempResultRAM_Output [18]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [18]),
	.datad(!\D0|Mult2~842 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1249 ),
	.sharein(\D0|Mult2~1250 ),
	.combout(),
	.sumout(\D0|Mult2~1240_sumout ),
	.cout(\D0|Mult2~1241 ),
	.shareout(\D0|Mult2~1242 ));
// synopsys translate_off
defparam \D0|Mult2~1240 .extended_lut = "off";
defparam \D0|Mult2~1240 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1240 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \D0|tempResultRAM_Output[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1240_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N9
cyclonev_lcell_comb \D0|Mult2~1232 (
// Equation(s):
// \D0|Mult2~1232_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [19] $ (\D0|Mult2~843 )) ) + ( \D0|Mult2~1242  ) + ( \D0|Mult2~1241  ))
// \D0|Mult2~1233  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [19] $ (\D0|Mult2~843 )) ) + ( \D0|Mult2~1242  ) + ( \D0|Mult2~1241  ))
// \D0|Mult2~1234  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [19] & \D0|Mult2~843 )) # (\D0|Mult2~168  & ((\D0|Mult2~843 ) # (\D0|tempResultRAM_Output [19]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [19]),
	.datad(!\D0|Mult2~843 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1241 ),
	.sharein(\D0|Mult2~1242 ),
	.combout(),
	.sumout(\D0|Mult2~1232_sumout ),
	.cout(\D0|Mult2~1233 ),
	.shareout(\D0|Mult2~1234 ));
// synopsys translate_off
defparam \D0|Mult2~1232 .extended_lut = "off";
defparam \D0|Mult2~1232 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1232 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \D0|tempResultRAM_Output[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1232_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N12
cyclonev_lcell_comb \D0|Mult2~1224 (
// Equation(s):
// \D0|Mult2~1224_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [20] $ (\D0|Mult2~844 )) ) + ( \D0|Mult2~1234  ) + ( \D0|Mult2~1233  ))
// \D0|Mult2~1225  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [20] $ (\D0|Mult2~844 )) ) + ( \D0|Mult2~1234  ) + ( \D0|Mult2~1233  ))
// \D0|Mult2~1226  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [20] & \D0|Mult2~844 )) # (\D0|Mult2~168  & ((\D0|Mult2~844 ) # (\D0|tempResultRAM_Output [20]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(!\D0|tempResultRAM_Output [20]),
	.datac(!\D0|Mult2~844 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1233 ),
	.sharein(\D0|Mult2~1234 ),
	.combout(),
	.sumout(\D0|Mult2~1224_sumout ),
	.cout(\D0|Mult2~1225 ),
	.shareout(\D0|Mult2~1226 ));
// synopsys translate_off
defparam \D0|Mult2~1224 .extended_lut = "off";
defparam \D0|Mult2~1224 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult2~1224 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N14
dffeas \D0|tempResultRAM_Output[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1224_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N15
cyclonev_lcell_comb \D0|Mult2~1216 (
// Equation(s):
// \D0|Mult2~1216_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [21] $ (\D0|Mult2~845 )) ) + ( \D0|Mult2~1226  ) + ( \D0|Mult2~1225  ))
// \D0|Mult2~1217  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [21] $ (\D0|Mult2~845 )) ) + ( \D0|Mult2~1226  ) + ( \D0|Mult2~1225  ))
// \D0|Mult2~1218  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [21] & \D0|Mult2~845 )) # (\D0|Mult2~168  & ((\D0|Mult2~845 ) # (\D0|tempResultRAM_Output [21]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [21]),
	.datad(!\D0|Mult2~845 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1225 ),
	.sharein(\D0|Mult2~1226 ),
	.combout(),
	.sumout(\D0|Mult2~1216_sumout ),
	.cout(\D0|Mult2~1217 ),
	.shareout(\D0|Mult2~1218 ));
// synopsys translate_off
defparam \D0|Mult2~1216 .extended_lut = "off";
defparam \D0|Mult2~1216 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1216 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \D0|tempResultRAM_Output[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1216_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N18
cyclonev_lcell_comb \D0|Mult2~1208 (
// Equation(s):
// \D0|Mult2~1208_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [22] $ (\D0|Mult2~846 )) ) + ( \D0|Mult2~1218  ) + ( \D0|Mult2~1217  ))
// \D0|Mult2~1209  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [22] $ (\D0|Mult2~846 )) ) + ( \D0|Mult2~1218  ) + ( \D0|Mult2~1217  ))
// \D0|Mult2~1210  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [22] & \D0|Mult2~846 )) # (\D0|Mult2~168  & ((\D0|Mult2~846 ) # (\D0|tempResultRAM_Output [22]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [22]),
	.datad(!\D0|Mult2~846 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1217 ),
	.sharein(\D0|Mult2~1218 ),
	.combout(),
	.sumout(\D0|Mult2~1208_sumout ),
	.cout(\D0|Mult2~1209 ),
	.shareout(\D0|Mult2~1210 ));
// synopsys translate_off
defparam \D0|Mult2~1208 .extended_lut = "off";
defparam \D0|Mult2~1208 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1208 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N20
dffeas \D0|tempResultRAM_Output[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1208_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N21
cyclonev_lcell_comb \D0|Mult2~1200 (
// Equation(s):
// \D0|Mult2~1200_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~847  $ (\D0|tempResultRAM_Output [23])) ) + ( \D0|Mult2~1210  ) + ( \D0|Mult2~1209  ))
// \D0|Mult2~1201  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~847  $ (\D0|tempResultRAM_Output [23])) ) + ( \D0|Mult2~1210  ) + ( \D0|Mult2~1209  ))
// \D0|Mult2~1202  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~847  & \D0|tempResultRAM_Output [23])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [23]) # (\D0|Mult2~847 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|Mult2~847 ),
	.datad(!\D0|tempResultRAM_Output [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1209 ),
	.sharein(\D0|Mult2~1210 ),
	.combout(),
	.sumout(\D0|Mult2~1200_sumout ),
	.cout(\D0|Mult2~1201 ),
	.shareout(\D0|Mult2~1202 ));
// synopsys translate_off
defparam \D0|Mult2~1200 .extended_lut = "off";
defparam \D0|Mult2~1200 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1200 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \D0|tempResultRAM_Output[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1200_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N24
cyclonev_lcell_comb \D0|Mult2~1192 (
// Equation(s):
// \D0|Mult2~1192_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~848  $ (\D0|tempResultRAM_Output [24])) ) + ( \D0|Mult2~1202  ) + ( \D0|Mult2~1201  ))
// \D0|Mult2~1193  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~848  $ (\D0|tempResultRAM_Output [24])) ) + ( \D0|Mult2~1202  ) + ( \D0|Mult2~1201  ))
// \D0|Mult2~1194  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~848  & \D0|tempResultRAM_Output [24])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [24]) # (\D0|Mult2~848 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(!\D0|Mult2~848 ),
	.datac(!\D0|tempResultRAM_Output [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1201 ),
	.sharein(\D0|Mult2~1202 ),
	.combout(),
	.sumout(\D0|Mult2~1192_sumout ),
	.cout(\D0|Mult2~1193 ),
	.shareout(\D0|Mult2~1194 ));
// synopsys translate_off
defparam \D0|Mult2~1192 .extended_lut = "off";
defparam \D0|Mult2~1192 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult2~1192 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N26
dffeas \D0|tempResultRAM_Output[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1192_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N27
cyclonev_lcell_comb \D0|Mult2~1184 (
// Equation(s):
// \D0|Mult2~1184_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~849  $ (\D0|tempResultRAM_Output [25])) ) + ( \D0|Mult2~1194  ) + ( \D0|Mult2~1193  ))
// \D0|Mult2~1185  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~849  $ (\D0|tempResultRAM_Output [25])) ) + ( \D0|Mult2~1194  ) + ( \D0|Mult2~1193  ))
// \D0|Mult2~1186  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~849  & \D0|tempResultRAM_Output [25])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [25]) # (\D0|Mult2~849 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|Mult2~849 ),
	.datad(!\D0|tempResultRAM_Output [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1193 ),
	.sharein(\D0|Mult2~1194 ),
	.combout(),
	.sumout(\D0|Mult2~1184_sumout ),
	.cout(\D0|Mult2~1185 ),
	.shareout(\D0|Mult2~1186 ));
// synopsys translate_off
defparam \D0|Mult2~1184 .extended_lut = "off";
defparam \D0|Mult2~1184 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1184 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N28
dffeas \D0|tempResultRAM_Output[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1184_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N30
cyclonev_lcell_comb \D0|Mult2~1176 (
// Equation(s):
// \D0|Mult2~1176_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|Mult2~850  $ (\D0|tempResultRAM_Output [26])) ) + ( \D0|Mult2~1186  ) + ( \D0|Mult2~1185  ))
// \D0|Mult2~1177  = CARRY(( !\D0|Mult2~168  $ (!\D0|Mult2~850  $ (\D0|tempResultRAM_Output [26])) ) + ( \D0|Mult2~1186  ) + ( \D0|Mult2~1185  ))
// \D0|Mult2~1178  = SHARE((!\D0|Mult2~168  & (\D0|Mult2~850  & \D0|tempResultRAM_Output [26])) # (\D0|Mult2~168  & ((\D0|tempResultRAM_Output [26]) # (\D0|Mult2~850 ))))

	.dataa(!\D0|Mult2~168 ),
	.datab(!\D0|Mult2~850 ),
	.datac(!\D0|tempResultRAM_Output [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1185 ),
	.sharein(\D0|Mult2~1186 ),
	.combout(),
	.sumout(\D0|Mult2~1176_sumout ),
	.cout(\D0|Mult2~1177 ),
	.shareout(\D0|Mult2~1178 ));
// synopsys translate_off
defparam \D0|Mult2~1176 .extended_lut = "off";
defparam \D0|Mult2~1176 .lut_mask = 64'h0000171700006969;
defparam \D0|Mult2~1176 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \D0|tempResultRAM_Output[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1176_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N33
cyclonev_lcell_comb \D0|Mult2~1168 (
// Equation(s):
// \D0|Mult2~1168_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [27] $ (\D0|Mult2~851 )) ) + ( \D0|Mult2~1178  ) + ( \D0|Mult2~1177  ))
// \D0|Mult2~1169  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [27] $ (\D0|Mult2~851 )) ) + ( \D0|Mult2~1178  ) + ( \D0|Mult2~1177  ))
// \D0|Mult2~1170  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [27] & \D0|Mult2~851 )) # (\D0|Mult2~168  & ((\D0|Mult2~851 ) # (\D0|tempResultRAM_Output [27]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [27]),
	.datad(!\D0|Mult2~851 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1177 ),
	.sharein(\D0|Mult2~1178 ),
	.combout(),
	.sumout(\D0|Mult2~1168_sumout ),
	.cout(\D0|Mult2~1169 ),
	.shareout(\D0|Mult2~1170 ));
// synopsys translate_off
defparam \D0|Mult2~1168 .extended_lut = "off";
defparam \D0|Mult2~1168 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1168 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N34
dffeas \D0|tempResultRAM_Output[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1168_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N36
cyclonev_lcell_comb \D0|Mult2~1160 (
// Equation(s):
// \D0|Mult2~1160_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [28] $ (\D0|Mult2~852 )) ) + ( \D0|Mult2~1170  ) + ( \D0|Mult2~1169  ))
// \D0|Mult2~1161  = CARRY(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [28] $ (\D0|Mult2~852 )) ) + ( \D0|Mult2~1170  ) + ( \D0|Mult2~1169  ))
// \D0|Mult2~1162  = SHARE((!\D0|Mult2~168  & (\D0|tempResultRAM_Output [28] & \D0|Mult2~852 )) # (\D0|Mult2~168  & ((\D0|Mult2~852 ) # (\D0|tempResultRAM_Output [28]))))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [28]),
	.datad(!\D0|Mult2~852 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1169 ),
	.sharein(\D0|Mult2~1170 ),
	.combout(),
	.sumout(\D0|Mult2~1160_sumout ),
	.cout(\D0|Mult2~1161 ),
	.shareout(\D0|Mult2~1162 ));
// synopsys translate_off
defparam \D0|Mult2~1160 .extended_lut = "off";
defparam \D0|Mult2~1160 .lut_mask = 64'h0000055F00005AA5;
defparam \D0|Mult2~1160 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y22_N38
dffeas \D0|tempResultRAM_Output[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1160_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N39
cyclonev_lcell_comb \D0|Mult2~811 (
// Equation(s):
// \D0|Mult2~811_sumout  = SUM(( !\D0|Mult2~168  $ (!\D0|tempResultRAM_Output [29] $ (\D0|Mult2~853 )) ) + ( \D0|Mult2~1162  ) + ( \D0|Mult2~1161  ))

	.dataa(!\D0|Mult2~168 ),
	.datab(gnd),
	.datac(!\D0|tempResultRAM_Output [29]),
	.datad(!\D0|Mult2~853 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Mult2~1161 ),
	.sharein(\D0|Mult2~1162 ),
	.combout(),
	.sumout(\D0|Mult2~811_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mult2~811 .extended_lut = "off";
defparam \D0|Mult2~811 .lut_mask = 64'h0000000000005AA5;
defparam \D0|Mult2~811 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N24
cyclonev_lcell_comb \D0|tempResultRAM_Output~5 (
// Equation(s):
// \D0|tempResultRAM_Output~5_combout  = ( \D0|tempResultRAM_Output [29] & ( \D0|Mult2~811_sumout  & ( ((!\D0|resultingNumber[0]~2_combout ) # ((!\D0|done_Output~0_combout  & !\D0|tempResultRAM_Output~1_combout ))) # (\D0|tempResultRAM_Output~4_combout ) ) ) 
// ) # ( !\D0|tempResultRAM_Output [29] & ( \D0|Mult2~811_sumout  & ( (\D0|tempResultRAM_Output~4_combout  & (\D0|resultingNumber[0]~2_combout  & ((\D0|tempResultRAM_Output~1_combout ) # (\D0|done_Output~0_combout )))) ) ) ) # ( \D0|tempResultRAM_Output [29] 
// & ( !\D0|Mult2~811_sumout  & ( (!\D0|resultingNumber[0]~2_combout ) # ((!\D0|done_Output~0_combout  & !\D0|tempResultRAM_Output~1_combout )) ) ) )

	.dataa(!\D0|done_Output~0_combout ),
	.datab(!\D0|tempResultRAM_Output~4_combout ),
	.datac(!\D0|resultingNumber[0]~2_combout ),
	.datad(!\D0|tempResultRAM_Output~1_combout ),
	.datae(!\D0|tempResultRAM_Output [29]),
	.dataf(!\D0|Mult2~811_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output~5 .extended_lut = "off";
defparam \D0|tempResultRAM_Output~5 .lut_mask = 64'h0000FAF00103FBF3;
defparam \D0|tempResultRAM_Output~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N26
dffeas \D0|tempResultRAM_Output[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|tempResultRAM_Output~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N30
cyclonev_lcell_comb \D0|tempResultRAM_Output[-14]~2 (
// Equation(s):
// \D0|tempResultRAM_Output[-14]~2_combout  = ( !\D0|tempResultRAM_Output [29] & ( (\C0|current_state.load_outputRAM~q  & (\D0|maxCalculation~q  & !\D0|increment~q )) ) )

	.dataa(!\C0|current_state.load_outputRAM~q ),
	.datab(gnd),
	.datac(!\D0|maxCalculation~q ),
	.datad(!\D0|increment~q ),
	.datae(gnd),
	.dataf(!\D0|tempResultRAM_Output [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output[-14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-14]~2 .extended_lut = "off";
defparam \D0|tempResultRAM_Output[-14]~2 .lut_mask = 64'h0500050000000000;
defparam \D0|tempResultRAM_Output[-14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N54
cyclonev_lcell_comb \D0|tempResultRAM_Output[-14]~3 (
// Equation(s):
// \D0|tempResultRAM_Output[-14]~3_combout  = ( \KEY[0]~input_o  & ( (!\D0|tempResultRAM_Output[-14]~2_combout  & (\D0|resultingNumber[0]~2_combout  & ((\D0|done_Output~0_combout ) # (\D0|tempResultRAM_Output~1_combout )))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\D0|tempResultRAM_Output[-14]~2_combout ),
	.datab(!\D0|tempResultRAM_Output~1_combout ),
	.datac(!\D0|done_Output~0_combout ),
	.datad(!\D0|resultingNumber[0]~2_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|tempResultRAM_Output[-14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-14]~3 .extended_lut = "off";
defparam \D0|tempResultRAM_Output[-14]~3 .lut_mask = 64'hFFFFFFFF002A002A;
defparam \D0|tempResultRAM_Output[-14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N1
dffeas \D0|tempResultRAM_Output[-34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1276_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-34]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-34] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-34] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N5
dffeas \D0|tempResultRAM_Output[-33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1272_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-33]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-33] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-33] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N8
dffeas \D0|tempResultRAM_Output[-32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1268_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-32]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-32] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-32] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N10
dffeas \D0|tempResultRAM_Output[-31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1260_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-31]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-31] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \D0|tempResultRAM_Output[-30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1252_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-30]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-30] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \D0|tempResultRAM_Output[-29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1244_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-29] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \D0|tempResultRAM_Output[-28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1236_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-28] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \D0|tempResultRAM_Output[-27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1228_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-27]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-27] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N26
dffeas \D0|tempResultRAM_Output[-26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1220_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-26]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-26] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \D0|tempResultRAM_Output[-25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1212_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-25]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-25] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N32
dffeas \D0|tempResultRAM_Output[-24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1204_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-24]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-24] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N35
dffeas \D0|tempResultRAM_Output[-23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1196_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-23]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-23] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N38
dffeas \D0|tempResultRAM_Output[-22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1188_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-22]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-22] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N41
dffeas \D0|tempResultRAM_Output[-21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1180_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-21]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-21] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N44
dffeas \D0|tempResultRAM_Output[-20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1172_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-20]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-20] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N47
dffeas \D0|tempResultRAM_Output[-19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~1164_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-19]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-19] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N50
dffeas \D0|tempResultRAM_Output[-18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~815_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-18]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-18] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N53
dffeas \D0|tempResultRAM_Output[-17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Mult2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|tempResultRAM_Output[-14]~0_combout ),
	.sload(gnd),
	.ena(\D0|tempResultRAM_Output[-14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|tempResultRAM_Output [-17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|tempResultRAM_Output[-17] .is_wysiwyg = "true";
defparam \D0|tempResultRAM_Output[-17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\C0|current_state.load_outputRAM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D0|tempResultRAM_Output [14],\D0|tempResultRAM_Output [13],\D0|tempResultRAM_Output [12],\D0|tempResultRAM_Output [11],\D0|tempResultRAM_Output [10],\D0|tempResultRAM_Output [9],\D0|tempResultRAM_Output [8],\D0|tempResultRAM_Output [7],\D0|tempResultRAM_Output [6],
\D0|tempResultRAM_Output [5],\D0|tempResultRAM_Output [4],\D0|tempResultRAM_Output [3],\D0|tempResultRAM_Output [2],\D0|tempResultRAM_Output [1],\D0|tempResultRAM_Output [0],\D0|tempResultRAM_Output [-1],\D0|tempResultRAM_Output [-2],\D0|tempResultRAM_Output [-3],\D0|tempResultRAM_Output [-4],
\D0|tempResultRAM_Output [-5],\D0|tempResultRAM_Output [-6],\D0|tempResultRAM_Output [-7],\D0|tempResultRAM_Output [-8],\D0|tempResultRAM_Output [-9],\D0|tempResultRAM_Output [-10],\D0|tempResultRAM_Output [-11],\D0|tempResultRAM_Output [-12],\D0|tempResultRAM_Output [-13],\D0|tempResultRAM_Output [-14],
\D0|tempResultRAM_Output [-15],\D0|tempResultRAM_Output [-16],\D0|tempResultRAM_Output [-17]}),
	.portaaddr({\D0|layerOutput_result_address [3],\D0|layerOutput_result_address [2],\D0|layerOutput_result_address [1],\D0|layerOutput_result_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\D0|layerOutput_result_address [3],\D0|layerOutput_result_address [2],\D0|layerOutput_result_address [1],\D0|layerOutput_result_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0|altsyncram_03n1:auto_generated|ALTSYNCRAM";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X30_Y29_N50
dffeas \D0|currentMaxVal[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[3] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N59
dffeas \D0|currentMaxVal[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[2] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N53
dffeas \D0|currentMaxVal[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[4] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N51
cyclonev_lcell_comb \D0|LessThan0~17 (
// Equation(s):
// \D0|LessThan0~17_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & 
// \D0|currentMaxVal [4]) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19  & ( (!\D0|currentMaxVal [3] & 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & \D0|currentMaxVal [4])) # (\D0|currentMaxVal [3] & ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21 ) # (\D0|currentMaxVal [4]))) ) ) ) # ( 
// \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (((\D0|currentMaxVal [3] & 
// \D0|currentMaxVal [2])) # (\D0|currentMaxVal [4]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (\D0|currentMaxVal [3] & (\D0|currentMaxVal [2] & \D0|currentMaxVal [4]))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (((\D0|currentMaxVal [4]) # 
// (\D0|currentMaxVal [2])) # (\D0|currentMaxVal [3]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (\D0|currentMaxVal [4] & ((\D0|currentMaxVal [2]) # (\D0|currentMaxVal [3])))) ) ) )

	.dataa(!\D0|currentMaxVal [3]),
	.datab(!\D0|currentMaxVal [2]),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\D0|currentMaxVal [4]),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~17 .extended_lut = "off";
defparam \D0|LessThan0~17 .lut_mask = 64'h70F710F150F500F0;
defparam \D0|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N57
cyclonev_lcell_comb \D0|LessThan0~16 (
// Equation(s):
// \D0|LessThan0~16_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( \D0|currentMaxVal [4] & ( (\D0|currentMaxVal [3] & (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (!\D0|currentMaxVal [2] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( \D0|currentMaxVal [4] & ( (!\D0|currentMaxVal [3] & 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (!\D0|currentMaxVal [2] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20 
//  & ( !\D0|currentMaxVal [4] & ( (\D0|currentMaxVal [3] & (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (!\D0|currentMaxVal [2] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20  & ( !\D0|currentMaxVal [4] & ( (!\D0|currentMaxVal [3] & (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21  & (!\D0|currentMaxVal [2] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 )))) ) ) )

	.dataa(!\D0|currentMaxVal [3]),
	.datab(!\D0|currentMaxVal [2]),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\D0|currentMaxVal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~16 .extended_lut = "off";
defparam \D0|LessThan0~16 .lut_mask = 64'h8020401008020401;
defparam \D0|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N2
dffeas \D0|currentMaxVal[-1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-1] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N20
dffeas \D0|currentMaxVal[-2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-2] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N44
dffeas \D0|currentMaxVal[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[0] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N47
dffeas \D0|currentMaxVal[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[1] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N42
cyclonev_lcell_comb \D0|LessThan0~12 (
// Equation(s):
// \D0|LessThan0~12_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  & ( (\D0|currentMaxVal [1] & (!\D0|currentMaxVal [0] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ))) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  & ( (!\D0|currentMaxVal [1] & (!\D0|currentMaxVal [0] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ))) ) )

	.dataa(gnd),
	.datab(!\D0|currentMaxVal [0]),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\D0|currentMaxVal [1]),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~12 .extended_lut = "off";
defparam \D0|LessThan0~12 .lut_mask = 64'hC300C30000C300C3;
defparam \D0|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N45
cyclonev_lcell_comb \D0|LessThan0~14 (
// Equation(s):
// \D0|LessThan0~14_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  & \D0|currentMaxVal [1]) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  & ((\D0|currentMaxVal [1]) # (\D0|currentMaxVal [0]))) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18  & (\D0|currentMaxVal [0] & \D0|currentMaxVal [1])) ) )

	.dataa(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\D0|currentMaxVal [0]),
	.datac(!\D0|currentMaxVal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~14 .extended_lut = "off";
defparam \D0|LessThan0~14 .lut_mask = 64'h2B2B2B2B0A0A0A0A;
defparam \D0|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N0
cyclonev_lcell_comb \D0|LessThan0~15 (
// Equation(s):
// \D0|LessThan0~15_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16  & ( !\D0|LessThan0~14_combout  & ( (!\D0|currentMaxVal [-1]) # ((!\D0|currentMaxVal [-2]) # ((!\D0|LessThan0~12_combout ) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16  & ( !\D0|LessThan0~14_combout  & ( (!\D0|LessThan0~12_combout ) # ((!\D0|currentMaxVal [-1] & 
// ((!\D0|currentMaxVal [-2]) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 )))) ) ) )

	.dataa(!\D0|currentMaxVal [-1]),
	.datab(!\D0|currentMaxVal [-2]),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\D0|LessThan0~12_combout ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\D0|LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~15 .extended_lut = "off";
defparam \D0|LessThan0~15 .lut_mask = 64'hFF8AFFEF00000000;
defparam \D0|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y29_N2
dffeas \D0|currentMaxVal[-9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-9] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N14
dffeas \D0|currentMaxVal[-8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-8] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N53
dffeas \D0|currentMaxVal[-7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-7] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N8
dffeas \D0|currentMaxVal[-6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-6] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N51
cyclonev_lcell_comb \D0|LessThan0~5 (
// Equation(s):
// \D0|LessThan0~5_combout  = ( \D0|currentMaxVal [-6] & ( (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  & (!\D0|currentMaxVal [-7] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ))) ) ) # ( 
// !\D0|currentMaxVal [-6] & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  & (!\D0|currentMaxVal [-7] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ))) ) )

	.dataa(!\D0|currentMaxVal [-7]),
	.datab(gnd),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\D0|currentMaxVal [-6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~5 .extended_lut = "off";
defparam \D0|LessThan0~5 .lut_mask = 64'hA050A0500A050A05;
defparam \D0|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N0
cyclonev_lcell_comb \D0|LessThan0~6 (
// Equation(s):
// \D0|LessThan0~6_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( (\D0|currentMaxVal [-9] & (\D0|LessThan0~5_combout  & (!\D0|currentMaxVal [-8] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 
// )))) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( (!\D0|currentMaxVal [-9] & (\D0|LessThan0~5_combout  & (!\D0|currentMaxVal [-8] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 )))) ) )

	.dataa(!\D0|currentMaxVal [-9]),
	.datab(!\D0|currentMaxVal [-8]),
	.datac(!\D0|LessThan0~5_combout ),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~6 .extended_lut = "off";
defparam \D0|LessThan0~6 .lut_mask = 64'h0802080204010401;
defparam \D0|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N56
dffeas \D0|currentMaxVal[-5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-5] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N59
dffeas \D0|currentMaxVal[-4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-4] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N26
dffeas \D0|currentMaxVal[-3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-3] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N24
cyclonev_lcell_comb \D0|LessThan0~10 (
// Equation(s):
// \D0|LessThan0~10_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & ( (\D0|currentMaxVal [-4] & (\D0|currentMaxVal [-3] & 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & ( ((\D0|currentMaxVal 
// [-4] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 )) # (\D0|currentMaxVal [-3]) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & ( (\D0|currentMaxVal [-3] & ((!\D0|currentMaxVal [-5] & (\D0|currentMaxVal [-4] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 )) # (\D0|currentMaxVal [-5] 
// & ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ) # (\D0|currentMaxVal [-4]))))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & ( ((!\D0|currentMaxVal [-5] & (\D0|currentMaxVal [-4] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 )) # (\D0|currentMaxVal [-5] & 
// ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ) # (\D0|currentMaxVal [-4])))) # (\D0|currentMaxVal [-3]) ) ) )

	.dataa(!\D0|currentMaxVal [-5]),
	.datab(!\D0|currentMaxVal [-4]),
	.datac(!\D0|currentMaxVal [-3]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~10 .extended_lut = "off";
defparam \D0|LessThan0~10 .lut_mask = 64'h7F1F07013F0F0300;
defparam \D0|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N54
cyclonev_lcell_comb \D0|LessThan0~9 (
// Equation(s):
// \D0|LessThan0~9_combout  = ( \D0|currentMaxVal [-5] & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13  & ( (\D0|currentMaxVal [-4] & (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & (!\D0|currentMaxVal [-3] 
// $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 )))) ) ) ) # ( !\D0|currentMaxVal [-5] & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13  & ( (\D0|currentMaxVal [-4] & 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & (!\D0|currentMaxVal [-3] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 )))) ) ) ) # ( \D0|currentMaxVal [-5] & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13  & ( (!\D0|currentMaxVal [-4] & (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & (!\D0|currentMaxVal [-3] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 )))) ) ) ) # ( !\D0|currentMaxVal [-5] & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13  & ( (!\D0|currentMaxVal [-4] & 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12  & (!\D0|currentMaxVal [-3] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 )))) ) ) )

	.dataa(!\D0|currentMaxVal [-3]),
	.datab(!\D0|currentMaxVal [-4]),
	.datac(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\D0|currentMaxVal [-5]),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~9 .extended_lut = "off";
defparam \D0|LessThan0~9 .lut_mask = 64'h8040080420100201;
defparam \D0|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y29_N50
dffeas \D0|currentMaxVal[-13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-13] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \D0|currentMaxVal[-14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-14] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N38
dffeas \D0|currentMaxVal[-15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-15]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-15] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N23
dffeas \D0|currentMaxVal[-16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-16]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-16] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N59
dffeas \D0|currentMaxVal[-17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-17]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-17] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N36
cyclonev_lcell_comb \D0|LessThan0~1 (
// Equation(s):
// \D0|LessThan0~1_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\D0|currentMaxVal [-15] & 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  & \D0|currentMaxVal [-16])) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2  & ( 
// \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  & \D0|currentMaxVal [-16])) # (\D0|currentMaxVal [-15]) ) ) ) # ( 
// \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\D0|currentMaxVal [-15] & 
// ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  & ((\D0|currentMaxVal [-17]) # (\D0|currentMaxVal [-16]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  & (\D0|currentMaxVal [-16] & \D0|currentMaxVal 
// [-17])))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  
// & ((\D0|currentMaxVal [-17]) # (\D0|currentMaxVal [-16]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1  & (\D0|currentMaxVal [-16] & \D0|currentMaxVal [-17]))) # (\D0|currentMaxVal [-15]) ) ) )

	.dataa(!\D0|currentMaxVal [-15]),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\D0|currentMaxVal [-16]),
	.datad(!\D0|currentMaxVal [-17]),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~1 .extended_lut = "off";
defparam \D0|LessThan0~1 .lut_mask = 64'h5DDF04455D5D0404;
defparam \D0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y29_N26
dffeas \D0|currentMaxVal[-12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-12] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N56
dffeas \D0|currentMaxVal[-10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-10] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N29
dffeas \D0|currentMaxVal[-11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [-11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[-11] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[-11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N24
cyclonev_lcell_comb \D0|LessThan0~0 (
// Equation(s):
// \D0|LessThan0~0_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (\D0|currentMaxVal [-12] & (\D0|currentMaxVal [-11] & (!\D0|currentMaxVal 
// [-10] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( 
// (!\D0|currentMaxVal [-12] & (\D0|currentMaxVal [-11] & (!\D0|currentMaxVal [-10] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (\D0|currentMaxVal [-12] & (!\D0|currentMaxVal [-11] & (!\D0|currentMaxVal [-10] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (!\D0|currentMaxVal [-12] & (!\D0|currentMaxVal [-11] & (!\D0|currentMaxVal [-10] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 )))) ) ) )

	.dataa(!\D0|currentMaxVal [-12]),
	.datab(!\D0|currentMaxVal [-10]),
	.datac(!\D0|currentMaxVal [-11]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~0 .extended_lut = "off";
defparam \D0|LessThan0~0 .lut_mask = 64'h8020401008020401;
defparam \D0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N30
cyclonev_lcell_comb \D0|LessThan0~2 (
// Equation(s):
// \D0|LessThan0~2_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3  & ( \D0|LessThan0~0_combout  & ( (\D0|currentMaxVal [-14] & (\D0|LessThan0~1_combout  & (!\D0|currentMaxVal [-13] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3  & ( \D0|LessThan0~0_combout  & ( (!\D0|currentMaxVal [-14] & (\D0|LessThan0~1_combout  & 
// (!\D0|currentMaxVal [-13] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 )))) # (\D0|currentMaxVal [-14] & (!\D0|currentMaxVal [-13] $ ((\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 )))) ) ) )

	.dataa(!\D0|currentMaxVal [-13]),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\D0|currentMaxVal [-14]),
	.datad(!\D0|LessThan0~1_combout ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\D0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~2 .extended_lut = "off";
defparam \D0|LessThan0~2 .lut_mask = 64'h0000000009990009;
defparam \D0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N54
cyclonev_lcell_comb \D0|LessThan0~3 (
// Equation(s):
// \D0|LessThan0~3_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & 
// (\D0|currentMaxVal [-10] & (\D0|currentMaxVal [-11] & \D0|currentMaxVal [-12]))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( 
// ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & (\D0|currentMaxVal [-11] & \D0|currentMaxVal [-12]))) # (\D0|currentMaxVal [-10]) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (\D0|currentMaxVal [-10] & (((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & \D0|currentMaxVal [-12])) # (\D0|currentMaxVal [-11]))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6  & ( (((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5  & \D0|currentMaxVal [-12])) # 
// (\D0|currentMaxVal [-11])) # (\D0|currentMaxVal [-10]) ) ) )

	.dataa(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\D0|currentMaxVal [-10]),
	.datac(!\D0|currentMaxVal [-11]),
	.datad(!\D0|currentMaxVal [-12]),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~3 .extended_lut = "off";
defparam \D0|LessThan0~3 .lut_mask = 64'h3FBF0323333B0002;
defparam \D0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N48
cyclonev_lcell_comb \D0|LessThan0~4 (
// Equation(s):
// \D0|LessThan0~4_combout  = ( \D0|currentMaxVal [-13] & ( (!\D0|LessThan0~3_combout  & ((!\D0|LessThan0~0_combout ) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 ))) ) ) # ( !\D0|currentMaxVal [-13] & ( !\D0|LessThan0~3_combout  ) 
// )

	.dataa(gnd),
	.datab(!\D0|LessThan0~3_combout ),
	.datac(!\D0|LessThan0~0_combout ),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\D0|currentMaxVal [-13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~4 .extended_lut = "off";
defparam \D0|LessThan0~4 .lut_mask = 64'hCCCCCCCCC0CCC0CC;
defparam \D0|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N6
cyclonev_lcell_comb \D0|LessThan0~7 (
// Equation(s):
// \D0|LessThan0~7_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  & ( \D0|currentMaxVal [-6] & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10  & \D0|currentMaxVal [-7]) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  & ( \D0|currentMaxVal [-6] ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11  & ( !\D0|currentMaxVal [-6] & ( 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10  & \D0|currentMaxVal [-7]) ) ) )

	.dataa(gnd),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\D0|currentMaxVal [-7]),
	.datad(gnd),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\D0|currentMaxVal [-6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~7 .extended_lut = "off";
defparam \D0|LessThan0~7 .lut_mask = 64'h0C0C0000FFFF0C0C;
defparam \D0|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N12
cyclonev_lcell_comb \D0|LessThan0~8 (
// Equation(s):
// \D0|LessThan0~8_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( !\D0|LessThan0~7_combout  ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( (!\D0|LessThan0~7_combout  & ((!\D0|LessThan0~5_combout ) # (!\D0|currentMaxVal [-8]))) ) ) ) # ( 
// \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( (!\D0|LessThan0~7_combout  & ((!\D0|LessThan0~5_combout ) # ((!\D0|currentMaxVal [-8]) # 
// (!\D0|currentMaxVal [-9])))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8  & ( (!\D0|LessThan0~7_combout  & ((!\D0|LessThan0~5_combout ) # 
// ((!\D0|currentMaxVal [-8] & !\D0|currentMaxVal [-9])))) ) ) )

	.dataa(!\D0|LessThan0~5_combout ),
	.datab(!\D0|currentMaxVal [-8]),
	.datac(!\D0|currentMaxVal [-9]),
	.datad(!\D0|LessThan0~7_combout ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~8 .extended_lut = "off";
defparam \D0|LessThan0~8 .lut_mask = 64'hEA00FE00EE00FF00;
defparam \D0|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N18
cyclonev_lcell_comb \D0|LessThan0~11 (
// Equation(s):
// \D0|LessThan0~11_combout  = ( \D0|LessThan0~4_combout  & ( \D0|LessThan0~8_combout  & ( (!\D0|LessThan0~10_combout  & ((!\D0|LessThan0~6_combout ) # ((!\D0|LessThan0~9_combout ) # (!\D0|LessThan0~2_combout )))) ) ) ) # ( !\D0|LessThan0~4_combout  & ( 
// \D0|LessThan0~8_combout  & ( (!\D0|LessThan0~10_combout  & ((!\D0|LessThan0~6_combout ) # (!\D0|LessThan0~9_combout ))) ) ) ) # ( \D0|LessThan0~4_combout  & ( !\D0|LessThan0~8_combout  & ( (!\D0|LessThan0~10_combout  & !\D0|LessThan0~9_combout ) ) ) ) # ( 
// !\D0|LessThan0~4_combout  & ( !\D0|LessThan0~8_combout  & ( (!\D0|LessThan0~10_combout  & !\D0|LessThan0~9_combout ) ) ) )

	.dataa(!\D0|LessThan0~6_combout ),
	.datab(!\D0|LessThan0~10_combout ),
	.datac(!\D0|LessThan0~9_combout ),
	.datad(!\D0|LessThan0~2_combout ),
	.datae(!\D0|LessThan0~4_combout ),
	.dataf(!\D0|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~11 .extended_lut = "off";
defparam \D0|LessThan0~11 .lut_mask = 64'hC0C0C0C0C8C8CCC8;
defparam \D0|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \D0|currentMaxVal[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[10] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N32
dffeas \D0|currentMaxVal[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[9] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N26
dffeas \D0|currentMaxVal[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[11] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N30
cyclonev_lcell_comb \D0|LessThan0~18 (
// Equation(s):
// \D0|LessThan0~18_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (\D0|currentMaxVal [10] & (\D0|currentMaxVal [11] & (!\D0|currentMaxVal [9] 
// $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( 
// (\D0|currentMaxVal [10] & (!\D0|currentMaxVal [11] & (!\D0|currentMaxVal [9] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )))) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (!\D0|currentMaxVal [10] & (\D0|currentMaxVal [11] & (!\D0|currentMaxVal [9] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (!\D0|currentMaxVal [10] & (!\D0|currentMaxVal [11] & (!\D0|currentMaxVal [9] $ 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )))) ) ) )

	.dataa(!\D0|currentMaxVal [10]),
	.datab(!\D0|currentMaxVal [9]),
	.datac(!\D0|currentMaxVal [11]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~18 .extended_lut = "off";
defparam \D0|LessThan0~18 .lut_mask = 64'h8020080240100401;
defparam \D0|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \D0|currentMaxVal[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[7] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N21
cyclonev_lcell_comb \D0|LessThan0~19 (
// Equation(s):
// \D0|LessThan0~19_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24  & ( !\D0|currentMaxVal [7] ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24  & ( \D0|currentMaxVal [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|currentMaxVal [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~19 .extended_lut = "off";
defparam \D0|LessThan0~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \D0|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N51
cyclonev_lcell_comb \D0|currentMaxVal[8]~feeder (
// Equation(s):
// \D0|currentMaxVal[8]~feeder_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|currentMaxVal[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|currentMaxVal[8]~feeder .extended_lut = "off";
defparam \D0|currentMaxVal[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D0|currentMaxVal[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N53
dffeas \D0|currentMaxVal[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|currentMaxVal[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(gnd),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[8] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N5
dffeas \D0|currentMaxVal[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[6] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N3
cyclonev_lcell_comb \D0|LessThan0~20 (
// Equation(s):
// \D0|LessThan0~20_combout  = !\D0|currentMaxVal [6] $ (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|currentMaxVal [6]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~20 .extended_lut = "off";
defparam \D0|LessThan0~20 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \D0|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N35
dffeas \D0|currentMaxVal[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[5] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N33
cyclonev_lcell_comb \D0|LessThan0~21 (
// Equation(s):
// \D0|LessThan0~21_combout  = ( \D0|currentMaxVal [5] & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22  ) ) # ( !\D0|currentMaxVal [5] & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(!\D0|currentMaxVal [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~21 .extended_lut = "off";
defparam \D0|LessThan0~21 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \D0|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N36
cyclonev_lcell_comb \D0|LessThan0~22 (
// Equation(s):
// \D0|LessThan0~22_combout  = ( !\D0|LessThan0~20_combout  & ( !\D0|LessThan0~21_combout  & ( (\D0|LessThan0~18_combout  & (!\D0|LessThan0~19_combout  & (!\D0|currentMaxVal [8] $ (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 )))) ) 
// ) )

	.dataa(!\D0|LessThan0~18_combout ),
	.datab(!\D0|LessThan0~19_combout ),
	.datac(!\D0|currentMaxVal [8]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\D0|LessThan0~20_combout ),
	.dataf(!\D0|LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~22 .extended_lut = "off";
defparam \D0|LessThan0~22 .lut_mask = 64'h4004000000000000;
defparam \D0|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N18
cyclonev_lcell_comb \D0|LessThan0~13 (
// Equation(s):
// \D0|LessThan0~13_combout  = ( \D0|currentMaxVal [-2] & ( (\D0|LessThan0~12_combout  & (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15  & (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16  $ (\D0|currentMaxVal 
// [-1])))) ) ) # ( !\D0|currentMaxVal [-2] & ( (\D0|LessThan0~12_combout  & (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15  & (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16  $ (\D0|currentMaxVal [-1])))) ) )

	.dataa(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\D0|LessThan0~12_combout ),
	.datac(!\D0|currentMaxVal [-1]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\D0|currentMaxVal [-2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~13 .extended_lut = "off";
defparam \D0|LessThan0~13 .lut_mask = 64'h2100210000210021;
defparam \D0|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N42
cyclonev_lcell_comb \D0|LessThan0~23 (
// Equation(s):
// \D0|LessThan0~23_combout  = ( \D0|LessThan0~22_combout  & ( \D0|LessThan0~13_combout  & ( ((\D0|LessThan0~16_combout  & ((!\D0|LessThan0~15_combout ) # (!\D0|LessThan0~11_combout )))) # (\D0|LessThan0~17_combout ) ) ) ) # ( \D0|LessThan0~22_combout  & ( 
// !\D0|LessThan0~13_combout  & ( ((\D0|LessThan0~16_combout  & !\D0|LessThan0~15_combout )) # (\D0|LessThan0~17_combout ) ) ) )

	.dataa(!\D0|LessThan0~17_combout ),
	.datab(!\D0|LessThan0~16_combout ),
	.datac(!\D0|LessThan0~15_combout ),
	.datad(!\D0|LessThan0~11_combout ),
	.datae(!\D0|LessThan0~22_combout ),
	.dataf(!\D0|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~23 .extended_lut = "off";
defparam \D0|LessThan0~23 .lut_mask = 64'h0000757500007775;
defparam \D0|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N24
cyclonev_lcell_comb \D0|LessThan0~25 (
// Equation(s):
// \D0|LessThan0~25_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (\D0|currentMaxVal [10] & (\D0|currentMaxVal [9] & (\D0|currentMaxVal [11] 
// & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( 
// ((\D0|currentMaxVal [10] & (\D0|currentMaxVal [9] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ))) # (\D0|currentMaxVal [11]) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (\D0|currentMaxVal [11] & (((\D0|currentMaxVal [9] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )) # (\D0|currentMaxVal [10]))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27  & ( (((\D0|currentMaxVal [9] & !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 )) # 
// (\D0|currentMaxVal [11])) # (\D0|currentMaxVal [10]) ) ) )

	.dataa(!\D0|currentMaxVal [10]),
	.datab(!\D0|currentMaxVal [9]),
	.datac(!\D0|currentMaxVal [11]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~25 .extended_lut = "off";
defparam \D0|LessThan0~25 .lut_mask = 64'h7F5F07051F0F0100;
defparam \D0|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N12
cyclonev_lcell_comb \D0|LessThan0~26 (
// Equation(s):
// \D0|LessThan0~26_combout  = ( \D0|currentMaxVal [7] & ( \D0|LessThan0~18_combout  & ( (!\D0|LessThan0~25_combout  & ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24  & 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25  & !\D0|currentMaxVal [8])) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24  & ((!\D0|currentMaxVal [8]) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ))))) ) ) ) # ( !\D0|currentMaxVal [7] & ( \D0|LessThan0~18_combout  & ( (!\D0|LessThan0~25_combout  & ((!\D0|currentMaxVal [8]) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( \D0|currentMaxVal [7] & ( !\D0|LessThan0~18_combout  & ( !\D0|LessThan0~25_combout  ) ) ) # ( !\D0|currentMaxVal [7] & ( !\D0|LessThan0~18_combout  & ( 
// !\D0|LessThan0~25_combout  ) ) )

	.dataa(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ),
	.datac(!\D0|currentMaxVal [8]),
	.datad(!\D0|LessThan0~25_combout ),
	.datae(!\D0|currentMaxVal [7]),
	.dataf(!\D0|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~26 .extended_lut = "off";
defparam \D0|LessThan0~26 .lut_mask = 64'hFF00FF00F3007100;
defparam \D0|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N30
cyclonev_lcell_comb \D0|LessThan0~24 (
// Equation(s):
// \D0|LessThan0~24_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25  & ( (\D0|currentMaxVal [8] & (!\D0|LessThan0~19_combout  & \D0|LessThan0~18_combout )) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25  & ( (!\D0|currentMaxVal [8] & (!\D0|LessThan0~19_combout  & \D0|LessThan0~18_combout )) ) )

	.dataa(!\D0|currentMaxVal [8]),
	.datab(!\D0|LessThan0~19_combout ),
	.datac(!\D0|LessThan0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~24 .extended_lut = "off";
defparam \D0|LessThan0~24 .lut_mask = 64'h0808080804040404;
defparam \D0|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y29_N6
cyclonev_lcell_comb \D0|LessThan0~27 (
// Equation(s):
// \D0|LessThan0~27_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23  & ( \D0|LessThan0~24_combout  & ( (\D0|LessThan0~26_combout  & ((!\D0|currentMaxVal [6]) # ((!\D0|currentMaxVal [5]) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23  & ( \D0|LessThan0~24_combout  & ( (!\D0|currentMaxVal [6] & (\D0|LessThan0~26_combout  & 
// ((!\D0|currentMaxVal [5]) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23  & ( !\D0|LessThan0~24_combout  & ( \D0|LessThan0~26_combout  ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23  & ( !\D0|LessThan0~24_combout  & ( \D0|LessThan0~26_combout  ) ) )

	.dataa(!\D0|currentMaxVal [6]),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\D0|currentMaxVal [5]),
	.datad(!\D0|LessThan0~26_combout ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\D0|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~27 .extended_lut = "off";
defparam \D0|LessThan0~27 .lut_mask = 64'h00FF00FF00A200FB;
defparam \D0|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N44
dffeas \D0|currentMaxVal[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[12] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N2
dffeas \D0|currentMaxVal[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[13] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N0
cyclonev_lcell_comb \D0|maxAddress~1 (
// Equation(s):
// \D0|maxAddress~1_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( \D0|currentMaxVal [14] & ( ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & \D0|currentMaxVal [13])) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( \D0|currentMaxVal [14] & ( 
// ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ((\D0|currentMaxVal [13]) # (\D0|currentMaxVal [12]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & (\D0|currentMaxVal [12] & \D0|currentMaxVal 
// [13]))) # (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( !\D0|currentMaxVal [14] & ( 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & (\D0|currentMaxVal [13] & \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  
// & ( !\D0|currentMaxVal [14] & ( (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31  & ((!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ((\D0|currentMaxVal [13]) # (\D0|currentMaxVal [12]))) # 
// (\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & (\D0|currentMaxVal [12] & \D0|currentMaxVal [13])))) ) ) )

	.dataa(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\D0|currentMaxVal [12]),
	.datac(!\D0|currentMaxVal [13]),
	.datad(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\D0|currentMaxVal [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxAddress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxAddress~1 .extended_lut = "off";
defparam \D0|maxAddress~1 .lut_mask = 64'h002B000A2BFF0AFF;
defparam \D0|maxAddress~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N48
cyclonev_lcell_comb \D0|maxAddress~2 (
// Equation(s):
// \D0|maxAddress~2_combout  = ( \D0|LessThan0~29_combout  & ( (!\D0|LessThan0~23_combout  & (\D0|LessThan0~27_combout  & (\D0|maxAddress~0_combout  & !\D0|maxAddress~1_combout ))) ) ) # ( !\D0|LessThan0~29_combout  & ( (\D0|maxAddress~0_combout  & 
// !\D0|maxAddress~1_combout ) ) )

	.dataa(!\D0|LessThan0~23_combout ),
	.datab(!\D0|LessThan0~27_combout ),
	.datac(!\D0|maxAddress~0_combout ),
	.datad(!\D0|maxAddress~1_combout ),
	.datae(gnd),
	.dataf(!\D0|LessThan0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|maxAddress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|maxAddress~2 .extended_lut = "off";
defparam \D0|maxAddress~2 .lut_mask = 64'h0F000F0002000200;
defparam \D0|maxAddress~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N54
cyclonev_lcell_comb \D0|currentMaxVal~2 (
// Equation(s):
// \D0|currentMaxVal~2_combout  = ( \D0|currentMaxVal [14] & ( \D0|maxAddress~2_combout  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31  & (\C0|current_state.display_mostLikely~q  & \KEY[0]~input_o )) ) ) ) # ( !\D0|currentMaxVal 
// [14] & ( \D0|maxAddress~2_combout  & ( (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31  & (\C0|current_state.display_mostLikely~q  & \KEY[0]~input_o )) ) ) ) # ( \D0|currentMaxVal [14] & ( !\D0|maxAddress~2_combout  & ( 
// (\KEY[0]~input_o  & ((!\C0|current_state.startOver~q ) # (\C0|current_state.display_mostLikely~q ))) ) ) )

	.dataa(!\C0|current_state.startOver~q ),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\D0|currentMaxVal [14]),
	.dataf(!\D0|maxAddress~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|currentMaxVal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|currentMaxVal~2 .extended_lut = "off";
defparam \D0|currentMaxVal~2 .lut_mask = 64'h000000AF000C000C;
defparam \D0|currentMaxVal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N56
dffeas \D0|currentMaxVal[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|currentMaxVal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|currentMaxVal [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|currentMaxVal[14] .is_wysiwyg = "true";
defparam \D0|currentMaxVal[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N42
cyclonev_lcell_comb \D0|LessThan0~29 (
// Equation(s):
// \D0|LessThan0~29_combout  = ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ( (\D0|currentMaxVal [13] & (\D0|currentMaxVal [12] & (!\D0|currentMaxVal 
// [14] $ (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ( 
// (\D0|currentMaxVal [13] & (!\D0|currentMaxVal [12] & (!\D0|currentMaxVal [14] $ (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ( (!\D0|currentMaxVal [13] & (\D0|currentMaxVal [12] & (!\D0|currentMaxVal [14] $ (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( 
// !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29  & ( !\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30  & ( (!\D0|currentMaxVal [13] & (!\D0|currentMaxVal [12] & (!\D0|currentMaxVal [14] $ 
// (!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 )))) ) ) )

	.dataa(!\D0|currentMaxVal [14]),
	.datab(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\D0|currentMaxVal [13]),
	.datad(!\D0|currentMaxVal [12]),
	.datae(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\resultRAM_output|outputResult_ram_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~29 .extended_lut = "off";
defparam \D0|LessThan0~29 .lut_mask = 64'h6000006006000006;
defparam \D0|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N51
cyclonev_lcell_comb \D0|LessThan0~28 (
// Equation(s):
// \D0|LessThan0~28_combout  = ( !\D0|LessThan0~23_combout  & ( \D0|LessThan0~27_combout  ) )

	.dataa(gnd),
	.datab(!\D0|LessThan0~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|LessThan0~28 .extended_lut = "off";
defparam \D0|LessThan0~28 .lut_mask = 64'h3333333300000000;
defparam \D0|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
cyclonev_lcell_comb \D0|currentMaxVal[5]~1 (
// Equation(s):
// \D0|currentMaxVal[5]~1_combout  = ( \KEY[0]~input_o  & ( \D0|LessThan0~28_combout  & ( ((!\D0|maxAddress~1_combout  & \D0|maxAddress~0_combout )) # (\D0|resultingNumber~3_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( \D0|LessThan0~28_combout  ) ) # ( 
// \KEY[0]~input_o  & ( !\D0|LessThan0~28_combout  & ( ((!\D0|LessThan0~29_combout  & (!\D0|maxAddress~1_combout  & \D0|maxAddress~0_combout ))) # (\D0|resultingNumber~3_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( !\D0|LessThan0~28_combout  ) )

	.dataa(!\D0|LessThan0~29_combout ),
	.datab(!\D0|maxAddress~1_combout ),
	.datac(!\D0|maxAddress~0_combout ),
	.datad(!\D0|resultingNumber~3_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\D0|LessThan0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|currentMaxVal[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|currentMaxVal[5]~1 .extended_lut = "off";
defparam \D0|currentMaxVal[5]~1 .lut_mask = 64'hFFFF08FFFFFF0CFF;
defparam \D0|currentMaxVal[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y39_N44
dffeas \D0|maxAddress[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layerOutput_result_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxAddress[2] .is_wysiwyg = "true";
defparam \D0|maxAddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y39_N2
dffeas \D0|maxAddress[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layerOutput_result_address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxAddress[0] .is_wysiwyg = "true";
defparam \D0|maxAddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y39_N50
dffeas \D0|maxAddress[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layerOutput_result_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxAddress[1] .is_wysiwyg = "true";
defparam \D0|maxAddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y39_N8
dffeas \D0|maxAddress[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|layerOutput_result_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\D0|currentMaxVal[5]~0_combout ),
	.sload(vcc),
	.ena(\D0|currentMaxVal[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|maxAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|maxAddress[3] .is_wysiwyg = "true";
defparam \D0|maxAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N36
cyclonev_lcell_comb \D0|resultingNumber~0 (
// Equation(s):
// \D0|resultingNumber~0_combout  = ( !\D0|maxAddress [1] & ( !\D0|maxAddress [3] & ( (!\D0|maxAddress [2] & \D0|maxAddress [0]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [2]),
	.datac(gnd),
	.datad(!\D0|maxAddress [0]),
	.datae(!\D0|maxAddress [1]),
	.dataf(!\D0|maxAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~0 .extended_lut = "off";
defparam \D0|resultingNumber~0 .lut_mask = 64'h00CC000000000000;
defparam \D0|resultingNumber~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N3
cyclonev_lcell_comb \D0|resultingNumber[1]~4 (
// Equation(s):
// \D0|resultingNumber[1]~4_combout  = ( \D0|maxAddress [2] & ( \D0|maxAddress [3] ) ) # ( !\D0|maxAddress [2] & ( \D0|maxAddress [3] & ( (\D0|maxAddress [0] & \D0|maxAddress [1]) ) ) ) # ( !\D0|maxAddress [2] & ( !\D0|maxAddress [3] & ( (!\D0|maxAddress [0] 
// & !\D0|maxAddress [1]) ) ) )

	.dataa(!\D0|maxAddress [0]),
	.datab(!\D0|maxAddress [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\D0|maxAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[1]~4 .extended_lut = "off";
defparam \D0|resultingNumber[1]~4 .lut_mask = 64'h888800001111FFFF;
defparam \D0|resultingNumber[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N18
cyclonev_lcell_comb \D0|resultingNumber[0]~5 (
// Equation(s):
// \D0|resultingNumber[0]~5_combout  = ( \D0|layerOutput_result_address [1] & ( (\D0|layerOutput_result_address [3] & (!\D0|layerOutput_result_address [2] & (\D0|layerOutput_result_address [0] & \C0|current_state.display_mostLikely~q ))) ) )

	.dataa(!\D0|layerOutput_result_address [3]),
	.datab(!\D0|layerOutput_result_address [2]),
	.datac(!\D0|layerOutput_result_address [0]),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(gnd),
	.dataf(!\D0|layerOutput_result_address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[0]~5 .extended_lut = "off";
defparam \D0|resultingNumber[0]~5 .lut_mask = 64'h0000000000040004;
defparam \D0|resultingNumber[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \D0|resultingNumber[0]~6 (
// Equation(s):
// \D0|resultingNumber[0]~6_combout  = ( \D0|resultingNumber[1]~4_combout  & ( \D0|resultingNumber[0]~5_combout  & ( (\KEY[0]~input_o  & (\D0|resultingNumber[0]~1_combout  & (\D0|resultingNumber[0]~2_combout  & \D0|resultingNumber~3_combout ))) ) ) ) # ( 
// !\D0|resultingNumber[1]~4_combout  & ( \D0|resultingNumber[0]~5_combout  & ( (\KEY[0]~input_o  & (\D0|resultingNumber[0]~1_combout  & \D0|resultingNumber[0]~2_combout )) ) ) ) # ( \D0|resultingNumber[1]~4_combout  & ( !\D0|resultingNumber[0]~5_combout  & 
// ( (\KEY[0]~input_o  & (\D0|resultingNumber[0]~1_combout  & (\D0|resultingNumber[0]~2_combout  & \D0|resultingNumber~3_combout ))) ) ) ) # ( !\D0|resultingNumber[1]~4_combout  & ( !\D0|resultingNumber[0]~5_combout  & ( (\KEY[0]~input_o  & 
// (\D0|resultingNumber[0]~1_combout  & (\D0|resultingNumber[0]~2_combout  & \D0|resultingNumber~3_combout ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|resultingNumber[0]~1_combout ),
	.datac(!\D0|resultingNumber[0]~2_combout ),
	.datad(!\D0|resultingNumber~3_combout ),
	.datae(!\D0|resultingNumber[1]~4_combout ),
	.dataf(!\D0|resultingNumber[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[0]~6 .extended_lut = "off";
defparam \D0|resultingNumber[0]~6 .lut_mask = 64'h0001000101010001;
defparam \D0|resultingNumber[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N37
dffeas \D0|resultingNumber[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[0] .is_wysiwyg = "true";
defparam \D0|resultingNumber[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N57
cyclonev_lcell_comb \D0|resultingNumber~7 (
// Equation(s):
// \D0|resultingNumber~7_combout  = ( !\D0|maxAddress [2] & ( !\D0|maxAddress [0] & ( (!\D0|maxAddress [3] & \D0|maxAddress [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [3]),
	.datac(!\D0|maxAddress [1]),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\D0|maxAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~7 .extended_lut = "off";
defparam \D0|resultingNumber~7 .lut_mask = 64'h0C0C000000000000;
defparam \D0|resultingNumber~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N58
dffeas \D0|resultingNumber[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[1] .is_wysiwyg = "true";
defparam \D0|resultingNumber[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \D0|resultingNumber~8 (
// Equation(s):
// \D0|resultingNumber~8_combout  = ( \D0|maxAddress [1] & ( !\D0|maxAddress [3] & ( (!\D0|maxAddress [2] & \D0|maxAddress [0]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [2]),
	.datac(gnd),
	.datad(!\D0|maxAddress [0]),
	.datae(!\D0|maxAddress [1]),
	.dataf(!\D0|maxAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~8 .extended_lut = "off";
defparam \D0|resultingNumber~8 .lut_mask = 64'h000000CC00000000;
defparam \D0|resultingNumber~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N49
dffeas \D0|resultingNumber[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[2] .is_wysiwyg = "true";
defparam \D0|resultingNumber[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \D0|resultingNumber[1]~9 (
// Equation(s):
// \D0|resultingNumber[1]~9_combout  = ( !\D0|maxAddress [0] & ( (!\D0|maxAddress [1] & !\D0|maxAddress [3]) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [1]),
	.datac(gnd),
	.datad(!\D0|maxAddress [3]),
	.datae(gnd),
	.dataf(!\D0|maxAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber[1]~9 .extended_lut = "off";
defparam \D0|resultingNumber[1]~9 .lut_mask = 64'hCC00CC0000000000;
defparam \D0|resultingNumber[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N43
dffeas \D0|resultingNumber[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[3] .is_wysiwyg = "true";
defparam \D0|resultingNumber[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \D0|resultingNumber~10 (
// Equation(s):
// \D0|resultingNumber~10_combout  = ( \D0|maxAddress [2] & ( \D0|maxAddress [0] & ( (!\D0|maxAddress [3] & !\D0|maxAddress [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [3]),
	.datac(!\D0|maxAddress [1]),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\D0|maxAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~10 .extended_lut = "off";
defparam \D0|resultingNumber~10 .lut_mask = 64'h000000000000C0C0;
defparam \D0|resultingNumber~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N28
dffeas \D0|resultingNumber[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[4] .is_wysiwyg = "true";
defparam \D0|resultingNumber[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N6
cyclonev_lcell_comb \D0|resultingNumber~11 (
// Equation(s):
// \D0|resultingNumber~11_combout  = ( \D0|maxAddress [1] & ( !\D0|maxAddress [3] & ( (\D0|maxAddress [2] & !\D0|maxAddress [0]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [2]),
	.datac(gnd),
	.datad(!\D0|maxAddress [0]),
	.datae(!\D0|maxAddress [1]),
	.dataf(!\D0|maxAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~11 .extended_lut = "off";
defparam \D0|resultingNumber~11 .lut_mask = 64'h0000330000000000;
defparam \D0|resultingNumber~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N7
dffeas \D0|resultingNumber[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[5] .is_wysiwyg = "true";
defparam \D0|resultingNumber[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N15
cyclonev_lcell_comb \D0|resultingNumber~12 (
// Equation(s):
// \D0|resultingNumber~12_combout  = ( \D0|maxAddress [2] & ( \D0|maxAddress [0] & ( (!\D0|maxAddress [3] & \D0|maxAddress [1]) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [3]),
	.datac(!\D0|maxAddress [1]),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\D0|maxAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~12 .extended_lut = "off";
defparam \D0|resultingNumber~12 .lut_mask = 64'h0000000000000C0C;
defparam \D0|resultingNumber~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \D0|resultingNumber[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[6] .is_wysiwyg = "true";
defparam \D0|resultingNumber[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N45
cyclonev_lcell_comb \D0|resultingNumber~13 (
// Equation(s):
// \D0|resultingNumber~13_combout  = ( \D0|maxAddress [3] & ( (!\D0|maxAddress [0] & !\D0|maxAddress [1]) ) )

	.dataa(!\D0|maxAddress [0]),
	.datab(!\D0|maxAddress [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|maxAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~13 .extended_lut = "off";
defparam \D0|resultingNumber~13 .lut_mask = 64'h0000000088888888;
defparam \D0|resultingNumber~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \D0|resultingNumber[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D0|resultingNumber~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(vcc),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[7] .is_wysiwyg = "true";
defparam \D0|resultingNumber[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N21
cyclonev_lcell_comb \D0|resultingNumber~14 (
// Equation(s):
// \D0|resultingNumber~14_combout  = ( \D0|maxAddress [0] & ( \D0|maxAddress [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|maxAddress [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|maxAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~14 .extended_lut = "off";
defparam \D0|resultingNumber~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \D0|resultingNumber~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N22
dffeas \D0|resultingNumber[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[8] .is_wysiwyg = "true";
defparam \D0|resultingNumber[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N9
cyclonev_lcell_comb \D0|resultingNumber~15 (
// Equation(s):
// \D0|resultingNumber~15_combout  = ( !\D0|maxAddress [0] & ( \D0|maxAddress [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|maxAddress [0]),
	.dataf(!\D0|maxAddress [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~15 .extended_lut = "off";
defparam \D0|resultingNumber~15 .lut_mask = 64'h00000000FFFF0000;
defparam \D0|resultingNumber~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N0
cyclonev_lcell_comb \D0|resultingNumber~16 (
// Equation(s):
// \D0|resultingNumber~16_combout  = ( \D0|resultingNumber~15_combout  & ( \D0|maxAddress [3] ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|resultingNumber~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|resultingNumber~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|resultingNumber~16 .extended_lut = "off";
defparam \D0|resultingNumber~16 .lut_mask = 64'h0000000033333333;
defparam \D0|resultingNumber~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \D0|resultingNumber[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|resultingNumber~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|current_state.display_mostLikely~q ),
	.sload(gnd),
	.ena(\D0|resultingNumber[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|resultingNumber [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|resultingNumber[9] .is_wysiwyg = "true";
defparam \D0|resultingNumber[9] .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N0
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N48
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [8] & \VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N33
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [5]) ) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N51
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter [4] & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N3
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N14
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N16
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y61_N17
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N54
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [0] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( !\VGA|controller|xCounter [0] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( 
// \VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [2] & ( (\VGA|controller|xCounter [4] & ((\VGA|controller|xCounter [1]) # (\VGA|controller|xCounter [3]))) ) ) ) # ( !\VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [2] & ( 
// (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [4]) ) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h1111131333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N42
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( \VGA|controller|VGA_HS1~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter[5]~DUPLICATE_q ))) ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter 
// [8] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N44
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N49
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N30
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N33
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N37
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N43
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N45
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N46
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N48
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N51
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N52
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N54
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N56
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N57
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N58
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N0
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( \VGA|controller|yCounter [9] & ( (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [7]))) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0000000080008000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N9
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [1] & ( (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [0] & \VGA|controller|yCounter [2]))) ) )

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0020002000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|xCounter [4] & ( \VGA|controller|always1~2_combout  & ( (\VGA|controller|always1~1_combout  & (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout )) ) ) )

	.dataa(!\VGA|controller|always1~1_combout ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [4]),
	.dataf(!\VGA|controller|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y60_N35
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N3
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7])) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N6
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]) ) )

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000000AA00AA;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N12
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [9] ) # ( !\VGA|controller|yCounter [9] & ( (!\VGA|controller|LessThan5~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter 
// [0]))) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|LessThan5~0_combout ),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFF9FFF9FFFFFFFF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N13
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y74_N37
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N39
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|LessThan5~0_combout  & ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9] & !\VGA|controller|yCounter [9]) ) ) ) # ( !\VGA|controller|LessThan5~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(!\VGA|controller|LessThan5~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hFA000000AA000000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N40
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N45
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N46
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N57
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \D0|position_x [6] & ( \D0|position_x [7] ) ) # ( !\D0|position_x [6] & ( \D0|position_x [7] & ( \D0|position_x [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_x [5]),
	.datad(gnd),
	.datae(!\D0|position_x [6]),
	.dataf(!\D0|position_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = ( \D0|position_y [0] & ( (\D0|position_x [7] & \D0|position_y [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_x [7]),
	.datad(!\D0|position_y [1]),
	.datae(gnd),
	.dataf(!\D0|position_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = ( \D0|position_y [0] & ( \D0|position_x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|position_y [0]),
	.dataf(!\D0|position_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \D0|position_x [5] ) + ( \D0|position_y [0] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \D0|position_x [5] ) + ( \D0|position_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\D0|position_y [0]),
	.datac(!\D0|position_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \D0|position_x [6] ) + ( \D0|position_y [1] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \D0|position_x [6] ) + ( \D0|position_y [1] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\D0|position_y [1]),
	.datab(gnd),
	.datac(!\D0|position_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\D0|position_y [0] $ (!\D0|position_x [7]) ) + ( \D0|position_y [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\D0|position_y [0] $ (!\D0|position_x [7]) ) + ( \D0|position_y [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(!\D0|position_y [0]),
	.datac(!\D0|position_y [2]),
	.datad(!\D0|position_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000F0F0000033CC;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( !\D0|position_y [1] $ (((!\D0|position_y [0]) # (!\D0|position_x [7]))) ) + ( \D0|position_y [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( !\D0|position_y [1] $ (((!\D0|position_y [0]) # (!\D0|position_x [7]))) ) + ( \D0|position_y [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\D0|position_y [1]),
	.datab(!\D0|position_y [0]),
	.datac(!\D0|position_y [3]),
	.datad(!\D0|position_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F000005566;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( !\D0|position_y [2] $ (((!\D0|position_y [1]) # ((!\D0|position_y [0]) # (!\D0|position_x [7])))) ) + ( \D0|position_y [4] ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( !\D0|position_y [2] $ (((!\D0|position_y [1]) # ((!\D0|position_y [0]) # (!\D0|position_x [7])))) ) + ( \D0|position_y [4] ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(!\D0|position_y [2]),
	.datab(!\D0|position_y [1]),
	.datac(!\D0|position_y [0]),
	.datad(!\D0|position_x [7]),
	.datae(gnd),
	.dataf(!\D0|position_y [4]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000FF0000005556;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \D0|position_y [5] ) + ( !\D0|position_y [3] $ (((!\D0|position_y [2]) # ((!\D0|position_y [1]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \D0|position_y [5] ) + ( !\D0|position_y [3] $ (((!\D0|position_y [2]) # ((!\D0|position_y [1]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!\D0|position_y [2]),
	.datab(!\D0|position_y [1]),
	.datac(!\D0|position_y [3]),
	.datad(!\D0|position_y [5]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0E1000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( !\D0|position_y [4] $ (((!\D0|position_y [2]) # ((!\D0|position_y [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \D0|position_y [6] ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( !\D0|position_y [4] $ (((!\D0|position_y [2]) # ((!\D0|position_y [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \D0|position_y [6] ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!\D0|position_y [2]),
	.datab(!\D0|position_y [3]),
	.datac(!\D0|position_y [4]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\D0|position_y [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000FF0000000F1E;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( \D0|position_y [5] ) + ( (\D0|position_y [2] & (\D0|position_y [3] & (\D0|position_y [4] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( \D0|position_y [5] ) + ( (\D0|position_y [2] & (\D0|position_y [3] & (\D0|position_y [4] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!\D0|position_y [2]),
	.datab(!\D0|position_y [3]),
	.datac(!\D0|position_y [4]),
	.datad(!\D0|position_y [5]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FFFE000000FF;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \D0|position_y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \D0|position_y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|position_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \D0|drawPulse~1 (
// Equation(s):
// \D0|drawPulse~1_combout  = ( \C0|current_state.display_mostLikely~q  & ( (\D0|draw_Selected~q  & \D0|donePositionSetSelecting~q ) ) ) # ( !\C0|current_state.display_mostLikely~q  & ( (\C0|current_state.draw_image~q  & \D0|donePositionSet~q ) ) )

	.dataa(!\D0|draw_Selected~q ),
	.datab(!\D0|donePositionSetSelecting~q ),
	.datac(!\C0|current_state.draw_image~q ),
	.datad(!\D0|donePositionSet~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.display_mostLikely~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawPulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawPulse~1 .extended_lut = "off";
defparam \D0|drawPulse~1 .lut_mask = 64'h000F000F11111111;
defparam \D0|drawPulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \D0|drawPulse~0 (
// Equation(s):
// \D0|drawPulse~0_combout  = ( \C0|current_state.draw_image~q  & ( \D0|doneResettingForDrawing~q  & ( (!\C0|current_state.display_mostLikely~q ) # ((\D0|draw_Selected~q  & \D0|doneResettingForDrawingSelect~q )) ) ) ) # ( !\C0|current_state.draw_image~q  & ( 
// \D0|doneResettingForDrawing~q  & ( (!\C0|current_state.display_mostLikely~q  & (((\C0|current_state.startOver~q )))) # (\C0|current_state.display_mostLikely~q  & (\D0|draw_Selected~q  & (\D0|doneResettingForDrawingSelect~q ))) ) ) ) # ( 
// \C0|current_state.draw_image~q  & ( !\D0|doneResettingForDrawing~q  & ( (\D0|draw_Selected~q  & (\D0|doneResettingForDrawingSelect~q  & \C0|current_state.display_mostLikely~q )) ) ) ) # ( !\C0|current_state.draw_image~q  & ( !\D0|doneResettingForDrawing~q 
//  & ( (!\C0|current_state.display_mostLikely~q  & (((\C0|current_state.startOver~q )))) # (\C0|current_state.display_mostLikely~q  & (\D0|draw_Selected~q  & (\D0|doneResettingForDrawingSelect~q ))) ) ) )

	.dataa(!\D0|draw_Selected~q ),
	.datab(!\D0|doneResettingForDrawingSelect~q ),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\C0|current_state.display_mostLikely~q ),
	.datae(!\C0|current_state.draw_image~q ),
	.dataf(!\D0|doneResettingForDrawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawPulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawPulse~0 .extended_lut = "off";
defparam \D0|drawPulse~0 .lut_mask = 64'h0F1100110F11FF11;
defparam \D0|drawPulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \D0|drawPulse~2 (
// Equation(s):
// \D0|drawPulse~2_combout  = ( \D0|drawPulse~q  & ( \D0|drawPulse~0_combout  & ( (!\KEY[0]~input_o ) # ((!\D0|resultingNumber[0]~2_combout ) # ((!\D0|resultingNumber[0]~1_combout ) # (\D0|drawPulse~1_combout ))) ) ) ) # ( !\D0|drawPulse~q  & ( 
// \D0|drawPulse~0_combout  & ( (\KEY[0]~input_o  & (\D0|resultingNumber[0]~2_combout  & (\D0|resultingNumber[0]~1_combout  & \D0|drawPulse~1_combout ))) ) ) ) # ( \D0|drawPulse~q  & ( !\D0|drawPulse~0_combout  ) ) # ( !\D0|drawPulse~q  & ( 
// !\D0|drawPulse~0_combout  & ( (\KEY[0]~input_o  & (\D0|resultingNumber[0]~2_combout  & (\D0|resultingNumber[0]~1_combout  & \D0|drawPulse~1_combout ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D0|resultingNumber[0]~2_combout ),
	.datac(!\D0|resultingNumber[0]~1_combout ),
	.datad(!\D0|drawPulse~1_combout ),
	.datae(!\D0|drawPulse~q ),
	.dataf(!\D0|drawPulse~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawPulse~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawPulse~2 .extended_lut = "off";
defparam \D0|drawPulse~2 .lut_mask = 64'h0001FFFF0001FEFF;
defparam \D0|drawPulse~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N50
dffeas \D0|drawPulse (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|drawPulse~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|drawPulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D0|drawPulse .is_wysiwyg = "true";
defparam \D0|drawPulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N57
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \D0|position_y [4] & ( (\D0|position_y [6] & (\D0|position_y [5] & \D0|position_y [3])) ) )

	.dataa(!\D0|position_y [6]),
	.datab(!\D0|position_y [5]),
	.datac(!\D0|position_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D0|position_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000001010101;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode651w [2] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( (!\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add0~1_sumout  & (\D0|drawPulse~q  & !\VGA|LessThan3~0_combout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(!\D0|drawPulse~q ),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y60_N55
dffeas \VGA|controller|yCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y60_N49
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y60_N40
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y61_N28
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [2])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [2])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2])) # (\VGA|controller|xCounter[9]~DUPLICATE_q  & ((\VGA|controller|yCounter [2]) # 
// (\VGA|controller|yCounter [4]))))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  
// ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter[8]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2] = (\VGA|controller|controller_translator|Add1~5_sumout  & !\VGA|controller|controller_translator|Add1~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] .lut_mask = 64'h0F000F000F000F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N39
cyclonev_lcell_comb \D0|drawingColor[20]~0 (
// Equation(s):
// \D0|drawingColor[20]~0_combout  = ( \D0|maxAddress [2] & ( !\C0|current_state.draw_image~q  & ( !\D0|maxAddress [3] ) ) ) # ( !\D0|maxAddress [2] & ( !\C0|current_state.draw_image~q  & ( (!\D0|maxAddress [3] & ((\D0|maxAddress [1]) # (\D0|maxAddress 
// [0]))) # (\D0|maxAddress [3] & ((!\D0|maxAddress [0]) # (!\D0|maxAddress [1]))) ) ) )

	.dataa(!\D0|maxAddress [3]),
	.datab(!\D0|maxAddress [0]),
	.datac(!\D0|maxAddress [1]),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\C0|current_state.draw_image~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~0 .extended_lut = "off";
defparam \D0|drawingColor[20]~0 .lut_mask = 64'h7E7EAAAA00000000;
defparam \D0|drawingColor[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N30
cyclonev_lcell_comb \D0|Add8~1 (
// Equation(s):
// \D0|Add8~1_sumout  = SUM(( \D0|SelectImageRAM_address [0] ) + ( !\D0|firstPixel~q  ) + ( !VCC ))
// \D0|Add8~2  = CARRY(( \D0|SelectImageRAM_address [0] ) + ( !\D0|firstPixel~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D0|firstPixel~q ),
	.datad(!\D0|SelectImageRAM_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~1_sumout ),
	.cout(\D0|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~1 .extended_lut = "off";
defparam \D0|Add8~1 .lut_mask = 64'h00000F0F000000FF;
defparam \D0|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \D0|SelectImageRAM_address[0]~0 (
// Equation(s):
// \D0|SelectImageRAM_address[0]~0_combout  = ( !\D0|donePositionSetSelecting~q  & ( (\D0|draw_Selected~q  & (\C0|current_state.display_mostLikely~q  & (\KEY[0]~input_o  & !\C0|current_state.load_firstResultRAM~q ))) ) )

	.dataa(!\D0|draw_Selected~q ),
	.datab(!\C0|current_state.display_mostLikely~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\C0|current_state.load_firstResultRAM~q ),
	.datae(gnd),
	.dataf(!\D0|donePositionSetSelecting~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|SelectImageRAM_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|SelectImageRAM_address[0]~0 .extended_lut = "off";
defparam \D0|SelectImageRAM_address[0]~0 .lut_mask = 64'h0100010000000000;
defparam \D0|SelectImageRAM_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N32
dffeas \D0|SelectImageRAM_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[0] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N33
cyclonev_lcell_comb \D0|Add8~5 (
// Equation(s):
// \D0|Add8~5_sumout  = SUM(( \D0|SelectImageRAM_address [1] ) + ( GND ) + ( \D0|Add8~2  ))
// \D0|Add8~6  = CARRY(( \D0|SelectImageRAM_address [1] ) + ( GND ) + ( \D0|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~5_sumout ),
	.cout(\D0|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~5 .extended_lut = "off";
defparam \D0|Add8~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N35
dffeas \D0|SelectImageRAM_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[1] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N36
cyclonev_lcell_comb \D0|Add8~9 (
// Equation(s):
// \D0|Add8~9_sumout  = SUM(( \D0|SelectImageRAM_address [2] ) + ( GND ) + ( \D0|Add8~6  ))
// \D0|Add8~10  = CARRY(( \D0|SelectImageRAM_address [2] ) + ( GND ) + ( \D0|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~9_sumout ),
	.cout(\D0|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~9 .extended_lut = "off";
defparam \D0|Add8~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N38
dffeas \D0|SelectImageRAM_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[2] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N39
cyclonev_lcell_comb \D0|Add8~13 (
// Equation(s):
// \D0|Add8~13_sumout  = SUM(( \D0|SelectImageRAM_address [3] ) + ( GND ) + ( \D0|Add8~10  ))
// \D0|Add8~14  = CARRY(( \D0|SelectImageRAM_address [3] ) + ( GND ) + ( \D0|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~13_sumout ),
	.cout(\D0|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~13 .extended_lut = "off";
defparam \D0|Add8~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N41
dffeas \D0|SelectImageRAM_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[3] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N42
cyclonev_lcell_comb \D0|Add8~17 (
// Equation(s):
// \D0|Add8~17_sumout  = SUM(( \D0|SelectImageRAM_address [4] ) + ( GND ) + ( \D0|Add8~14  ))
// \D0|Add8~18  = CARRY(( \D0|SelectImageRAM_address [4] ) + ( GND ) + ( \D0|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~17_sumout ),
	.cout(\D0|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~17 .extended_lut = "off";
defparam \D0|Add8~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N44
dffeas \D0|SelectImageRAM_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[4] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N45
cyclonev_lcell_comb \D0|Add8~21 (
// Equation(s):
// \D0|Add8~21_sumout  = SUM(( \D0|SelectImageRAM_address [5] ) + ( GND ) + ( \D0|Add8~18  ))
// \D0|Add8~22  = CARRY(( \D0|SelectImageRAM_address [5] ) + ( GND ) + ( \D0|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~21_sumout ),
	.cout(\D0|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~21 .extended_lut = "off";
defparam \D0|Add8~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N47
dffeas \D0|SelectImageRAM_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[5] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N48
cyclonev_lcell_comb \D0|Add8~25 (
// Equation(s):
// \D0|Add8~25_sumout  = SUM(( \D0|SelectImageRAM_address [6] ) + ( GND ) + ( \D0|Add8~22  ))
// \D0|Add8~26  = CARRY(( \D0|SelectImageRAM_address [6] ) + ( GND ) + ( \D0|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~25_sumout ),
	.cout(\D0|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~25 .extended_lut = "off";
defparam \D0|Add8~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N50
dffeas \D0|SelectImageRAM_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[6] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N51
cyclonev_lcell_comb \D0|Add8~29 (
// Equation(s):
// \D0|Add8~29_sumout  = SUM(( \D0|SelectImageRAM_address [7] ) + ( GND ) + ( \D0|Add8~26  ))
// \D0|Add8~30  = CARRY(( \D0|SelectImageRAM_address [7] ) + ( GND ) + ( \D0|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~29_sumout ),
	.cout(\D0|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~29 .extended_lut = "off";
defparam \D0|Add8~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N53
dffeas \D0|SelectImageRAM_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[7] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N54
cyclonev_lcell_comb \D0|Add8~33 (
// Equation(s):
// \D0|Add8~33_sumout  = SUM(( \D0|SelectImageRAM_address [8] ) + ( GND ) + ( \D0|Add8~30  ))
// \D0|Add8~34  = CARRY(( \D0|SelectImageRAM_address [8] ) + ( GND ) + ( \D0|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~33_sumout ),
	.cout(\D0|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~33 .extended_lut = "off";
defparam \D0|Add8~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N56
dffeas \D0|SelectImageRAM_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[8] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N57
cyclonev_lcell_comb \D0|Add8~37 (
// Equation(s):
// \D0|Add8~37_sumout  = SUM(( \D0|SelectImageRAM_address [9] ) + ( GND ) + ( \D0|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D0|SelectImageRAM_address [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D0|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D0|Add8~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Add8~37 .extended_lut = "off";
defparam \D0|Add8~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \D0|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N59
dffeas \D0|SelectImageRAM_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D0|Add8~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\D0|doneResettingForDrawingSelect~q ),
	.sload(gnd),
	.ena(\D0|SelectImageRAM_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SelectImageRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SelectImageRAM_address[9] .is_wysiwyg = "true";
defparam \D0|SelectImageRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060181E13F6FDBFEFE9A0600000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000001337DDBF26218CD5B724480000000000000000000000000000000000000000000000085A73180002200801144D48100000000000000000000000000000000000000000000059DC71004012240140505144100000000000000000000000000000000000000000000049DC51004082210040005144500000000000000000000000000000000000000000000069DA510000860100000051444000000000000000000000000000000000000000000002499A118E138680200C0151004000000000000000000000000000000000000000000002019827CB310A42348D4251004000000000000000000000000000000000000000000002018";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "04FC3A162581204C361804000000000000000000000000000000000000000000002018359C600020001008361C0400000000000000000000000000000000000000000000209A3594000020401000261C0400000000000000000000000000000000000000000000009A3594000020400010263C0000000000000000000000000000000000000000000000008A3715010120404210F2140000000000000000000000000000000000000000000000080327BDEF5F63BAEFEB7A440000000000000000000000000000000000000000000000080380F8BF7FFFB7A5680A02000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y55_N14
dffeas \imgRAM|outputData[-8]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N18
cyclonev_lcell_comb \D0|drawingColor[20]~2 (
// Equation(s):
// \D0|drawingColor[20]~2_combout  = ( \D0|maxAddress [2] & ( \D0|maxAddress [1] & ( !\D0|maxAddress [0] ) ) ) # ( \D0|maxAddress [2] & ( !\D0|maxAddress [1] & ( !\D0|maxAddress [0] ) ) ) # ( !\D0|maxAddress [2] & ( !\D0|maxAddress [1] & ( !\D0|maxAddress 
// [0] ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D0|maxAddress [2]),
	.dataf(!\D0|maxAddress [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~2 .extended_lut = "off";
defparam \D0|drawingColor[20]~2 .lut_mask = 64'hCCCCCCCC0000CCCC;
defparam \D0|drawingColor[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N24
cyclonev_lcell_comb \D0|drawingColor[16]~1 (
// Equation(s):
// \D0|drawingColor[16]~1_combout  = ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0  & ( (!\D0|maxAddress [1] & (((!\D0|maxAddress [2])) # 
// (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0 ))) # (\D0|maxAddress [1] & (((\D0|maxAddress [2]) # (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0  & ( (!\D0|maxAddress [1] & (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0  & ((\D0|maxAddress [2])))) # (\D0|maxAddress [1] & (((\D0|maxAddress [2]) # 
// (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0  & ( (!\D0|maxAddress [1] & (((!\D0|maxAddress [2])) 
// # (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0 ))) # (\D0|maxAddress [1] & (((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0  & !\D0|maxAddress [2])))) ) ) ) # ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0  & ( (!\D0|maxAddress [1] & (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0  & ((\D0|maxAddress [2])))) # (\D0|maxAddress [1] & (((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0  
// & !\D0|maxAddress [2])))) ) ) )

	.dataa(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\D0|maxAddress [1]),
	.datad(!\D0|maxAddress [2]),
	.datae(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[16]~1 .extended_lut = "off";
defparam \D0|drawingColor[16]~1 .lut_mask = 64'h0350F350035FF35F;
defparam \D0|drawingColor[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N18
cyclonev_lcell_comb \D0|drawingColor[16]~3 (
// Equation(s):
// \D0|drawingColor[16]~3_combout  = ( \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0  & ( \D0|drawingColor[16]~1_combout  & ( (!\D0|drawingColor[20]~2_combout ) # ((!\D0|resultingNumber~15_combout  & 
// (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 )) # (\D0|resultingNumber~15_combout  & ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0  & ( 
// \D0|drawingColor[16]~1_combout  & ( (!\D0|drawingColor[20]~2_combout  & (!\D0|resultingNumber~15_combout )) # (\D0|drawingColor[20]~2_combout  & ((!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 )) # 
// (\D0|resultingNumber~15_combout  & ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 ))))) ) ) ) # ( \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0  & ( !\D0|drawingColor[16]~1_combout  & ( (!\D0|drawingColor[20]~2_combout  & 
// (\D0|resultingNumber~15_combout )) # (\D0|drawingColor[20]~2_combout  & ((!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 )) # (\D0|resultingNumber~15_combout  & 
// ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 ))))) ) ) ) # ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0  & ( !\D0|drawingColor[16]~1_combout  & ( (\D0|drawingColor[20]~2_combout  & ((!\D0|resultingNumber~15_combout  & 
// (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 )) # (\D0|resultingNumber~15_combout  & ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 ))))) ) ) )

	.dataa(!\D0|drawingColor[20]~2_combout ),
	.datab(!\D0|resultingNumber~15_combout ),
	.datac(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a0 ),
	.dataf(!\D0|drawingColor[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[16]~3 .extended_lut = "off";
defparam \D0|drawingColor[16]~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \D0|drawingColor[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N12
cyclonev_lcell_comb \D0|drawingColor[16]~4 (
// Equation(s):
// \D0|drawingColor[16]~4_combout  = ( \D0|maxAddress [3] & ( \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0  & ( (\D0|maxAddress [0]) # (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( !\D0|maxAddress [3] & ( 
// \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0  & ( \D0|drawingColor[16]~3_combout  ) ) ) # ( \D0|maxAddress [3] & ( !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0  & ( (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a0  & 
// !\D0|maxAddress [0]) ) ) ) # ( !\D0|maxAddress [3] & ( !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0  & ( \D0|drawingColor[16]~3_combout  ) ) )

	.dataa(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\D0|maxAddress [0]),
	.datac(!\D0|drawingColor[16]~3_combout ),
	.datad(gnd),
	.datae(!\D0|maxAddress [3]),
	.dataf(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[16]~4 .extended_lut = "off";
defparam \D0|drawingColor[16]~4 .lut_mask = 64'h0F0F44440F0F7777;
defparam \D0|drawingColor[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N12
cyclonev_lcell_comb \D0|drawingColor[16]~5 (
// Equation(s):
// \D0|drawingColor[16]~5_combout  = ( \D0|drawingColor[16]~4_combout  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-8]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & ((!\D0|resultingNumber~13_combout ) # 
// ((\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a0 )))) ) ) # ( !\D0|drawingColor[16]~4_combout  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-8]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & 
// (\D0|resultingNumber~13_combout  & (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a0 ))) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\imgRAM|outputData[-8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\D0|drawingColor[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[16]~5 .extended_lut = "off";
defparam \D0|drawingColor[16]~5 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \D0|drawingColor[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N11
dffeas \VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060793FDFF6FFBFEFFBB06C9000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000C5FF7FDFF6FFBFEFDBF2DC9100000000000000000000000000000000000000000002069DE739CC882208C01346D48500000000000000000000000000000000000000000002359DE73104892248141545154500000000000000000000000000000000000000000016179DC53024892258140455154510000000000000000000000000000000000000000010669DE730448862180010151544000000000000000000000000000000000000000000006699E77CE7B86E1B00C0351144010000000000000000000000000000000000000000006299E67CFFBEED2B48D6351904010000000000000000000000000000000000000000006019";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "C6FC7F9EA5A9784C371D0401000000000000000000000000000000000000000000601A779C6D9220C8308C361C040000000000000000000000000000000000000000000060DA779C258020481018763D050000000000000000000000000000000000000000000008DE759D458120484098A63C0400000000000000000000000000000000000000000000288A7715C58121484B9BF2D41500000000000000000000000000000000000000000000080BF7FDFFFFFFFFEFFBFAC610000000000000000000000000000000000000000000000C03E3FDFFFFFFBFED6B4A42000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y50_N26
dffeas \imgRAM|outputData[-7]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N0
cyclonev_lcell_comb \D0|drawingColor[17]~6 (
// Equation(s):
// \D0|drawingColor[17]~6_combout  = ( \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1  & ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\D0|maxAddress [2]) # ((!\D0|maxAddress [1] & 
// (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 )) # (\D0|maxAddress [1] & ((\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( !\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1  & ( 
// \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\D0|maxAddress [2] & (((!\D0|maxAddress [1])))) # (\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 )) # (\D0|maxAddress [1] & 
// ((\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 ))))) ) ) ) # ( \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1  & ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\D0|maxAddress [2] & (((\D0|maxAddress 
// [1])))) # (\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 )) # (\D0|maxAddress [1] & ((\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 ))))) ) ) ) # ( 
// !\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1  & ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 )) # 
// (\D0|maxAddress [1] & ((\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 ))))) ) ) )

	.dataa(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\D0|maxAddress [2]),
	.datad(!\D0|maxAddress [1]),
	.datae(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[17]~6 .extended_lut = "off";
defparam \D0|drawingColor[17]~6 .lut_mask = 64'h050305F3F503F5F3;
defparam \D0|drawingColor[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N30
cyclonev_lcell_comb \D0|drawingColor[17]~7 (
// Equation(s):
// \D0|drawingColor[17]~7_combout  = ( \D0|drawingColor[17]~6_combout  & ( \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1  & ( (!\D0|drawingColor[20]~2_combout  & (((!\D0|resultingNumber~15_combout ) # 
// (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1 )))) # (\D0|drawingColor[20]~2_combout  & (((\D0|resultingNumber~15_combout )) # (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\D0|drawingColor[17]~6_combout  & ( 
// \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1  & ( (!\D0|drawingColor[20]~2_combout  & (((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1  & \D0|resultingNumber~15_combout )))) # (\D0|drawingColor[20]~2_combout  & 
// (((\D0|resultingNumber~15_combout )) # (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \D0|drawingColor[17]~6_combout  & ( !\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1  & ( (!\D0|drawingColor[20]~2_combout  & 
// (((!\D0|resultingNumber~15_combout ) # (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1 )))) # (\D0|drawingColor[20]~2_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1  & ((!\D0|resultingNumber~15_combout )))) ) ) ) # ( 
// !\D0|drawingColor[17]~6_combout  & ( !\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1  & ( (!\D0|drawingColor[20]~2_combout  & (((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1  & \D0|resultingNumber~15_combout )))) # 
// (\D0|drawingColor[20]~2_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1  & ((!\D0|resultingNumber~15_combout )))) ) ) )

	.dataa(!\D0|drawingColor[20]~2_combout ),
	.datab(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\D0|resultingNumber~15_combout ),
	.datae(!\D0|drawingColor[17]~6_combout ),
	.dataf(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[17]~7 .extended_lut = "off";
defparam \D0|drawingColor[17]~7 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \D0|drawingColor[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N15
cyclonev_lcell_comb \D0|drawingColor[17]~8 (
// Equation(s):
// \D0|drawingColor[17]~8_combout  = ( \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1  & ( \D0|drawingColor[17]~7_combout  & ( ((!\D0|maxAddress [0]) # (!\D0|maxAddress [3])) # (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( 
// !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1  & ( \D0|drawingColor[17]~7_combout  & ( (!\D0|maxAddress [3]) # ((\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1  & \D0|maxAddress [0])) ) ) ) # ( 
// \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1  & ( !\D0|drawingColor[17]~7_combout  & ( (\D0|maxAddress [3] & ((!\D0|maxAddress [0]) # (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( 
// !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1  & ( !\D0|drawingColor[17]~7_combout  & ( (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1  & (\D0|maxAddress [0] & \D0|maxAddress [3])) ) ) )

	.dataa(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\D0|maxAddress [0]),
	.datac(gnd),
	.datad(!\D0|maxAddress [3]),
	.datae(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\D0|drawingColor[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[17]~8 .extended_lut = "off";
defparam \D0|drawingColor[17]~8 .lut_mask = 64'h001100DDFF11FFDD;
defparam \D0|drawingColor[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N24
cyclonev_lcell_comb \D0|drawingColor[17]~9 (
// Equation(s):
// \D0|drawingColor[17]~9_combout  = ( \imgRAM|outputData[-7]~_Duplicate_2_q  & ( \D0|drawingColor[17]~8_combout  & ( (!\D0|resultingNumber~13_combout ) # ((!\D0|drawingColor[20]~0_combout ) # (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 )) ) ) ) 
// # ( !\imgRAM|outputData[-7]~_Duplicate_2_q  & ( \D0|drawingColor[17]~8_combout  & ( (\D0|drawingColor[20]~0_combout  & ((!\D0|resultingNumber~13_combout ) # (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( 
// \imgRAM|outputData[-7]~_Duplicate_2_q  & ( !\D0|drawingColor[17]~8_combout  & ( (!\D0|drawingColor[20]~0_combout ) # ((\D0|resultingNumber~13_combout  & \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( 
// !\imgRAM|outputData[-7]~_Duplicate_2_q  & ( !\D0|drawingColor[17]~8_combout  & ( (\D0|resultingNumber~13_combout  & (\D0|drawingColor[20]~0_combout  & \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 )) ) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.datae(!\imgRAM|outputData[-7]~_Duplicate_2_q ),
	.dataf(!\D0|drawingColor[17]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[17]~9 .extended_lut = "off";
defparam \D0|drawingColor[17]~9 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \D0|drawingColor[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a64 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout ,\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y59_N53
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y59_N49
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y59_N26
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y59_N7
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode630w [2] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( !\VGA|writeEn~0_combout  & ( (!\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|Add0~1_sumout  & \D0|drawPulse~q )) ) ) )

	.dataa(!\VGA|LessThan3~0_combout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(!\D0|drawPulse~q ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add0~5_sumout ),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] .lut_mask = 64'h0808000000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2] = (!\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] .lut_mask = 64'h8888888888888888;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode643w [2] = ( \D0|drawPulse~q  & ( (!\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add0~1_sumout  & (\VGA|user_input_translator|Add0~5_sumout  & !\VGA|LessThan3~0_combout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\D0|drawPulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] .lut_mask = 64'h0000000008000800;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2] = (\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] .lut_mask = 64'h4444444444444444;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a40 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a41 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a65 )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a65 ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a65 )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a65 ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a65 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007817DF96FFBFA7D390401000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000C4ED7BCC64BDA7EBDBF2DC1100000000000000000000000000000000000000000002049DE7304C802208801346140400000000000000000000000000000000000000000002058DE63104892248141445154500000000000000000000000000000000000000000002079C8530008922581004041545100000000000000000000000000000000000000000002498C130448862180010151544000000000000000000000000000000000000000000004699E67465A86C0B0000151144000000000000000000000000000000000000000000006019E67CEFBCED294894240904000000000000000000000000000000000000000000006019";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "C23C7F9EA1A9784C26110400000000000000000000000000000000000000000000001A70944D9220883004361C040000000000000000000000000000000000000000000000187794248020081018361D0100000000000000000000000000000000000000000000008E7514448120480018A6340400000000000000000000000000000000000000000000080A771444812008029AE2D41100000000000000000000000000000000000000000000080BF35DD5F1FD4F4DDB52C21000000000000000000000000000000000000000000000080262F57EFEFEBDEC294A00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N54
cyclonev_lcell_comb \D0|drawingColor[18]~10 (
// Equation(s):
// \D0|drawingColor[18]~10_combout  = ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2  & ( ((!\D0|maxAddress [1] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout 
// ))) # (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 ))) # (\D0|maxAddress [2]) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 )))) # (\D0|maxAddress [2] & (((\D0|maxAddress 
// [1])))) ) ) ) # ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & 
// ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 )))) # (\D0|maxAddress [2] & (((!\D0|maxAddress [1])))) ) ) ) # ( 
// !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 )))) ) ) )

	.dataa(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\D0|maxAddress [2]),
	.datac(!\D0|maxAddress [1]),
	.datad(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[18]~10 .extended_lut = "off";
defparam \D0|drawingColor[18]~10 .lut_mask = 64'h04C434F407C737F7;
defparam \D0|drawingColor[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N36
cyclonev_lcell_comb \D0|drawingColor[18]~11 (
// Equation(s):
// \D0|drawingColor[18]~11_combout  = ( \D0|drawingColor[20]~2_combout  & ( \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|resultingNumber~15_combout ) # (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( 
// !\D0|drawingColor[20]~2_combout  & ( \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|resultingNumber~15_combout  & (\D0|drawingColor[18]~10_combout )) # (\D0|resultingNumber~15_combout  & 
// ((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a2 ))) ) ) ) # ( \D0|drawingColor[20]~2_combout  & ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2  & ( (\D0|resultingNumber~15_combout  & 
// \imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\D0|drawingColor[20]~2_combout  & ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|resultingNumber~15_combout  & (\D0|drawingColor[18]~10_combout )) # 
// (\D0|resultingNumber~15_combout  & ((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a2 ))) ) ) )

	.dataa(!\D0|drawingColor[18]~10_combout ),
	.datab(!\D0|resultingNumber~15_combout ),
	.datac(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\D0|drawingColor[20]~2_combout ),
	.dataf(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[18]~11 .extended_lut = "off";
defparam \D0|drawingColor[18]~11 .lut_mask = 64'h474700334747CCFF;
defparam \D0|drawingColor[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N45
cyclonev_lcell_comb \D0|drawingColor[18]~12 (
// Equation(s):
// \D0|drawingColor[18]~12_combout  = ( \D0|maxAddress [3] & ( \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|maxAddress [0]) # (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\D0|maxAddress [3] & ( 
// \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2  & ( \D0|drawingColor[18]~11_combout  ) ) ) # ( \D0|maxAddress [3] & ( !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2  & ( (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a2  & 
// \D0|maxAddress [0]) ) ) ) # ( !\D0|maxAddress [3] & ( !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2  & ( \D0|drawingColor[18]~11_combout  ) ) )

	.dataa(!\D0|drawingColor[18]~11_combout ),
	.datab(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\D0|maxAddress [0]),
	.datad(gnd),
	.datae(!\D0|maxAddress [3]),
	.dataf(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[18]~12 .extended_lut = "off";
defparam \D0|drawingColor[18]~12 .lut_mask = 64'h555503035555F3F3;
defparam \D0|drawingColor[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N17
dffeas \imgRAM|outputData[-6]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N15
cyclonev_lcell_comb \D0|drawingColor[18]~13 (
// Equation(s):
// \D0|drawingColor[18]~13_combout  = ( \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-6]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & (((\D0|drawingColor[18]~12_combout )) 
// # (\D0|resultingNumber~13_combout ))) ) ) # ( !\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a2  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-6]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & 
// (!\D0|resultingNumber~13_combout  & (\D0|drawingColor[18]~12_combout ))) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(!\D0|drawingColor[18]~12_combout ),
	.datad(!\imgRAM|outputData[-6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[18]~13 .extended_lut = "off";
defparam \D0|drawingColor[18]~13 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \D0|drawingColor[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a42 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060193E13F6FDBFEFE9A06C8000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "0000000000000000000001337DDBF26218CD5B724480000000000000000000000000000000000000000000000285A73980082200C01144D48100000000000000000000000000000000000000000000359DC71004012240140505144100000000000000000000000000000000000000000014149DC51024082210040055144500000000000000000000000000000000000000000010469DA710000860100000051444000000000000000000000000000000000000000000002499A118E3386A1200C0351004010000000000000000000000000000000000000000002299827CB312A42348D6351004010000000000000000000000000000000000000000002018";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "04FC3A162581204C371C04010000000000000000000000000000000000000000006018379C600020401088361C040000000000000000000000000000000000000000000060DA359C010020401000663C040000000000000000000000000000000000000000000008DA359D010020404090263C0000000000000000000000000000000000000000000000208A3715810121404B11F2140400000000000000000000000000000000000000000000080327BDEF5F63BAEFEBFA4400000000000000000000000000000000000000000000000C0381F8BF7FFFB7A56A0A42000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N24
cyclonev_lcell_comb \D0|drawingColor[19]~14 (
// Equation(s):
// \D0|drawingColor[19]~14_combout  = ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3  & ( \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3  & ( ((!\D0|maxAddress [2] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout )) 
// # (\D0|maxAddress [2] & ((\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 )))) # (\D0|maxAddress [1]) ) ) ) # ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3  & ( \imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\D0|maxAddress [1] & ((!\D0|maxAddress [2] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\D0|maxAddress [2] & ((\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 ))))) # (\D0|maxAddress [1] & (((!\D0|maxAddress 
// [2])))) ) ) ) # ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3  & ( !\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3  & ( (!\D0|maxAddress [1] & ((!\D0|maxAddress [2] & 
// (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\D0|maxAddress [2] & ((\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 ))))) # (\D0|maxAddress [1] & (((\D0|maxAddress [2])))) ) ) ) # ( 
// !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3  & ( !\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3  & ( (!\D0|maxAddress [1] & ((!\D0|maxAddress [2] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (\D0|maxAddress [2] & ((\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 ))))) ) ) )

	.dataa(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\D0|maxAddress [1]),
	.datad(!\D0|maxAddress [2]),
	.datae(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[19]~14 .extended_lut = "off";
defparam \D0|drawingColor[19]~14 .lut_mask = 64'h5030503F5F305F3F;
defparam \D0|drawingColor[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N48
cyclonev_lcell_comb \D0|drawingColor[19]~15 (
// Equation(s):
// \D0|drawingColor[19]~15_combout  = ( \D0|drawingColor[20]~2_combout  & ( \D0|drawingColor[19]~14_combout  & ( (!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a3 )) # (\D0|resultingNumber~15_combout  & 
// ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\D0|drawingColor[20]~2_combout  & ( \D0|drawingColor[19]~14_combout  & ( (!\D0|resultingNumber~15_combout ) # (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( 
// \D0|drawingColor[20]~2_combout  & ( !\D0|drawingColor[19]~14_combout  & ( (!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a3 )) # (\D0|resultingNumber~15_combout  & 
// ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\D0|drawingColor[20]~2_combout  & ( !\D0|drawingColor[19]~14_combout  & ( (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a3  & \D0|resultingNumber~15_combout ) ) ) )

	.dataa(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\D0|resultingNumber~15_combout ),
	.datae(!\D0|drawingColor[20]~2_combout ),
	.dataf(!\D0|drawingColor[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[19]~15 .extended_lut = "off";
defparam \D0|drawingColor[19]~15 .lut_mask = 64'h0055330FFF55330F;
defparam \D0|drawingColor[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N30
cyclonev_lcell_comb \D0|drawingColor[19]~16 (
// Equation(s):
// \D0|drawingColor[19]~16_combout  = ( \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3  & ( \D0|drawingColor[19]~15_combout  & ( (!\D0|maxAddress [3]) # ((\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 ) # (\D0|maxAddress [0])) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3  & ( \D0|drawingColor[19]~15_combout  & ( (!\D0|maxAddress [3]) # ((!\D0|maxAddress [0] & \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 )) ) ) ) # ( 
// \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3  & ( !\D0|drawingColor[19]~15_combout  & ( (\D0|maxAddress [3] & ((\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 ) # (\D0|maxAddress [0]))) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3  & ( !\D0|drawingColor[19]~15_combout  & ( (\D0|maxAddress [3] & (!\D0|maxAddress [0] & \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 )) ) ) )

	.dataa(!\D0|maxAddress [3]),
	.datab(!\D0|maxAddress [0]),
	.datac(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.datae(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\D0|drawingColor[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[19]~16 .extended_lut = "off";
defparam \D0|drawingColor[19]~16 .lut_mask = 64'h04041515AEAEBFBF;
defparam \D0|drawingColor[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N32
dffeas \imgRAM|outputData[-5]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N30
cyclonev_lcell_comb \D0|drawingColor[19]~17 (
// Equation(s):
// \D0|drawingColor[19]~17_combout  = ( \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a3  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-5]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & (((\D0|drawingColor[19]~16_combout )) 
// # (\D0|resultingNumber~13_combout ))) ) ) # ( !\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a3  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-5]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & 
// (!\D0|resultingNumber~13_combout  & (\D0|drawingColor[19]~16_combout ))) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(!\D0|drawingColor[19]~16_combout ),
	.datad(!\imgRAM|outputData[-5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[19]~17 .extended_lut = "off";
defparam \D0|drawingColor[19]~17 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \D0|drawingColor[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a66 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout ,\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  & 
// ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2 .lut_mask = 64'h272727270000FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a43 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a67  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a67  & ( 
// ((\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a67  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a67  & ( (\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060197E5FF6FDBFEFE9F26C9000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000E13F7FDFF6FFBFEFFBF6FC9000000000000000000000000000000000000000000000068DA77984882200C41154D48100000000000000000000000000000000000000000006379DE73004892250941505144510000000000000000000000000000000000000000016379DE71024896250141455154500000000000000000000000000000000000000000012669DA710658862100000151545000000000000000000000000000000000000000000002699A538E7B86A1200D4351504010000000000000000000000000000000000000000002699A6FCBFBEAD2348D6351104010000000000000000000000000000000000000000002018";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "34FC7F96A5A178DC371D04010000000000000000000000000000000000000000006098379C648220C030DC361D040000000000000000000000000000000000000000000060DE359C458020401018763C040000000000000000000000000000000000000000000028DE379D058020405098F63C0500000000000000000000000000000000000000000000289E379DC58121484B9BF67C04000000000000000000000000000000000000000000000C8BA7FDFFFFFFBFEFFBFA5600000000000000000000000000000000000000000000000C0381F9FFFFFFBFADEB1A42000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N6
cyclonev_lcell_comb \D0|drawingColor[20]~18 (
// Equation(s):
// \D0|drawingColor[20]~18_combout  = ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4  & ( ((!\D0|maxAddress [1] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout )) 
// # (\D0|maxAddress [1] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 )))) # (\D0|maxAddress [2]) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4  & ( 
// (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\D0|maxAddress [1] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 ))))) # (\D0|maxAddress [2] & (\D0|maxAddress [1])) ) 
// ) ) # ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4  & ( (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout )) # 
// (\D0|maxAddress [1] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 ))))) # (\D0|maxAddress [2] & (!\D0|maxAddress [1])) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4  & ( 
// !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4  & ( (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & (\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\D0|maxAddress [1] & 
// ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 ))))) ) ) )

	.dataa(!\D0|maxAddress [2]),
	.datab(!\D0|maxAddress [1]),
	.datac(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~18 .extended_lut = "off";
defparam \D0|drawingColor[20]~18 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \D0|drawingColor[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N24
cyclonev_lcell_comb \D0|drawingColor[20]~19 (
// Equation(s):
// \D0|drawingColor[20]~19_combout  = ( \D0|resultingNumber~15_combout  & ( \D0|drawingColor[20]~18_combout  & ( (!\D0|drawingColor[20]~2_combout  & (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a4 )) # (\D0|drawingColor[20]~2_combout  & 
// ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\D0|resultingNumber~15_combout  & ( \D0|drawingColor[20]~18_combout  & ( (!\D0|drawingColor[20]~2_combout ) # (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( 
// \D0|resultingNumber~15_combout  & ( !\D0|drawingColor[20]~18_combout  & ( (!\D0|drawingColor[20]~2_combout  & (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a4 )) # (\D0|drawingColor[20]~2_combout  & 
// ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\D0|resultingNumber~15_combout  & ( !\D0|drawingColor[20]~18_combout  & ( (\D0|drawingColor[20]~2_combout  & \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a4 ) ) ) )

	.dataa(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\D0|drawingColor[20]~2_combout ),
	.datad(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\D0|resultingNumber~15_combout ),
	.dataf(!\D0|drawingColor[20]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~19 .extended_lut = "off";
defparam \D0|drawingColor[20]~19 .lut_mask = 64'h000F5353F0FF5353;
defparam \D0|drawingColor[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N42
cyclonev_lcell_comb \D0|drawingColor[20]~20 (
// Equation(s):
// \D0|drawingColor[20]~20_combout  = ( \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4  & ( \D0|drawingColor[20]~19_combout  & ( (!\D0|maxAddress [3]) # ((\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 ) # (\D0|maxAddress [0])) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4  & ( \D0|drawingColor[20]~19_combout  & ( (!\D0|maxAddress [3]) # ((!\D0|maxAddress [0] & \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 )) ) ) ) # ( 
// \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4  & ( !\D0|drawingColor[20]~19_combout  & ( (\D0|maxAddress [3] & ((\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 ) # (\D0|maxAddress [0]))) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4  & ( !\D0|drawingColor[20]~19_combout  & ( (\D0|maxAddress [3] & (!\D0|maxAddress [0] & \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 )) ) ) )

	.dataa(!\D0|maxAddress [3]),
	.datab(!\D0|maxAddress [0]),
	.datac(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\D0|drawingColor[20]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~20 .extended_lut = "off";
defparam \D0|drawingColor[20]~20 .lut_mask = 64'h04041515AEAEBFBF;
defparam \D0|drawingColor[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y50_N32
dffeas \imgRAM|outputData[-4]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N30
cyclonev_lcell_comb \D0|drawingColor[20]~21 (
// Equation(s):
// \D0|drawingColor[20]~21_combout  = ( \imgRAM|outputData[-4]~_Duplicate_2_q  & ( \D0|drawingColor[20]~0_combout  & ( (!\D0|resultingNumber~13_combout  & (\D0|drawingColor[20]~20_combout )) # (\D0|resultingNumber~13_combout  & 
// ((\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\imgRAM|outputData[-4]~_Duplicate_2_q  & ( \D0|drawingColor[20]~0_combout  & ( (!\D0|resultingNumber~13_combout  & (\D0|drawingColor[20]~20_combout )) # 
// (\D0|resultingNumber~13_combout  & ((\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \imgRAM|outputData[-4]~_Duplicate_2_q  & ( !\D0|drawingColor[20]~0_combout  ) )

	.dataa(!\D0|drawingColor[20]~20_combout ),
	.datab(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\D0|resultingNumber~13_combout ),
	.datad(gnd),
	.datae(!\imgRAM|outputData[-4]~_Duplicate_2_q ),
	.dataf(!\D0|drawingColor[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[20]~21 .extended_lut = "off";
defparam \D0|drawingColor[20]~21 .lut_mask = 64'h0000FFFF53535353;
defparam \D0|drawingColor[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a44 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007937DF96FFBFA7D3904C9000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000C4ED7BCC64BDA7EBDBF2DC1100000000000000000000000000000000000000000002069DE7384C882208C01346140400000000000000000000000000000000000000000002358DE63104892248141445154500000000000000000000000000000000000000000016179C8530208922581004541545100000000000000000000000000000000000000000106498C330448862180010151544000000000000000000000000000000000000000000004699E67467A86E1B0000351144010000000000000000000000000000000000000000006299E67CEFBEED294896340904010000000000000000000000000000000000000000006019";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "C23C7F9EA1A9784C27150401000000000000000000000000000000000000000000401A72944D9220C83084361C04000000000000000000000000000000000000000000004058779C258020081018763D010000000000000000000000000000000000000000000008CE751D458120484098A6340400000000000000000000000000000000000000000000280A7714C48121080B9BE2D41500000000000000000000000000000000000000000000080BF35DD5F1FD4F4DDBD2C210000000000000000000000000000000000000000000000C0263F57EFEFEBDEC2B4A40000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y55_N35
dffeas \imgRAM|outputData[-3]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N51
cyclonev_lcell_comb \D0|drawingColor[21]~22 (
// Equation(s):
// \D0|drawingColor[21]~22_combout  = ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5  & ( (!\D0|maxAddress [1]) # ((!\D0|maxAddress [2] & 
// ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ))) # (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5  & ( (!\D0|maxAddress [1] & (((\D0|maxAddress [2])))) # (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ))) # (\D0|maxAddress [2] & 
// (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5  & ( (!\D0|maxAddress [1] & (((!\D0|maxAddress 
// [2])))) # (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ))) # (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( 
// !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5  & ( (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ))) # 
// (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 )))) ) ) )

	.dataa(!\D0|maxAddress [1]),
	.datab(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\D0|maxAddress [2]),
	.datad(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[21]~22 .extended_lut = "off";
defparam \D0|drawingColor[21]~22 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \D0|drawingColor[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N18
cyclonev_lcell_comb \D0|drawingColor[21]~23 (
// Equation(s):
// \D0|drawingColor[21]~23_combout  = ( \D0|drawingColor[20]~2_combout  & ( \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5  & ( (!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a5 )) # 
// (\D0|resultingNumber~15_combout  & ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\D0|drawingColor[20]~2_combout  & ( \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5  & ( (\D0|resultingNumber~15_combout ) # 
// (\D0|drawingColor[21]~22_combout ) ) ) ) # ( \D0|drawingColor[20]~2_combout  & ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5  & ( (!\D0|resultingNumber~15_combout  & (\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a5 )) # 
// (\D0|resultingNumber~15_combout  & ((\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\D0|drawingColor[20]~2_combout  & ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5  & ( (\D0|drawingColor[21]~22_combout  & 
// !\D0|resultingNumber~15_combout ) ) ) )

	.dataa(!\D0|drawingColor[21]~22_combout ),
	.datab(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\D0|resultingNumber~15_combout ),
	.datae(!\D0|drawingColor[20]~2_combout ),
	.dataf(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[21]~23 .extended_lut = "off";
defparam \D0|drawingColor[21]~23 .lut_mask = 64'h5500330F55FF330F;
defparam \D0|drawingColor[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N39
cyclonev_lcell_comb \D0|drawingColor[21]~24 (
// Equation(s):
// \D0|drawingColor[21]~24_combout  = ( \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5  & ( \D0|drawingColor[21]~23_combout  & ( (!\D0|maxAddress [0]) # ((!\D0|maxAddress [3]) # (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( 
// !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5  & ( \D0|drawingColor[21]~23_combout  & ( (!\D0|maxAddress [3]) # ((\D0|maxAddress [0] & \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( 
// \imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5  & ( !\D0|drawingColor[21]~23_combout  & ( (\D0|maxAddress [3] & ((!\D0|maxAddress [0]) # (\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( 
// !\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5  & ( !\D0|drawingColor[21]~23_combout  & ( (\D0|maxAddress [0] & (\D0|maxAddress [3] & \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 )) ) ) )

	.dataa(gnd),
	.datab(!\D0|maxAddress [0]),
	.datac(!\D0|maxAddress [3]),
	.datad(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\D0|drawingColor[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[21]~24 .extended_lut = "off";
defparam \D0|drawingColor[21]~24 .lut_mask = 64'h00030C0FF0F3FCFF;
defparam \D0|drawingColor[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N33
cyclonev_lcell_comb \D0|drawingColor[21]~25 (
// Equation(s):
// \D0|drawingColor[21]~25_combout  = ( \D0|drawingColor[21]~24_combout  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-3]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & ((!\D0|resultingNumber~13_combout ) # 
// ((\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a5 )))) ) ) # ( !\D0|drawingColor[21]~24_combout  & ( (!\D0|drawingColor[20]~0_combout  & (((\imgRAM|outputData[-3]~_Duplicate_2_q )))) # (\D0|drawingColor[20]~0_combout  & 
// (\D0|resultingNumber~13_combout  & (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a5 ))) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\imgRAM|outputData[-3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\D0|drawingColor[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[21]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[21]~25 .extended_lut = "off";
defparam \D0|drawingColor[21]~25 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \D0|drawingColor[21]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a68 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout ,\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4 .lut_mask = 64'h000F505FF0FF505F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a45 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a69  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a69  ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a69 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5 .lut_mask = 64'h0A0A5F5F33333333;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060781F93F6FFBFEFFBA0600000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000000005F37DDBF26218CD5B724481000000000000000000000000000000000000000000020095E731C8002208801346D48500000000000000000000000000000000000000000000059DC71104012248140545154100000000000000000000000000000000000000000000049DC53004082218040005144510000000000000000000000000000000000000000000069DE530000860180010051444000000000000000000000000000000000000000000006499E35CE1386C0B00C0151044000000000000000000000000000000000000000000006019C27CF310E42B48D4251804000000000000000000000000000000000000000000006019";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "C6FC3A1E2589204C36180400000000000000000000000000000000000000000000201A759C691020081008361C0400000000000000000000000000000000000000000000209A7794200020481000261D0500000000000000000000000000000000000000000000009A7594400120480010263C0000000000000000000000000000000000000000000000008A7715010120404210F2941100000000000000000000000000000000000000000000080377BDEF5F63FAEFEB7AC410000000000000000000000000000000000000000000000803E2FCBF7FFFB7E5684A02000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y48_N17
dffeas \imgRAM|outputData[-2]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N45
cyclonev_lcell_comb \D0|drawingColor[22]~26 (
// Equation(s):
// \D0|drawingColor[22]~26_combout  = ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6  & ( ((!\D0|maxAddress [1] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout 
// ))) # (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 ))) # (\D0|maxAddress [2]) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6  & ( \imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6  & ( 
// (!\D0|maxAddress [1] & (!\D0|maxAddress [2] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\D0|maxAddress [1] & (((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 )) # (\D0|maxAddress [2]))) ) ) ) # ( 
// \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6  & ( (!\D0|maxAddress [1] & (((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\D0|maxAddress [2]))) # 
// (\D0|maxAddress [1] & (!\D0|maxAddress [2] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6  & ( !\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6  & ( 
// (!\D0|maxAddress [2] & ((!\D0|maxAddress [1] & ((\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\D0|maxAddress [1] & (\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 )))) ) ) )

	.dataa(!\D0|maxAddress [1]),
	.datab(!\D0|maxAddress [2]),
	.datac(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[22]~26 .extended_lut = "off";
defparam \D0|drawingColor[22]~26 .lut_mask = 64'h048C26AE159D37BF;
defparam \D0|drawingColor[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N30
cyclonev_lcell_comb \D0|drawingColor[22]~27 (
// Equation(s):
// \D0|drawingColor[22]~27_combout  = ( \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6  & ( \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6  & ( (!\D0|drawingColor[20]~2_combout  & (((\D0|resultingNumber~15_combout ) # 
// (\D0|drawingColor[22]~26_combout )))) # (\D0|drawingColor[20]~2_combout  & (((!\D0|resultingNumber~15_combout )) # (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6  & ( 
// \imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6  & ( (!\D0|drawingColor[20]~2_combout  & (((\D0|resultingNumber~15_combout ) # (\D0|drawingColor[22]~26_combout )))) # (\D0|drawingColor[20]~2_combout  & 
// (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6  & ((\D0|resultingNumber~15_combout )))) ) ) ) # ( \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6  & ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6  & ( 
// (!\D0|drawingColor[20]~2_combout  & (((\D0|drawingColor[22]~26_combout  & !\D0|resultingNumber~15_combout )))) # (\D0|drawingColor[20]~2_combout  & (((!\D0|resultingNumber~15_combout )) # (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) 
// # ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6  & ( !\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6  & ( (!\D0|drawingColor[20]~2_combout  & (((\D0|drawingColor[22]~26_combout  & !\D0|resultingNumber~15_combout )))) # 
// (\D0|drawingColor[20]~2_combout  & (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6  & ((\D0|resultingNumber~15_combout )))) ) ) )

	.dataa(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\D0|drawingColor[22]~26_combout ),
	.datac(!\D0|drawingColor[20]~2_combout ),
	.datad(!\D0|resultingNumber~15_combout ),
	.datae(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[22]~27 .extended_lut = "off";
defparam \D0|drawingColor[22]~27 .lut_mask = 64'h30053F0530F53FF5;
defparam \D0|drawingColor[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N12
cyclonev_lcell_comb \D0|drawingColor[22]~28 (
// Equation(s):
// \D0|drawingColor[22]~28_combout  = ( \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6  & ( \D0|drawingColor[22]~27_combout  & ( ((!\D0|maxAddress [3]) # (\D0|maxAddress [0])) # (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6  & ( \D0|drawingColor[22]~27_combout  & ( (!\D0|maxAddress [3]) # ((\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6  & !\D0|maxAddress [0])) ) ) ) # ( 
// \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6  & ( !\D0|drawingColor[22]~27_combout  & ( (\D0|maxAddress [3] & ((\D0|maxAddress [0]) # (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( 
// !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6  & ( !\D0|drawingColor[22]~27_combout  & ( (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6  & (\D0|maxAddress [3] & !\D0|maxAddress [0])) ) ) )

	.dataa(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\D0|maxAddress [3]),
	.datac(gnd),
	.datad(!\D0|maxAddress [0]),
	.datae(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\D0|drawingColor[22]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[22]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[22]~28 .extended_lut = "off";
defparam \D0|drawingColor[22]~28 .lut_mask = 64'h11001133DDCCDDFF;
defparam \D0|drawingColor[22]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N15
cyclonev_lcell_comb \D0|drawingColor[22]~29 (
// Equation(s):
// \D0|drawingColor[22]~29_combout  = ( \imgRAM|outputData[-2]~_Duplicate_2_q  & ( \D0|drawingColor[22]~28_combout  & ( (!\D0|resultingNumber~13_combout ) # ((!\D0|drawingColor[20]~0_combout ) # (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6 )) ) ) 
// ) # ( !\imgRAM|outputData[-2]~_Duplicate_2_q  & ( \D0|drawingColor[22]~28_combout  & ( (\D0|drawingColor[20]~0_combout  & ((!\D0|resultingNumber~13_combout ) # (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( 
// \imgRAM|outputData[-2]~_Duplicate_2_q  & ( !\D0|drawingColor[22]~28_combout  & ( (!\D0|drawingColor[20]~0_combout ) # ((\D0|resultingNumber~13_combout  & \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( 
// !\imgRAM|outputData[-2]~_Duplicate_2_q  & ( !\D0|drawingColor[22]~28_combout  & ( (\D0|resultingNumber~13_combout  & (\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6  & \D0|drawingColor[20]~0_combout )) ) ) )

	.dataa(!\D0|resultingNumber~13_combout ),
	.datab(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\D0|drawingColor[20]~0_combout ),
	.datad(gnd),
	.datae(!\imgRAM|outputData[-2]~_Duplicate_2_q ),
	.dataf(!\D0|drawingColor[22]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[22]~29 .extended_lut = "off";
defparam \D0|drawingColor[22]~29 .lut_mask = 64'h0101F1F10B0BFBFB;
defparam \D0|drawingColor[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a46 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\D0|SelectImageRAM_address [9],\D0|SelectImageRAM_address [8],\D0|SelectImageRAM_address [7],\D0|SelectImageRAM_address [6],\D0|SelectImageRAM_address [5],\D0|SelectImageRAM_address [4],\D0|SelectImageRAM_address [3],\D0|SelectImageRAM_address [2],\D0|SelectImageRAM_address [1],
\D0|SelectImageRAM_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 784;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 10;
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060185E5FF6FDBFEFE9F2601000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000E13F7FDFF6FFBFEFFBF6FC9000000000000000000000000000000000000000000000048DA77184802200841154D48100000000000000000000000000000000000000000006079DE73004892250941505144510000000000000000000000000000000000000000002279DE71004896250141405154500000000000000000000000000000000000000000002269DA510658862100000151545000000000000000000000000000000000000000000002699A538E5B8680200D4151504000000000000000000000000000000000000000000002419A6FCBFBCAD2348D4251104000000000000000000000000000000000000000000002018";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "34FC7F96A5A178DC361904000000000000000000000000000000000000000000002098359C64822080305C361D0400000000000000000000000000000000000000000000209E3594448020401018361C0400000000000000000000000000000000000000000000209E3794048020401018F63C0500000000000000000000000000000000000000000000089E379D45812048429AF67C00000000000000000000000000000000000000000000000C8BA7FDFFFFFFBFEFFB7A560000000000000000000000000000000000000000000000080380F9FFFFFFBFADE91A02000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y39_N39
cyclonev_lcell_comb \D0|drawingColor[23]~30 (
// Equation(s):
// \D0|drawingColor[23]~30_combout  = ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7  & ( \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\D0|maxAddress [1]) # ((!\D0|maxAddress [2] & 
// ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ))) # (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7  & ( 
// \imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\D0|maxAddress [1] & (((!\D0|maxAddress [2])))) # (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ))) # (\D0|maxAddress [2] 
// & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( \imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7  & ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\D0|maxAddress [1] & (((\D0|maxAddress 
// [2])))) # (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ))) # (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( 
// !\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7  & ( !\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\D0|maxAddress [1] & ((!\D0|maxAddress [2] & ((\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\D0|maxAddress [2] & (\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 )))) ) ) )

	.dataa(!\D0|maxAddress [1]),
	.datab(!\imageram6|image_RAM6_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\imageram2|image_RAM2_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\D0|maxAddress [2]),
	.datae(!\imageram4|image_RAM4_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\imageram0|image_RAM0_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[23]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[23]~30 .extended_lut = "off";
defparam \D0|drawingColor[23]~30 .lut_mask = 64'h051105BBAF11AFBB;
defparam \D0|drawingColor[23]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N48
cyclonev_lcell_comb \D0|drawingColor[23]~31 (
// Equation(s):
// \D0|drawingColor[23]~31_combout  = ( \D0|drawingColor[23]~30_combout  & ( \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7  & ( (!\D0|resultingNumber~15_combout ) # ((!\D0|drawingColor[20]~2_combout  & 
// ((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7 ))) # (\D0|drawingColor[20]~2_combout  & (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( !\D0|drawingColor[23]~30_combout  & ( 
// \imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7  & ( (!\D0|drawingColor[20]~2_combout  & (((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7  & \D0|resultingNumber~15_combout )))) # (\D0|drawingColor[20]~2_combout  & 
// (((!\D0|resultingNumber~15_combout )) # (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( \D0|drawingColor[23]~30_combout  & ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7  & ( (!\D0|drawingColor[20]~2_combout  & 
// (((!\D0|resultingNumber~15_combout ) # (\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7 )))) # (\D0|drawingColor[20]~2_combout  & (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7  & ((\D0|resultingNumber~15_combout )))) ) ) ) # ( 
// !\D0|drawingColor[23]~30_combout  & ( !\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7  & ( (\D0|resultingNumber~15_combout  & ((!\D0|drawingColor[20]~2_combout  & ((\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\D0|drawingColor[20]~2_combout  & (\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7 )))) ) ) )

	.dataa(!\imageram5|image_RAM5_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\imageram1|image_RAM1_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\D0|drawingColor[20]~2_combout ),
	.datad(!\D0|resultingNumber~15_combout ),
	.datae(!\D0|drawingColor[23]~30_combout ),
	.dataf(!\imageram3|image_RAM3_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[23]~31 .extended_lut = "off";
defparam \D0|drawingColor[23]~31 .lut_mask = 64'h0035F0350F35FF35;
defparam \D0|drawingColor[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N54
cyclonev_lcell_comb \D0|drawingColor[23]~32 (
// Equation(s):
// \D0|drawingColor[23]~32_combout  = ( \D0|maxAddress [3] & ( \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7  & ( (\D0|maxAddress [0]) # (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\D0|maxAddress [3] & ( 
// \imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7  & ( \D0|drawingColor[23]~31_combout  ) ) ) # ( \D0|maxAddress [3] & ( !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7  & ( (\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a7  & 
// !\D0|maxAddress [0]) ) ) ) # ( !\D0|maxAddress [3] & ( !\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7  & ( \D0|drawingColor[23]~31_combout  ) ) )

	.dataa(!\imageram9|image_RAM9_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!\D0|drawingColor[23]~31_combout ),
	.datad(!\D0|maxAddress [0]),
	.datae(!\D0|maxAddress [3]),
	.dataf(!\imageram8|image_RAM8_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[23]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[23]~32 .extended_lut = "off";
defparam \D0|drawingColor[23]~32 .lut_mask = 64'h0F0F55000F0F55FF;
defparam \D0|drawingColor[23]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N41
dffeas \imgRAM|outputData[-1]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imgRAM|IMG_ram_rtl_0|auto_generated|ram_block1a16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imgRAM|outputData[-1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imgRAM|outputData[-1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \imgRAM|outputData[-1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N39
cyclonev_lcell_comb \D0|drawingColor[23]~33 (
// Equation(s):
// \D0|drawingColor[23]~33_combout  = ( \imgRAM|outputData[-1]~_Duplicate_2_q  & ( \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7  & ( ((!\D0|drawingColor[20]~0_combout ) # (\D0|resultingNumber~13_combout )) # (\D0|drawingColor[23]~32_combout ) ) ) 
// ) # ( !\imgRAM|outputData[-1]~_Duplicate_2_q  & ( \imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7  & ( (\D0|drawingColor[20]~0_combout  & ((\D0|resultingNumber~13_combout ) # (\D0|drawingColor[23]~32_combout ))) ) ) ) # ( 
// \imgRAM|outputData[-1]~_Duplicate_2_q  & ( !\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7  & ( (!\D0|drawingColor[20]~0_combout ) # ((\D0|drawingColor[23]~32_combout  & !\D0|resultingNumber~13_combout )) ) ) ) # ( 
// !\imgRAM|outputData[-1]~_Duplicate_2_q  & ( !\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7  & ( (\D0|drawingColor[23]~32_combout  & (\D0|drawingColor[20]~0_combout  & !\D0|resultingNumber~13_combout )) ) ) )

	.dataa(!\D0|drawingColor[23]~32_combout ),
	.datab(!\D0|drawingColor[20]~0_combout ),
	.datac(gnd),
	.datad(!\D0|resultingNumber~13_combout ),
	.datae(!\imgRAM|outputData[-1]~_Duplicate_2_q ),
	.dataf(!\imageram7|image_RAM7_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|drawingColor[23]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|drawingColor[23]~33 .extended_lut = "off";
defparam \D0|drawingColor[23]~33 .lut_mask = 64'h1100DDCC1133DDFF;
defparam \D0|drawingColor[23]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a70 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout ,\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  & ( 
// ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a47 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a71  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a71  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a71 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7 .lut_mask = 64'h505033335F5F3333;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a56 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout ,\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a32 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8 .lut_mask = 64'h1D1D11111D1DDDDD;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a33 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a57  & ( \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a57  & ( \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a57  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a57  & ( !\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a57 ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9 .lut_mask = 64'h404073734C4C7F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a58 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout ,\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a34 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  
// & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a35 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a59 ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a59 ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a59 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a59  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a59 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11 .lut_mask = 64'h0303A3A35353F3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a60 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout ,\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a36 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// ((\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout )))) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a37 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a61  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a61  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a61 ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13 .lut_mask = 64'h55000F0F55FF0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a38 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a62 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout ,\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  
// & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14 .lut_mask = 64'h44440C0C77773F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a39 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a63  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a63  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15 .lut_mask = 64'h048C048C37BF37BF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a48 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout ,\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[16]~5_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & 
// ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16 .lut_mask = 64'h038B038B47CF47CF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[17]~9_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a49  & ( (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a49  & ( (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a49  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a49  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17 .lut_mask = 64'h0A0A22225F5F7777;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a50 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout ,\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[18]~13_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18 .lut_mask = 64'h05058D8D2727AFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[19]~17_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a51  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a51  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ))))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a52 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout ,\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[20]~21_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  ) ) ) 
// # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20 .lut_mask = 64'h03035555F3F35555;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a29 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[21]~25_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a53 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a53 ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a53 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a53  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a53 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21 .lut_mask = 64'h03035353F3F35353;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a30 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a54 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout ,\D0|drawingColor[22]~29_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  
// & ( ((\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22 .lut_mask = 64'h0404C4C43737F7F7;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a31 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D0|drawingColor[23]~33_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\D0|position_x [4],\D0|position_x [3],\D0|position_x [2],\D0|position_x [1],\D0|position_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// ((\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a55 )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a55 )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a55 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23 .lut_mask = 64'h0353A3F30353A3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N54
cyclonev_lcell_comb \C0|WideOr3 (
// Equation(s):
// \C0|WideOr3~combout  = ( !\C0|current_state.load_resetFirst~q  & ( (\C0|current_state.load_imageRAM~q  & (!\C0|current_state.load_resetSecond~q  & (!\C0|current_state.draw_image~q  & !\C0|current_state.load_resetOutput~q ))) ) )

	.dataa(!\C0|current_state.load_imageRAM~q ),
	.datab(!\C0|current_state.load_resetSecond~q ),
	.datac(!\C0|current_state.draw_image~q ),
	.datad(!\C0|current_state.load_resetOutput~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetFirst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|WideOr3 .extended_lut = "off";
defparam \C0|WideOr3 .lut_mask = 64'h4000400000000000;
defparam \C0|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N39
cyclonev_lcell_comb \D0|completeCalculation~0 (
// Equation(s):
// \D0|completeCalculation~0_combout  = ( !\C0|current_state.load_resetOutput~q  & ( (!\C0|current_state.load_resetSecond~q  & (!\C0|current_state.load_secondResultRAM~q  & !\C0|current_state.load_outputRAM~q )) ) )

	.dataa(!\C0|current_state.load_resetSecond~q ),
	.datab(gnd),
	.datac(!\C0|current_state.load_secondResultRAM~q ),
	.datad(!\C0|current_state.load_outputRAM~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_resetOutput~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|completeCalculation~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|completeCalculation~0 .extended_lut = "off";
defparam \D0|completeCalculation~0 .lut_mask = 64'hA000A00000000000;
defparam \D0|completeCalculation~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N48
cyclonev_lcell_comb \C0|WideOr0 (
// Equation(s):
// \C0|WideOr0~combout  = ( !\C0|current_state.display_mostLikely~q  & ( (!\C0|current_state.startOver~q  & !\C0|current_state.draw_image~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\C0|current_state.startOver~q ),
	.datad(!\C0|current_state.draw_image~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.display_mostLikely~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|WideOr0 .extended_lut = "off";
defparam \C0|WideOr0 .lut_mask = 64'hF000F00000000000;
defparam \C0|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N57
cyclonev_lcell_comb \C0|WideOr2 (
// Equation(s):
// \C0|WideOr2~combout  = ( !\C0|current_state.load_secondResultRAM~q  & ( (\C0|current_state.load_imageRAM~q  & (!\C0|current_state.load_resetSecond~q  & (!\C0|current_state.display_mostLikely~q  & !\C0|current_state.draw_image~q ))) ) )

	.dataa(!\C0|current_state.load_imageRAM~q ),
	.datab(!\C0|current_state.load_resetSecond~q ),
	.datac(!\C0|current_state.display_mostLikely~q ),
	.datad(!\C0|current_state.draw_image~q ),
	.datae(gnd),
	.dataf(!\C0|current_state.load_secondResultRAM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C0|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C0|WideOr2 .extended_lut = "off";
defparam \C0|WideOr2 .lut_mask = 64'h4000400000000000;
defparam \C0|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N42
cyclonev_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (!\C0|WideOr2~combout  & ((!\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  $ (\C0|WideOr0~combout ))) # (\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  & \C0|WideOr0~combout ))))

	.dataa(!\C0|WideOr3~combout ),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(!\C0|WideOr0~combout ),
	.datad(!\C0|WideOr2~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .extended_lut = "off";
defparam \hex0|WideOr6~0 .lut_mask = 64'h8600860086008600;
defparam \hex0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N51
cyclonev_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = ( \C0|WideOr0~combout  & ( (!\D0|completeCalculation~0_combout  & (!\C0|WideOr2~combout  $ (\C0|WideOr3~combout ))) ) ) # ( !\C0|WideOr0~combout  & ( (!\D0|completeCalculation~0_combout  & (!\C0|WideOr2~combout  & 
// \C0|WideOr3~combout )) ) )

	.dataa(gnd),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(!\C0|WideOr2~combout ),
	.datad(!\C0|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\C0|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .extended_lut = "off";
defparam \hex0|WideOr5~0 .lut_mask = 64'h00C000C0C00CC00C;
defparam \hex0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N39
cyclonev_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = ( \C0|WideOr0~combout  & ( (!\D0|completeCalculation~0_combout ) # (!\C0|WideOr3~combout ) ) ) # ( !\C0|WideOr0~combout  & ( (!\C0|WideOr3~combout ) # (\D0|completeCalculation~0_combout ) ) )

	.dataa(gnd),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(gnd),
	.datad(!\C0|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\C0|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .extended_lut = "off";
defparam \hex0|WideOr4~0 .lut_mask = 64'hFF33FF33FFCCFFCC;
defparam \hex0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N45
cyclonev_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = ( \C0|WideOr0~combout  & ( (!\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  $ (!\C0|WideOr2~combout ))) # (\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  & !\C0|WideOr2~combout )) ) ) # ( 
// !\C0|WideOr0~combout  & ( (\D0|completeCalculation~0_combout  & (!\C0|WideOr3~combout  $ (\C0|WideOr2~combout ))) ) )

	.dataa(!\C0|WideOr3~combout ),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(gnd),
	.datad(!\C0|WideOr2~combout ),
	.datae(gnd),
	.dataf(!\C0|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .extended_lut = "off";
defparam \hex0|WideOr3~0 .lut_mask = 64'h2211221166886688;
defparam \hex0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N30
cyclonev_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (!\C0|WideOr2~combout  & ((!\D0|completeCalculation~0_combout  & ((\C0|WideOr0~combout ))) # (\D0|completeCalculation~0_combout  & (!\C0|WideOr3~combout )))) # (\C0|WideOr2~combout  & (!\C0|WideOr3~combout  & 
// ((\C0|WideOr0~combout ))))

	.dataa(!\C0|WideOr3~combout ),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(!\C0|WideOr0~combout ),
	.datad(!\C0|WideOr2~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .extended_lut = "off";
defparam \hex0|WideOr2~0 .lut_mask = 64'h2E0A2E0A2E0A2E0A;
defparam \hex0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N33
cyclonev_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = ( \C0|WideOr0~combout  & ( (!\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  & !\C0|WideOr2~combout )) # (\C0|WideOr3~combout  & ((!\D0|completeCalculation~0_combout ) # (!\C0|WideOr2~combout ))) ) ) # ( 
// !\C0|WideOr0~combout  & ( ((\C0|WideOr2~combout ) # (\D0|completeCalculation~0_combout )) # (\C0|WideOr3~combout ) ) )

	.dataa(!\C0|WideOr3~combout ),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(!\C0|WideOr2~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\C0|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .extended_lut = "off";
defparam \hex0|WideOr1~0 .lut_mask = 64'h7F7F7F7FD4D4D4D4;
defparam \hex0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N36
cyclonev_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (!\C0|WideOr3~combout  & (\C0|WideOr0~combout  & (!\D0|completeCalculation~0_combout  $ (!\C0|WideOr2~combout )))) # (\C0|WideOr3~combout  & (!\D0|completeCalculation~0_combout  & (!\C0|WideOr0~combout  & !\C0|WideOr2~combout 
// )))

	.dataa(!\C0|WideOr3~combout ),
	.datab(!\D0|completeCalculation~0_combout ),
	.datac(!\C0|WideOr0~combout ),
	.datad(!\C0|WideOr2~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .extended_lut = "off";
defparam \hex0|WideOr0~0 .lut_mask = 64'h4208420842084208;
defparam \hex0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \FPGA_I2C_SCLK~input (
	.i(FPGA_I2C_SCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SCLK~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SCLK~input .bus_hold = "false";
defparam \FPGA_I2C_SCLK~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
