<profile>

<section name = "Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I'" level="0">
<item name = "Date">Sat Mar 18 14:01:59 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.491 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, 31, 0.310 us, 0.310 us, 31, 31, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CHANNEL_KERN_I">29, 29, 10, 1, 1, 21, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 418, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 341, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_2ns_6ns_6ns_8_4_1_U24">mac_muladd_2ns_6ns_6ns_8_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16s_16s_29_4_1_U25">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U26">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U27">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U28">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U29">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U30">mul_mul_16s_16s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_29_4_1_U31">mul_mul_16s_16s_29_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1319_1_fu_366_p2">+, 0, 0, 61, 61, 61</column>
<column name="add_ln1319_2_fu_398_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln1319_3_fu_408_p2">+, 0, 0, 13, 10, 2</column>
<column name="add_ln1319_4_fu_418_p2">+, 0, 0, 13, 10, 2</column>
<column name="add_ln1319_5_fu_428_p2">+, 0, 0, 13, 10, 3</column>
<column name="add_ln1319_6_fu_438_p2">+, 0, 0, 13, 10, 3</column>
<column name="add_ln1319_7_fu_448_p2">+, 0, 0, 13, 10, 3</column>
<column name="add_ln1319_fu_316_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln44_13_fu_268_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln44_fu_280_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln48_fu_322_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln859_10_fu_656_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln859_12_fu_672_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln859_14_fu_680_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln859_16_fu_684_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln859_4_fu_650_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln859_6_fu_662_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln859_8_fu_668_p2">+, 0, 0, 16, 16, 16</column>
<column name="empty_98_fu_461_p2">+, 0, 0, 14, 6, 6</column>
<column name="sub_ln1319_1_fu_357_p2">-, 0, 0, 61, 61, 61</column>
<column name="sub_ln1319_2_fu_388_p2">-, 0, 0, 13, 10, 10</column>
<column name="icmp_ln44_fu_262_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln48_fu_286_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="select_ln44_1_fu_300_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln44_fu_292_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_chan_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="chan_fu_110">9, 2, 2, 4</column>
<column name="i_fu_106">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_114">9, 2, 5, 10</column>
<column name="val_V_fu_102">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W_buf_load_1_reg_873">16, 0, 16, 0</column>
<column name="W_buf_load_2_reg_878">16, 0, 16, 0</column>
<column name="W_buf_load_3_reg_883">16, 0, 16, 0</column>
<column name="W_buf_load_4_reg_888">16, 0, 16, 0</column>
<column name="W_buf_load_5_reg_893">16, 0, 16, 0</column>
<column name="W_buf_load_6_reg_898">16, 0, 16, 0</column>
<column name="W_buf_load_reg_868">16, 0, 16, 0</column>
<column name="add_ln1319_reg_806">7, 0, 7, 0</column>
<column name="add_ln859_10_reg_983">16, 0, 16, 0</column>
<column name="add_ln859_12_reg_993">16, 0, 16, 0</column>
<column name="add_ln859_6_reg_988">16, 0, 16, 0</column>
<column name="add_ln859_6_reg_988_pp0_iter8_reg">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="chan_fu_110">2, 0, 2, 0</column>
<column name="i_fu_106">3, 0, 3, 0</column>
<column name="icmp_ln44_reg_791">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_114">5, 0, 5, 0</column>
<column name="select_ln44_reg_795">3, 0, 3, 0</column>
<column name="select_ln44_reg_795_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="sub_ln1319_2_reg_812">10, 0, 10, 0</column>
<column name="trunc_ln864_3_reg_973">16, 0, 16, 0</column>
<column name="trunc_ln864_4_reg_978">16, 0, 16, 0</column>
<column name="val_V_fu_102">16, 0, 16, 0</column>
<column name="icmp_ln44_reg_791">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I, return value</column>
<column name="sub_ln1319">in, 6, ap_none, sub_ln1319, scalar</column>
<column name="W_buf_address0">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce0">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q0">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address1">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce1">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q1">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address2">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce2">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q2">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address3">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce3">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q3">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address4">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce4">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q4">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address5">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce5">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q5">in, 16, ap_memory, W_buf, array</column>
<column name="W_buf_address6">out, 10, ap_memory, W_buf, array</column>
<column name="W_buf_ce6">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q6">in, 16, ap_memory, W_buf, array</column>
<column name="select_ln31_1">in, 6, ap_none, select_ln31_1, scalar</column>
<column name="X_buf_address0">out, 8, ap_memory, X_buf, array</column>
<column name="X_buf_ce0">out, 1, ap_memory, X_buf, array</column>
<column name="X_buf_q0">in, 736, ap_memory, X_buf, array</column>
<column name="val_V_out">out, 16, ap_vld, val_V_out, pointer</column>
<column name="val_V_out_ap_vld">out, 1, ap_vld, val_V_out, pointer</column>
</table>
</item>
</section>
</profile>
