

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5'
================================================================
* Date:           Sun Jan 28 20:57:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.661 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12290|    12290|  0.246 ms|  0.246 ms|  12290|  12290|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    12288|    12288|         3|          3|          1|  4096|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv10 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv15 = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten36"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv15"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv10"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body38"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv10_load = load i5 %indvars_iv10"   --->   Operation 17 'load' 'indvars_iv10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i10 %indvar_flatten13"   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv15_load = load i5 %indvars_iv15"   --->   Operation 19 'load' 'indvars_iv15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i13 %indvar_flatten36"   --->   Operation 20 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv15_cast = zext i5 %indvars_iv15_load"   --->   Operation 21 'zext' 'indvars_iv15_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv10_load"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0"   --->   Operation 23 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "%empty_4 = add i8 %tmp_5, i8 %indvars_iv15_cast"   --->   Operation 24 'add' 'empty_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "%exitcond_flatten38 = icmp_eq  i13 %indvar_flatten36_load, i13 4096"   --->   Operation 26 'icmp' 'exitcond_flatten38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.32ns)   --->   "%indvar_flatten_next37 = add i13 %indvar_flatten36_load, i13 1"   --->   Operation 27 'add' 'indvar_flatten_next37' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten38, void %for.inc85, void %VITIS_LOOP_53_6.exitStub"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv"   --->   Operation 29 'load' 'indvars_iv_load' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.94ns)   --->   "%exitcond_flatten1552 = icmp_eq  i10 %indvar_flatten13_load, i10 256"   --->   Operation 30 'icmp' 'exitcond_flatten1552' <Predicate = (!exitcond_flatten38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%indvars_iv10_mid222 = select i1 %exitcond_flatten1552, i5 0, i5 %indvars_iv10_load"   --->   Operation 31 'select' 'indvars_iv10_mid222' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%indvars_iv_next16_dup42 = add i5 %indvars_iv15_load, i5 1"   --->   Operation 32 'add' 'indvars_iv_next16_dup42' <Predicate = (!exitcond_flatten38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%empty_6 = select i1 %exitcond_flatten1552, i5 %indvars_iv_next16_dup42, i5 %indvars_iv15_load"   --->   Operation 33 'select' 'empty_6' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvars_iv15_cast_mid2 = zext i5 %empty_6"   --->   Operation 34 'zext' 'indvars_iv15_cast_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_7 = trunc i5 %empty_6"   --->   Operation 35 'trunc' 'empty_7' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_7, i4 0"   --->   Operation 36 'bitconcatenate' 'p_mid' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%p_mid229 = select i1 %exitcond_flatten1552, i8 0, i8 %tmp_5"   --->   Operation 37 'select' 'p_mid229' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_cast6_mid2)   --->   "%indvars_iv_next16_dup42_cast = zext i5 %indvars_iv_next16_dup42"   --->   Operation 38 'zext' 'indvars_iv_next16_dup42_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_cast6_mid2)   --->   "%p_cast6_mid233 = select i1 %exitcond_flatten1552, i8 %indvars_iv_next16_dup42_cast, i8 %empty_4"   --->   Operation 39 'select' 'p_cast6_mid233' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid235)   --->   "%not_exitcond_flatten15 = xor i1 %exitcond_flatten1552, i1 1"   --->   Operation 40 'xor' 'not_exitcond_flatten15' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%exitcond153 = icmp_eq  i5 %indvars_iv_load, i5 16"   --->   Operation 41 'icmp' 'exitcond153' <Predicate = (!exitcond_flatten38)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns) (out node of the LUT)   --->   "%exitcond1_mid235 = and i1 %exitcond153, i1 %not_exitcond_flatten15"   --->   Operation 42 'and' 'exitcond1_mid235' <Predicate = (!exitcond_flatten38)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.09ns)   --->   "%indvars_iv_next11 = add i5 %indvars_iv10_mid222, i5 1"   --->   Operation 43 'add' 'indvars_iv_next11' <Predicate = (!exitcond_flatten38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node indvars_iv_mid2)   --->   "%empty_8 = or i1 %exitcond1_mid235, i1 %exitcond_flatten1552"   --->   Operation 44 'or' 'empty_8' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%indvars_iv_mid2 = select i1 %empty_8, i5 0, i5 %indvars_iv_load"   --->   Operation 45 'select' 'indvars_iv_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = trunc i5 %indvars_iv_next11"   --->   Operation 46 'trunc' 'empty_9' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_9, i4 0"   --->   Operation 47 'bitconcatenate' 'p_mid1' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%p_mid210 = select i1 %exitcond1_mid235, i8 %p_mid1, i8 %p_mid229"   --->   Operation 48 'select' 'p_mid210' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%p_mid111 = add i8 %p_mid1, i8 %indvars_iv15_cast_mid2"   --->   Operation 49 'add' 'p_mid111' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_cast6_mid2 = select i1 %exitcond1_mid235, i8 %p_mid111, i8 %p_cast6_mid233"   --->   Operation 50 'select' 'p_cast6_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast6_mid2_cast = zext i8 %p_cast6_mid2"   --->   Operation 51 'zext' 'p_cast6_mid2_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.62ns)   --->   "%indvars_iv10_mid2 = select i1 %exitcond1_mid235, i5 %indvars_iv_next11, i5 %indvars_iv10_mid222"   --->   Operation 52 'select' 'indvars_iv10_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i5 %indvars_iv_mid2"   --->   Operation 53 'zext' 'indvars_iv_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast6_mid2_cast"   --->   Operation 54 'getelementptr' 'path_s12_20fixp_addr' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load = load i8 %path_s12_20fixp_addr"   --->   Operation 55 'load' 'path_s12_20fixp_load' <Predicate = (!exitcond_flatten38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (1.35ns)   --->   "%empty_10 = add i8 %indvars_iv_cast, i8 %p_mid"   --->   Operation 56 'add' 'empty_10' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_10"   --->   Operation 57 'zext' 'p_cast7' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr_1 = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast7"   --->   Operation 58 'getelementptr' 'path_s12_20fixp_addr_1' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load_1 = load i8 %path_s12_20fixp_addr_1"   --->   Operation 59 'load' 'path_s12_20fixp_load_1' <Predicate = (!exitcond_flatten38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (1.35ns) (out node of the LUT)   --->   "%empty_11 = add i8 %indvars_iv_cast, i8 %p_mid210"   --->   Operation 60 'add' 'empty_11' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (exitcond_flatten38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 61 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load = load i8 %path_s12_20fixp_addr"   --->   Operation 61 'load' 'path_s12_20fixp_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load_1 = load i8 %path_s12_20fixp_addr_1"   --->   Operation 62 'load' 'path_s12_20fixp_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_11"   --->   Operation 63 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr_2 = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast8"   --->   Operation 64 'getelementptr' 'path_s12_20fixp_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load_2 = load i8 %path_s12_20fixp_addr_2"   --->   Operation 65 'load' 'path_s12_20fixp_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load_2 = load i8 %path_s12_20fixp_addr_2"   --->   Operation 72 'load' 'path_s12_20fixp_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/1] (1.51ns)   --->   "%add61_s12_20fixp = add i32 %path_s12_20fixp_load_1, i32 %path_s12_20fixp_load"   --->   Operation 73 'add' 'add61_s12_20fixp' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.26ns)   --->   "%empty_12 = icmp_slt  i32 %path_s12_20fixp_load_2, i32 %add61_s12_20fixp"   --->   Operation 74 'icmp' 'empty_12' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_12, void %if.else, void %for.inc79"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = trunc i32 %path_s12_20fixp_load"   --->   Operation 76 'trunc' 'empty_13' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%path_s12_20fixp_load_cast_cast = sext i31 %empty_13"   --->   Operation 77 'sext' 'path_s12_20fixp_load_cast_cast' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %path_s12_20fixp_load_1"   --->   Operation 78 'trunc' 'empty_14' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%path_s12_20fixp_load_1_cast_cast = sext i31 %empty_14"   --->   Operation 79 'sext' 'path_s12_20fixp_load_1_cast_cast' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.50ns)   --->   "%add73_s12_20fixp = add i32 %path_s12_20fixp_load_1_cast_cast, i32 %path_s12_20fixp_load_cast_cast"   --->   Operation 80 'add' 'add73_s12_20fixp' <Predicate = (!empty_12)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.26ns)   --->   "%store_ln0 = store i32 %add73_s12_20fixp, i8 %path_s12_20fixp_addr_2"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!empty_12)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.09ns)   --->   "%indvars_iv_next = add i5 %indvars_iv_mid2, i5 1"   --->   Operation 83 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.34ns)   --->   "%indvar_flatten13_op = add i10 %indvar_flatten13_load, i10 1"   --->   Operation 84 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten1552)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.51ns)   --->   "%indvar_flatten_next14 = select i1 %exitcond_flatten1552, i10 1, i10 %indvar_flatten13_op"   --->   Operation 85 'select' 'indvar_flatten_next14' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 %indvar_flatten_next37, i13 %indvar_flatten36"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 87 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %empty_6, i5 %indvars_iv15"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 88 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 %indvar_flatten_next14, i10 %indvar_flatten13"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 89 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv10_mid2, i5 %indvars_iv10"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next, i5 %indvars_iv"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body38"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten36') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten36' [7]  (0.844 ns)

 <State 2>: 6.66ns
The critical path consists of the following:
	'load' operation ('indvar_flatten13_load') on local variable 'indvar_flatten13' [15]  (0 ns)
	'icmp' operation ('exitcond_flatten1552') [30]  (0.941 ns)
	'select' operation ('indvars_iv10_mid222') [31]  (0.625 ns)
	'add' operation ('indvars_iv_next11') [44]  (1.1 ns)
	'add' operation ('p_mid111') [51]  (1.36 ns)
	'select' operation ('p_cast6_mid2') [52]  (0.372 ns)
	'getelementptr' operation ('path_s12_20fixp_addr') [58]  (0 ns)
	'load' operation ('path_s12_20fixp_load') on array 'path_s12_20fixp' [59]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('path_s12_20fixp_load') on array 'path_s12_20fixp' [59]  (2.27 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'add' operation ('add73_s12_20fixp') [76]  (1.5 ns)
	'store' operation ('store_ln0') of variable 'add73_s12_20fixp' on array 'path_s12_20fixp' [77]  (2.27 ns)
	blocking operation 2.02 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
