// Seed: 143527475
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    output wand id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    output supply1 id_12,
    input wire id_13,
    output wand id_14,
    output wor id_15,
    input wor id_16,
    input tri1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output tri0 id_20
);
  assign id_1  = id_17;
  assign id_12 = id_3;
  wire id_22;
  assign module_1.id_5 = 0;
  logic id_23;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3
    , id_9,
    input tri id_4
    , id_10,
    output supply1 id_5,
    input uwire id_6,
    input wor id_7
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_5,
      id_7,
      id_6,
      id_1,
      id_7,
      id_2,
      id_7,
      id_2,
      id_5,
      id_2,
      id_5,
      id_5,
      id_7,
      id_2,
      id_5,
      id_6,
      id_5
  );
endmodule
