#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jan 31 18:48:51 2023
# Process ID: 21420
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8196 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module1\lab1a\lab1a.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.699 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sim_1/new/tb_toplevel.vhd w ]
add_files -fileset sim_1 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sim_1/new/tb_toplevel.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_toplevel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toplevel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_toplevel_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/imports/Module1/clkdivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clkdivider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sim_1/new/tb_toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_toplevel'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_toplevel_behav xil_defaultlib.tb_toplevel -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_toplevel_behav xil_defaultlib.tb_toplevel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clkdivider [\clkdivider(divideby=62500)\]
Compiling architecture behavioral of entity xil_defaultlib.toplevel [toplevel_default]
Compiling architecture tb of entity xil_defaultlib.tb_toplevel
Built simulation snapshot tb_toplevel_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toplevel_behav -key {Behavioral:sim_1:Functional:tb_toplevel} -tclbatch {tb_toplevel.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_toplevel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toplevel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.855 ; gain = 1.207
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan 31 19:00:21 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/Zybo-Z7-Master.xdc
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1/toplevel.dcp to D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1b/lab1b.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 8
[Tue Jan 31 19:22:28 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1/runme.log
[Tue Jan 31 19:22:28 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 31 19:25:28 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.953 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3843.945 ; gain = 2115.992
set_property PROGRAM.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/toplevel.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/toplevel.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1b/lab1b.srcs/utils_1/imports/synth_1/toplevel.dcp with file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1/toplevel.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 31 19:33:56 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/synth_1/runme.log
[Tue Jan 31 19:33:56 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.runs/impl_1/toplevel.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
create_bd_design "proc_system"
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module1\lab1a\lab1a.srcs\sources_1\bd\proc_system\proc_system.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3986.266 ; gain = 99.016
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
