

================================================================
== Vitis HLS Report for 'svdPairs_12_12_svdTraits_float_float_Pipeline_off_diag_px_off_diag_loop'
================================================================
* Date:           Tue Apr  4 19:45:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  32.168 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- off_diag_px_off_diag_loop  |        ?|        ?|        13|          3|          1|     ?|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2128|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    56|        0|    2660|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1192|    -|
|Register             |        -|     -|     2895|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    56|     2895|    6140|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U153  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U154  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U155  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U156  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U157  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U158  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U159  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U160   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U161   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U162   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U163   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U164   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U165   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U166   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U167   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U168   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U169   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U170   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U171   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U172   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U173   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  56|  0| 2660|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1362_1_fu_1013_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln1362_fu_1562_p2               |         +|   0|  0|  10|           3|           2|
    |add_ln1366_1_fu_1148_p2             |         +|   0|  0|  12|           4|           4|
    |add_ln1366_fu_977_p2                |         +|   0|  0|  12|           4|           4|
    |add_ln1384_fu_1120_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln1403_fu_1108_p2               |         +|   0|  0|  12|           4|           4|
    |add_ln1479_1_fu_1296_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln1479_fu_1175_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln1481_fu_1312_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1589_fu_1610_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1590_1_fu_1621_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln1590_fu_1233_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln1591_fu_1717_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1592_fu_1728_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1606_fu_1644_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1607_1_fu_1632_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln1607_fu_1579_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln1608_fu_1745_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln1609_fu_1655_p2               |         +|   0|  0|  15|           8|           8|
    |indvars_iv_next388_fu_995_p2        |         +|   0|  0|  12|           4|           1|
    |indvars_iv_next388_mid1_fu_1210_p2  |         +|   0|  0|  12|           4|           2|
    |sub_ln1479_fu_1204_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln1590_fu_1262_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln1607_fu_1604_p2               |         -|   0|  0|  15|           8|           8|
    |ap_condition_1631                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1636                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1641                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1646                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1651                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1655                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1661                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1665                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1670                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1675                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state10_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state12_pp0_iter3_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state13_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter2_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op303_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op305_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op350_store_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op354_store_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op392_store_state9     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op394_store_state9     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op408_store_state12    |       and|   0|  0|   2|           1|           1|
    |cmp613_fu_989_p2                    |      icmp|   0|  0|   9|           4|           1|
    |cmp613_mid1_fu_1072_p2              |      icmp|   0|  0|   9|           4|           1|
    |cmp695_fu_1001_p2                   |      icmp|   0|  0|   9|           5|           5|
    |cmp695_mid1_fu_1086_p2              |      icmp|   0|  0|   9|           5|           5|
    |grp_fu_860_p2                       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1362_fu_1007_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1366_fu_1136_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1384_fu_1022_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1417_fu_1328_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1467_fu_1333_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1494_fu_1338_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1525_fu_1343_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0                        |        or|   0|  0|   2|           1|           1|
    |d1_i_1_fu_1288_p3                   |    select|   0|  0|   8|           1|           8|
    |d2_i_1_fu_1280_p3                   |    select|   0|  0|   8|           1|           8|
    |select_ln1362_1_fu_1158_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln1362_2_fu_1359_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1362_3_fu_1048_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln1362_4_fu_1078_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1362_5_fu_1215_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln1362_6_fu_1092_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1362_fu_1028_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln1443_1_fu_1380_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_2_fu_1388_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_3_fu_1396_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_4_fu_1404_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_5_fu_1412_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_6_fu_1420_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_7_fu_1428_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1443_fu_1372_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln1469_1_fu_1506_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1469_2_fu_1514_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1469_3_fu_1522_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1469_fu_1498_p3            |    select|   0|  0|  32|           1|          32|
    |uw_in_2_fu_1365_p3                  |    select|   0|  0|  30|           1|          30|
    |uw_in_fu_1489_p3                    |    select|   0|  0|  32|           1|          32|
    |uw_out_sel_fu_1693_p3               |    select|   0|  0|  32|           1|          32|
    |ux_in_fu_1480_p3                    |    select|   0|  0|  32|           1|           1|
    |ux_out_sel_fu_1684_p3               |    select|   0|  0|  32|           1|          32|
    |uy_in_fu_1473_p3                    |    select|   0|  0|  32|           1|           1|
    |uy_out_sel_fu_1795_p3               |    select|   0|  0|  32|           1|          32|
    |uz_in_fu_1466_p3                    |    select|   0|  0|  32|           1|          32|
    |uz_out_sel_fu_1788_p3               |    select|   0|  0|  32|           1|          32|
    |vw_in_fu_1458_p3                    |    select|   0|  0|  32|           1|          32|
    |vw_out_sel_fu_1780_p3               |    select|   0|  0|  32|           1|          32|
    |vx_in_fu_1450_p3                    |    select|   0|  0|  32|           1|           1|
    |vx_out_sel_fu_1773_p3               |    select|   0|  0|  32|           1|          32|
    |vy_in_fu_1443_p3                    |    select|   0|  0|  32|           1|           1|
    |vy_out_sel_fu_1703_p3               |    select|   0|  0|  32|           1|          32|
    |vz_in_fu_1436_p3                    |    select|   0|  0|  32|           1|          32|
    |vz_out_sel_fu_1710_p3               |    select|   0|  0|  32|           1|          32|
    |w_in_fu_1554_p3                     |    select|   0|  0|  32|           1|          32|
    |w_int1_1_fu_1660_p3                 |    select|   0|  0|  32|           1|          32|
    |w_int2_1_fu_1749_p3                 |    select|   0|  0|  32|           1|          32|
    |w_out_1_fu_1808_p3                  |    select|   0|  0|  32|           1|          32|
    |w_out_sel_fu_1853_p3                |    select|   0|  0|  32|           1|          32|
    |x_in_fu_1546_p3                     |    select|   0|  0|  32|           1|          32|
    |x_int1_1_fu_1666_p3                 |    select|   0|  0|  32|           1|          32|
    |x_int2_1_fu_1755_p3                 |    select|   0|  0|  32|           1|          32|
    |x_out_1_fu_1814_p3                  |    select|   0|  0|  32|           1|          32|
    |x_out_sel_fu_1846_p3                |    select|   0|  0|  32|           1|          32|
    |y_in_fu_1538_p3                     |    select|   0|  0|  32|           1|          32|
    |y_int1_1_fu_1672_p3                 |    select|   0|  0|  32|           1|          32|
    |y_int2_1_fu_1761_p3                 |    select|   0|  0|  32|           1|          32|
    |y_out_1_fu_1820_p3                  |    select|   0|  0|  32|           1|          32|
    |y_out_sel_fu_1839_p3                |    select|   0|  0|  32|           1|          32|
    |z_in_fu_1530_p3                     |    select|   0|  0|  32|           1|          32|
    |z_int1_1_fu_1678_p3                 |    select|   0|  0|  32|           1|          32|
    |z_int2_1_fu_1767_p3                 |    select|   0|  0|  32|           1|          32|
    |z_out_1_fu_1826_p3                  |    select|   0|  0|  32|           1|          32|
    |z_out_sel_fu_1832_p3                |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |col_swap_fu_1142_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln1366_fu_1353_p2               |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|2128|         357|        1753|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_off_px_load          |   9|          2|    4|          8|
    |ap_sig_allocacmp_px_1                 |   9|          2|    4|          8|
    |diag1_i_address0                      |  14|          3|    4|         12|
    |diag2_i_address0                      |  14|          3|    4|         12|
    |grp_fu_804_p0                         |  20|          4|   32|        128|
    |grp_fu_804_p1                         |  20|          4|   32|        128|
    |grp_fu_808_p0                         |  20|          4|   32|        128|
    |grp_fu_808_p1                         |  20|          4|   32|        128|
    |grp_fu_812_p0                         |  20|          4|   32|        128|
    |grp_fu_812_p1                         |  20|          4|   32|        128|
    |grp_fu_816_p0                         |  20|          4|   32|        128|
    |grp_fu_816_p1                         |  20|          4|   32|        128|
    |grp_fu_820_p0                         |  20|          4|   32|        128|
    |grp_fu_820_p1                         |  20|          4|   32|        128|
    |grp_fu_824_p0                         |  20|          4|   32|        128|
    |grp_fu_824_p1                         |  20|          4|   32|        128|
    |grp_fu_828_p0                         |  20|          4|   32|        128|
    |grp_fu_828_p1                         |  20|          4|   32|        128|
    |grp_fu_832_p0                         |  20|          4|   32|        128|
    |grp_fu_832_p1                         |  20|          4|   32|        128|
    |grp_fu_836_p0                         |  20|          4|   32|        128|
    |grp_fu_836_p1                         |  20|          4|   32|        128|
    |grp_fu_840_p0                         |  20|          4|   32|        128|
    |grp_fu_840_p1                         |  20|          4|   32|        128|
    |grp_fu_844_p0                         |  20|          4|   32|        128|
    |grp_fu_844_p1                         |  20|          4|   32|        128|
    |grp_fu_848_p0                         |  20|          4|   32|        128|
    |grp_fu_848_p1                         |  20|          4|   32|        128|
    |grp_fu_852_p0                         |  14|          3|   32|         96|
    |grp_fu_852_p1                         |  14|          3|   32|         96|
    |grp_fu_856_p0                         |  14|          3|   32|         96|
    |grp_fu_856_p1                         |  14|          3|   32|         96|
    |indvar_flatten_fu_122                 |   9|          2|    8|         16|
    |off_px_fu_114                         |   9|          2|    4|          8|
    |px_fu_118                             |   9|          2|    4|          8|
    |s_col1_address0                       |  20|          4|    8|         32|
    |s_col1_address1                       |  20|          4|    8|         32|
    |s_col1_d0                             |  20|          4|   32|        128|
    |s_col1_d1                             |  20|          4|   32|        128|
    |s_col2_address0                       |  20|          4|    8|         32|
    |s_col2_address1                       |  26|          5|    8|         40|
    |s_col2_d0                             |  14|          3|   32|         96|
    |s_col2_d1                             |  26|          5|   32|        160|
    |u_col1_address0                       |  20|          4|    8|         32|
    |u_col1_address1                       |  20|          4|    8|         32|
    |u_col1_d0                             |  20|          4|   32|        128|
    |u_col1_d1                             |  20|          4|   32|        128|
    |u_col2_address0                       |  20|          4|    8|         32|
    |u_col2_address1                       |  31|          6|    8|         48|
    |u_col2_d0                             |  14|          3|   32|         96|
    |u_col2_d1                             |  26|          5|   32|        160|
    |v_col1_address0                       |  20|          4|    8|         32|
    |v_col1_address1                       |  20|          4|    8|         32|
    |v_col1_d0                             |  20|          4|   32|        128|
    |v_col1_d1                             |  20|          4|   32|        128|
    |v_col2_address0                       |  20|          4|    8|         32|
    |v_col2_address1                       |  20|          4|    8|         32|
    |v_col2_d0                             |  14|          3|   32|         96|
    |v_col2_d1                             |  20|          4|   32|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1192|        242| 1424|       5474|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln1608_reg_2515                     |   8|   0|    8|          0|
    |add_ln1609_reg_2424                     |   8|   0|    8|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |col_swap_reg_2066                       |   1|   0|    1|          0|
    |d1_i_1_reg_2176                         |   8|   0|    8|          0|
    |d2_i_1_reg_2168                         |   8|   0|    8|          0|
    |d2_i_1_reg_2168_pp0_iter1_reg           |   8|   0|    8|          0|
    |diag_w_out_load_reg_2148                |  32|   0|   32|          0|
    |diag_x_out_load_reg_2153                |  32|   0|   32|          0|
    |diag_y_out_load_reg_2158                |  32|   0|   32|          0|
    |diag_z_out_load_reg_2163                |  32|   0|   32|          0|
    |icmp_ln1362_reg_1949                    |   1|   0|    1|          0|
    |icmp_ln1384_reg_1953                    |   1|   0|    1|          0|
    |icmp_ln1417_reg_2244                    |   1|   0|    1|          0|
    |icmp_ln1467_reg_2249                    |   1|   0|    1|          0|
    |icmp_ln1467_reg_2249_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln1494_reg_2261                    |   1|   0|    1|          0|
    |icmp_ln1525_reg_2301                    |   1|   0|    1|          0|
    |idxprom112_cast_reg_1921                |   7|   0|    7|          0|
    |idxprom116_cast2_reg_1911               |   6|   0|    6|          0|
    |idxprom116_cast_reg_1916                |   7|   0|    7|          0|
    |indvar_flatten_fu_122                   |   8|   0|    8|          0|
    |indvars_iv_next388_reg_1942             |   4|   0|    4|          0|
    |off_px_fu_114                           |   4|   0|    4|          0|
    |px_1_reg_1926                           |   4|   0|    4|          0|
    |px_fu_118                               |   4|   0|    4|          0|
    |reg_866                                 |  32|   0|   32|          0|
    |reg_871                                 |  32|   0|   32|          0|
    |reg_876                                 |  32|   0|   32|          0|
    |reg_881                                 |  32|   0|   32|          0|
    |reg_886                                 |  32|   0|   32|          0|
    |reg_891                                 |  32|   0|   32|          0|
    |reg_896                                 |  32|   0|   32|          0|
    |reg_901                                 |  32|   0|   32|          0|
    |reg_906                                 |  32|   0|   32|          0|
    |reg_911                                 |  32|   0|   32|          0|
    |reg_916                                 |  32|   0|   32|          0|
    |reg_921                                 |  32|   0|   32|          0|
    |reg_926                                 |  32|   0|   32|          0|
    |reg_931                                 |  32|   0|   32|          0|
    |s_col1_addr_2_reg_2379                  |   8|   0|    8|          0|
    |s_col1_addr_2_reg_2379_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col1_addr_3_reg_2384                  |   8|   0|    8|          0|
    |s_col1_addr_3_reg_2384_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col1_addr_5_reg_2499                  |   8|   0|    8|          0|
    |s_col1_addr_5_reg_2499_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col1_addr_6_reg_2504                  |   8|   0|    8|          0|
    |s_col1_addr_6_reg_2504_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col2_addr_2_reg_2389                  |   8|   0|    8|          0|
    |s_col2_addr_2_reg_2389_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col2_addr_3_reg_2394                  |   8|   0|    8|          0|
    |s_col2_addr_3_reg_2394_pp0_iter2_reg    |   8|   0|    8|          0|
    |s_col2_addr_5_reg_2509                  |   8|   0|    8|          0|
    |s_col2_addr_6_reg_2583                  |   8|   0|    8|          0|
    |s_col2_addr_6_reg_2583_pp0_iter3_reg    |   8|   0|    8|          0|
    |select_ln1362_2_reg_2309                |   1|   0|    1|          0|
    |select_ln1362_2_reg_2309_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln1362_4_reg_1988                |   1|   0|    1|          0|
    |select_ln1362_6_reg_1992                |   1|   0|    1|          0|
    |select_ln1362_reg_1960                  |   4|   0|    4|          0|
    |sub_ln1590_reg_2105                     |   6|   0|    8|          2|
    |sub_ln1590_reg_2105_pp0_iter1_reg       |   6|   0|    8|          2|
    |trunc_ln1362_2_reg_2111                 |   3|   0|    3|          0|
    |u_col2_addr_1_reg_2399                  |   8|   0|    8|          0|
    |u_col2_addr_4_reg_2520                  |   8|   0|    8|          0|
    |uw_new_load_1_reg_2269                  |  32|   0|   32|          0|
    |uw_new_load_1_reg_2269_pp0_iter1_reg    |  32|   0|   32|          0|
    |uw_new_load_reg_2081                    |  32|   0|   32|          0|
    |ux_new_load_1_reg_2285                  |  32|   0|   32|          0|
    |ux_new_load_1_reg_2285_pp0_iter1_reg    |  32|   0|   32|          0|
    |ux_new_load_reg_2087                    |  32|   0|   32|          0|
    |ux_out_sel_reg_2463                     |  32|   0|   32|          0|
    |uy_in_reg_2353                          |  32|   0|   32|          0|
    |uy_new_load_1_reg_2277                  |  32|   0|   32|          0|
    |uy_new_load_1_reg_2277_pp0_iter1_reg    |  32|   0|   32|          0|
    |uy_new_load_reg_2093                    |  32|   0|   32|          0|
    |uy_out_reg_2468                         |  32|   0|   32|          0|
    |uy_out_sel_reg_2578                     |  32|   0|   32|          0|
    |uz_in_reg_2347                          |  32|   0|   32|          0|
    |uz_new_load_1_reg_2293                  |  32|   0|   32|          0|
    |uz_new_load_1_reg_2293_pp0_iter1_reg    |  32|   0|   32|          0|
    |uz_new_load_reg_2099                    |  32|   0|   32|          0|
    |uz_out_reg_2474                         |  32|   0|   32|          0|
    |uz_out_sel_reg_2573                     |  32|   0|   32|          0|
    |v_col1_addr_1_reg_2404                  |   8|   0|    8|          0|
    |v_col1_addr_2_reg_2409                  |   8|   0|    8|          0|
    |v_col1_addr_4_reg_2525                  |   8|   0|    8|          0|
    |v_col1_addr_5_reg_2530                  |   8|   0|    8|          0|
    |v_col2_addr_1_reg_2414                  |   8|   0|    8|          0|
    |v_col2_addr_2_reg_2419                  |   8|   0|    8|          0|
    |v_col2_addr_4_reg_2535                  |   8|   0|    8|          0|
    |v_col2_addr_4_reg_2535_pp0_iter2_reg    |   8|   0|    8|          0|
    |v_col2_addr_5_reg_2588                  |   8|   0|    8|          0|
    |vw_in_reg_2342                          |  32|   0|   32|          0|
    |vw_new_load_reg_2116                    |  32|   0|   32|          0|
    |vw_out_reg_2457                         |  32|   0|   32|          0|
    |vx_in_reg_2337                          |  32|   0|   32|          0|
    |vx_new_load_reg_2124                    |  32|   0|   32|          0|
    |vx_out_reg_2480                         |  32|   0|   32|          0|
    |vx_out_sel_reg_2568                     |  32|   0|   32|          0|
    |vy_in_reg_2331                          |  32|   0|   32|          0|
    |vy_new_load_reg_2132                    |  32|   0|   32|          0|
    |vy_out_sel_reg_2486                     |  32|   0|   32|          0|
    |vy_out_sel_reg_2486_pp0_iter2_reg       |  32|   0|   32|          0|
    |vz_in_reg_2325                          |  32|   0|   32|          0|
    |vz_new_load_reg_2140                    |  32|   0|   32|          0|
    |vz_out_sel_reg_2493                     |  32|   0|   32|          0|
    |vz_out_sel_reg_2493_pp0_iter2_reg       |  32|   0|   32|          0|
    |w_in_reg_2374                           |  32|   0|   32|          0|
    |w_int1_1_reg_2429                       |  32|   0|   32|          0|
    |w_int2_1_reg_2540                       |  32|   0|   32|          0|
    |w_out_1_reg_2593                        |  32|   0|   32|          0|
    |x_in_reg_2369                           |  32|   0|   32|          0|
    |x_int1_1_reg_2436                       |  32|   0|   32|          0|
    |x_int2_1_reg_2547                       |  32|   0|   32|          0|
    |x_out_1_reg_2599                        |  32|   0|   32|          0|
    |x_out_sel_reg_2619                      |  32|   0|   32|          0|
    |y_in_reg_2364                           |  32|   0|   32|          0|
    |y_int1_1_reg_2443                       |  32|   0|   32|          0|
    |y_int2_1_reg_2554                       |  32|   0|   32|          0|
    |y_out_sel_reg_2612                      |  32|   0|   32|          0|
    |z_in_reg_2359                           |  32|   0|   32|          0|
    |z_int1_1_reg_2450                       |  32|   0|   32|          0|
    |z_int2_1_reg_2561                       |  32|   0|   32|          0|
    |z_out_sel_reg_2605                      |  32|   0|   32|          0|
    |z_out_sel_reg_2605_pp0_iter3_reg        |  32|   0|   32|          0|
    |icmp_ln1362_reg_1949                    |  64|  32|    1|          0|
    |icmp_ln1525_reg_2301                    |  64|  32|    1|          0|
    |s_col2_addr_5_reg_2509                  |  64|  32|    8|          0|
    |select_ln1362_4_reg_1988                |  64|  32|    1|          0|
    |select_ln1362_6_reg_1992                |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2895| 160| 2591|          4|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_off_diag_px_off_diag_loop|  return value|
|empty_113            |   in|    4|     ap_none|                                                                 empty_113|        scalar|
|diag1_i_address0     |  out|    4|   ap_memory|                                                                   diag1_i|         array|
|diag1_i_ce0          |  out|    1|   ap_memory|                                                                   diag1_i|         array|
|diag1_i_q0           |   in|   32|   ap_memory|                                                                   diag1_i|         array|
|diag1_i_address1     |  out|    4|   ap_memory|                                                                   diag1_i|         array|
|diag1_i_ce1          |  out|    1|   ap_memory|                                                                   diag1_i|         array|
|diag1_i_q1           |   in|   32|   ap_memory|                                                                   diag1_i|         array|
|diag2_i_address0     |  out|    4|   ap_memory|                                                                   diag2_i|         array|
|diag2_i_ce0          |  out|    1|   ap_memory|                                                                   diag2_i|         array|
|diag2_i_q0           |   in|   32|   ap_memory|                                                                   diag2_i|         array|
|diag2_i_address1     |  out|    4|   ap_memory|                                                                   diag2_i|         array|
|diag2_i_ce1          |  out|    1|   ap_memory|                                                                   diag2_i|         array|
|diag2_i_q1           |   in|   32|   ap_memory|                                                                   diag2_i|         array|
|idxprom135_cast      |   in|    4|     ap_none|                                                           idxprom135_cast|        scalar|
|bound                |   in|    8|     ap_none|                                                                     bound|        scalar|
|num_processors       |   in|    4|     ap_none|                                                            num_processors|        scalar|
|idxprom112           |   in|    3|     ap_none|                                                                idxprom112|        scalar|
|uw_new_address0      |  out|    3|   ap_memory|                                                                    uw_new|         array|
|uw_new_ce0           |  out|    1|   ap_memory|                                                                    uw_new|         array|
|uw_new_q0            |   in|   32|   ap_memory|                                                                    uw_new|         array|
|uw_new_address1      |  out|    3|   ap_memory|                                                                    uw_new|         array|
|uw_new_ce1           |  out|    1|   ap_memory|                                                                    uw_new|         array|
|uw_new_q1            |   in|   32|   ap_memory|                                                                    uw_new|         array|
|ux_new_address0      |  out|    3|   ap_memory|                                                                    ux_new|         array|
|ux_new_ce0           |  out|    1|   ap_memory|                                                                    ux_new|         array|
|ux_new_q0            |   in|   32|   ap_memory|                                                                    ux_new|         array|
|ux_new_address1      |  out|    3|   ap_memory|                                                                    ux_new|         array|
|ux_new_ce1           |  out|    1|   ap_memory|                                                                    ux_new|         array|
|ux_new_q1            |   in|   32|   ap_memory|                                                                    ux_new|         array|
|uy_new_address0      |  out|    3|   ap_memory|                                                                    uy_new|         array|
|uy_new_ce0           |  out|    1|   ap_memory|                                                                    uy_new|         array|
|uy_new_q0            |   in|   32|   ap_memory|                                                                    uy_new|         array|
|uy_new_address1      |  out|    3|   ap_memory|                                                                    uy_new|         array|
|uy_new_ce1           |  out|    1|   ap_memory|                                                                    uy_new|         array|
|uy_new_q1            |   in|   32|   ap_memory|                                                                    uy_new|         array|
|uz_new_address0      |  out|    3|   ap_memory|                                                                    uz_new|         array|
|uz_new_ce0           |  out|    1|   ap_memory|                                                                    uz_new|         array|
|uz_new_q0            |   in|   32|   ap_memory|                                                                    uz_new|         array|
|uz_new_address1      |  out|    3|   ap_memory|                                                                    uz_new|         array|
|uz_new_ce1           |  out|    1|   ap_memory|                                                                    uz_new|         array|
|uz_new_q1            |   in|   32|   ap_memory|                                                                    uz_new|         array|
|idxprom116           |   in|    3|     ap_none|                                                                idxprom116|        scalar|
|vw_new_address0      |  out|    3|   ap_memory|                                                                    vw_new|         array|
|vw_new_ce0           |  out|    1|   ap_memory|                                                                    vw_new|         array|
|vw_new_q0            |   in|   32|   ap_memory|                                                                    vw_new|         array|
|vx_new_address0      |  out|    3|   ap_memory|                                                                    vx_new|         array|
|vx_new_ce0           |  out|    1|   ap_memory|                                                                    vx_new|         array|
|vx_new_q0            |   in|   32|   ap_memory|                                                                    vx_new|         array|
|vy_new_address0      |  out|    3|   ap_memory|                                                                    vy_new|         array|
|vy_new_ce0           |  out|    1|   ap_memory|                                                                    vy_new|         array|
|vy_new_q0            |   in|   32|   ap_memory|                                                                    vy_new|         array|
|vz_new_address0      |  out|    3|   ap_memory|                                                                    vz_new|         array|
|vz_new_ce0           |  out|    1|   ap_memory|                                                                    vz_new|         array|
|vz_new_q0            |   in|   32|   ap_memory|                                                                    vz_new|         array|
|diag_w_out_address0  |  out|    3|   ap_memory|                                                                diag_w_out|         array|
|diag_w_out_ce0       |  out|    1|   ap_memory|                                                                diag_w_out|         array|
|diag_w_out_q0        |   in|   32|   ap_memory|                                                                diag_w_out|         array|
|diag_x_out_address0  |  out|    3|   ap_memory|                                                                diag_x_out|         array|
|diag_x_out_ce0       |  out|    1|   ap_memory|                                                                diag_x_out|         array|
|diag_x_out_q0        |   in|   32|   ap_memory|                                                                diag_x_out|         array|
|diag_y_out_address0  |  out|    3|   ap_memory|                                                                diag_y_out|         array|
|diag_y_out_ce0       |  out|    1|   ap_memory|                                                                diag_y_out|         array|
|diag_y_out_q0        |   in|   32|   ap_memory|                                                                diag_y_out|         array|
|diag_z_out_address0  |  out|    3|   ap_memory|                                                                diag_z_out|         array|
|diag_z_out_ce0       |  out|    1|   ap_memory|                                                                diag_z_out|         array|
|diag_z_out_q0        |   in|   32|   ap_memory|                                                                diag_z_out|         array|
|s_col1_address0      |  out|    8|   ap_memory|                                                                    s_col1|         array|
|s_col1_ce0           |  out|    1|   ap_memory|                                                                    s_col1|         array|
|s_col1_we0           |  out|    1|   ap_memory|                                                                    s_col1|         array|
|s_col1_d0            |  out|   32|   ap_memory|                                                                    s_col1|         array|
|s_col1_q0            |   in|   32|   ap_memory|                                                                    s_col1|         array|
|s_col1_address1      |  out|    8|   ap_memory|                                                                    s_col1|         array|
|s_col1_ce1           |  out|    1|   ap_memory|                                                                    s_col1|         array|
|s_col1_we1           |  out|    1|   ap_memory|                                                                    s_col1|         array|
|s_col1_d1            |  out|   32|   ap_memory|                                                                    s_col1|         array|
|s_col1_q1            |   in|   32|   ap_memory|                                                                    s_col1|         array|
|s_col2_address0      |  out|    8|   ap_memory|                                                                    s_col2|         array|
|s_col2_ce0           |  out|    1|   ap_memory|                                                                    s_col2|         array|
|s_col2_we0           |  out|    1|   ap_memory|                                                                    s_col2|         array|
|s_col2_d0            |  out|   32|   ap_memory|                                                                    s_col2|         array|
|s_col2_q0            |   in|   32|   ap_memory|                                                                    s_col2|         array|
|s_col2_address1      |  out|    8|   ap_memory|                                                                    s_col2|         array|
|s_col2_ce1           |  out|    1|   ap_memory|                                                                    s_col2|         array|
|s_col2_we1           |  out|    1|   ap_memory|                                                                    s_col2|         array|
|s_col2_d1            |  out|   32|   ap_memory|                                                                    s_col2|         array|
|s_col2_q1            |   in|   32|   ap_memory|                                                                    s_col2|         array|
|u_col1_address0      |  out|    8|   ap_memory|                                                                    u_col1|         array|
|u_col1_ce0           |  out|    1|   ap_memory|                                                                    u_col1|         array|
|u_col1_we0           |  out|    1|   ap_memory|                                                                    u_col1|         array|
|u_col1_d0            |  out|   32|   ap_memory|                                                                    u_col1|         array|
|u_col1_q0            |   in|   32|   ap_memory|                                                                    u_col1|         array|
|u_col1_address1      |  out|    8|   ap_memory|                                                                    u_col1|         array|
|u_col1_ce1           |  out|    1|   ap_memory|                                                                    u_col1|         array|
|u_col1_we1           |  out|    1|   ap_memory|                                                                    u_col1|         array|
|u_col1_d1            |  out|   32|   ap_memory|                                                                    u_col1|         array|
|u_col1_q1            |   in|   32|   ap_memory|                                                                    u_col1|         array|
|u_col2_address0      |  out|    8|   ap_memory|                                                                    u_col2|         array|
|u_col2_ce0           |  out|    1|   ap_memory|                                                                    u_col2|         array|
|u_col2_we0           |  out|    1|   ap_memory|                                                                    u_col2|         array|
|u_col2_d0            |  out|   32|   ap_memory|                                                                    u_col2|         array|
|u_col2_q0            |   in|   32|   ap_memory|                                                                    u_col2|         array|
|u_col2_address1      |  out|    8|   ap_memory|                                                                    u_col2|         array|
|u_col2_ce1           |  out|    1|   ap_memory|                                                                    u_col2|         array|
|u_col2_we1           |  out|    1|   ap_memory|                                                                    u_col2|         array|
|u_col2_d1            |  out|   32|   ap_memory|                                                                    u_col2|         array|
|u_col2_q1            |   in|   32|   ap_memory|                                                                    u_col2|         array|
|v_col1_address0      |  out|    8|   ap_memory|                                                                    v_col1|         array|
|v_col1_ce0           |  out|    1|   ap_memory|                                                                    v_col1|         array|
|v_col1_we0           |  out|    1|   ap_memory|                                                                    v_col1|         array|
|v_col1_d0            |  out|   32|   ap_memory|                                                                    v_col1|         array|
|v_col1_q0            |   in|   32|   ap_memory|                                                                    v_col1|         array|
|v_col1_address1      |  out|    8|   ap_memory|                                                                    v_col1|         array|
|v_col1_ce1           |  out|    1|   ap_memory|                                                                    v_col1|         array|
|v_col1_we1           |  out|    1|   ap_memory|                                                                    v_col1|         array|
|v_col1_d1            |  out|   32|   ap_memory|                                                                    v_col1|         array|
|v_col1_q1            |   in|   32|   ap_memory|                                                                    v_col1|         array|
|v_col2_address0      |  out|    8|   ap_memory|                                                                    v_col2|         array|
|v_col2_ce0           |  out|    1|   ap_memory|                                                                    v_col2|         array|
|v_col2_we0           |  out|    1|   ap_memory|                                                                    v_col2|         array|
|v_col2_d0            |  out|   32|   ap_memory|                                                                    v_col2|         array|
|v_col2_q0            |   in|   32|   ap_memory|                                                                    v_col2|         array|
|v_col2_address1      |  out|    8|   ap_memory|                                                                    v_col2|         array|
|v_col2_ce1           |  out|    1|   ap_memory|                                                                    v_col2|         array|
|v_col2_we1           |  out|    1|   ap_memory|                                                                    v_col2|         array|
|v_col2_d1            |  out|   32|   ap_memory|                                                                    v_col2|         array|
|v_col2_q1            |   in|   32|   ap_memory|                                                                    v_col2|         array|
|sub_ln1589           |   in|    8|     ap_none|                                                                sub_ln1589|        scalar|
|sub_ln1606           |   in|    8|     ap_none|                                                                sub_ln1606|        scalar|
|empty                |   in|    1|     ap_none|                                                                     empty|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

