
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    DESKTOP-C6MTIST
Date:        Sat May 02 16:23:55 2020
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log EKB_top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr"

Running: synthesis in foreground



Running EKB_top_syn|synthesis


Running: compile (Compile) on EKB_top_syn|synthesis
# Sat May 02 16:23:55 2020


Running: compile_flow (Compile Process) on EKB_top_syn|synthesis
# Sat May 02 16:23:55 2020


Running: compiler (Compile Input) on EKB_top_syn|synthesis
# Sat May 02 16:23:55 2020

Copied G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\synwork\EKB_top_comp.srs to G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srs


compiler completed
# Sat May 02 16:23:57 2020

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on EKB_top_syn|synthesis
# Sat May 02 16:23:57 2020


multi_srs_gen completed
# Sat May 02 16:23:57 2020

Return Code: 0
Run Time:00h:00m:00s

Copied G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\synwork\EKB_top_mult.srs to G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srs

Complete: Compile Process on EKB_top_syn|synthesis


Running: premap (Pre-mapping) on EKB_top_syn|synthesis
# Sat May 02 16:23:57 2020


premap completed
# Sat May 02 16:23:58 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Compile on EKB_top_syn|synthesis


Running: map (Map) on EKB_top_syn|synthesis
# Sat May 02 16:23:58 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on EKB_top_syn|synthesis
# Sat May 02 16:23:58 2020

Copied G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\synwork\EKB_top_m.srm to G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srm


fpga_mapper completed
# Sat May 02 16:23:59 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on EKB_top_syn|synthesis

Complete: Logic Synthesis on EKB_top_syn|synthesis

TCL script complete: "EKB_top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

