<!DOCTYPE HTML>
<!--
	Miniport by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Miniport by HTML5 UP</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
	</head>
	<body class="is-preload">

		<!-- Nav -->
			<nav id="nav">
				<ul class="container">
					<li><a href="index.html#projects">Back Home</a></li>
				</ul>
				</ul>
			</nav>

		<!-- Work -->
			<article id="work" class="wrapper style2">
				<div class="container">
					<header>
						<h2></h2>
						<p>Heterogeneous chips that combine CPUs and FPGAs can distribute processing so that the algorithm tasks are mapped onto the most suitable processing element. New software-defined high-level design environments for these chips use general purpose languages such as C++ and OpenCL for hardware and interface generation without the need for register transfer language expertise. These advances in hardware compilers have resulted in significant increases in FPGA design productivity. In this research, we investigate how to enhance an existing frameworks to reduce overheads and enable the utilization of all the available CPU cores in parallel with the FPGA hardware accelerators. I</p>
					</header>
					<div class="row aln-center">
						<div class="col-4 col-6-medium col-12-small">
							<section class="box style1">
								<span class="icon featured fa-comments"></span>
								<h3>Learn about ENEAC (ENergy Efficient Adaptive Computing with multi-grain heterogeneous architectures)</h3>
								<hr>Nunez-Yanez, J., Amiri, S., Hosseinabady, M. et al., '<a href=https://link.springer.com/article/10.1007/s11227-018-2367-9> Simultaneous multiprocessing in a software-defined heterogeneous FPGA</a>', J Supercomput 75, 4078–4095 (2019).
								<hr>Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suárez, Jose Nunez-Yanez><a href=https://www.sciencedirect.com/science/article/pii/S1383762119300918>Exploring heterogeneous scheduling for edge computing with CPU and FPGA MPSoCs</a>Journal of Systems Architecture,Volume 98,2019
								<hr>Andrés Rodríguez, Angeles Navarro, Kris Nikov, Jose Nunez-Yanez, Rubén Gran, Darío Suárez Gracia, Rafael Asenjo<a href=https://www.sciencedirect.com/science/article/pii/S1383762122000042>Lightweight asynchronous scheduling in heterogeneous reconfigurable systems,</a>Journal of Systems Architecture,Volume 124,2022.
							</section> 
						</div>
						<div class="col-4 col-6-medium col-12-small">
							<section class="box style1">
								<span class="icon featured fa-comments"></span>
								<h3>Check the github</h3>
								<hr><a href=https://github.com/eejlny/ENEAC>ENEAC project</a>'
							</section> 
						</div>
					</div>
					<footer>
						<p>Want to know more? Contact us with your requirements</p>
						<a href=https://liu.se/en/employee/josnu02>Contact</a>
					</footer>
				</div>
			</article>
		

		

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>