# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EEE3163.srcs/sources_1/new/data_path_control.vhd" \
"../../../../EEE3163.srcs/sources_1/new/latch.vhd" \
"../../../../EEE3163.srcs/sources_1/new/mux.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../EEE3163.srcs/sources_1/new/address_decoder.vhd" \

vhdl xil_defaultlib  \
"../../../../EEE3163.srcs/sim_1/new/tb_data_path_control.vhd" \

# Do not sort compile order
nosort
