# flexible_-MUX-_SV
This SystemVerilog module implements a 16:1 multiplexer (MUX) using parameterized width and depth. The design allows for flexible data width (default 32-bit) and input depth (default 16), making it reusable 
