[INF:CM0023] Creating log file ../../build/regression/ParamTypespec2/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<168> s<167> l<1:1> el<1:0>
n<> u<2> t<Package> p<57> s<3> l<1:1> el<1:8>
n<prim_esc_pkg> u<3> t<StringConst> p<57> s<26> l<1:9> el<1:21>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<21> s<13> l<2:18> el<2:24>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
n<esc_p> u<10> t<StringConst> p<11> l<3:11> el<3:16>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:11> el<3:16>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:11> el<3:16>
n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<3:5> el<3:17>
n<> u<14> t<IntVec_TypeLogic> p<15> l<4:5> el<4:10>
n<> u<15> t<Data_type> p<16> c<14> l<4:5> el<4:10>
n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<4:5> el<4:10>
n<esc_n> u<17> t<StringConst> p<18> l<4:11> el<4:16>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<4:11> el<4:16>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<4:11> el<4:16>
n<> u<20> t<Struct_union_member> p<21> c<16> l<4:5> el<4:17>
n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:11> el<5:4>
n<esc_tx_t> u<22> t<StringConst> p<23> l<5:5> el<5:13>
n<> u<23> t<Type_declaration> p<24> c<21> l<2:3> el<5:14>
n<> u<24> t<Data_declaration> p<25> c<23> l<2:3> el<5:14>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:3> el<5:14>
n<> u<26> t<Package_item> p<57> c<25> s<54> l<2:3> el<5:14>
n<esc_tx_t> u<27> t<StringConst> p<28> l<7:13> el<7:21>
n<> u<28> t<Data_type> p<29> c<27> l<7:13> el<7:21>
n<> u<29> t<Data_type_or_implicit> p<52> c<28> s<51> l<7:13> el<7:21>
n<ESC_TX_DEFAULT> u<30> t<StringConst> p<50> s<49> l<7:22> el<7:36>
n<esc_p> u<31> t<StringConst> p<32> l<7:41> el<7:46>
n<> u<32> t<Structure_pattern_key> p<43> c<31> s<36> l<7:41> el<7:46>
n<> u<33> t<Number_1Tickb0> p<34> l<7:49> el<7:53>
n<> u<34> t<Primary_literal> p<35> c<33> l<7:49> el<7:53>
n<> u<35> t<Primary> p<36> c<34> l<7:49> el<7:53>
n<> u<36> t<Expression> p<43> c<35> s<38> l<7:49> el<7:53>
n<esc_n> u<37> t<StringConst> p<38> l<8:41> el<8:46>
n<> u<38> t<Structure_pattern_key> p<43> c<37> s<42> l<8:41> el<8:46>
n<> u<39> t<Number_1Tickb1> p<40> l<8:49> el<8:53>
n<> u<40> t<Primary_literal> p<41> c<39> l<8:49> el<8:53>
n<> u<41> t<Primary> p<42> c<40> l<8:49> el<8:53>
n<> u<42> t<Expression> p<43> c<41> l<8:49> el<8:53>
n<> u<43> t<Assignment_pattern> p<44> c<32> l<7:39> el<8:54>
n<> u<44> t<Assignment_pattern_expression> p<45> c<43> l<7:39> el<8:54>
n<> u<45> t<Constant_assignment_pattern_expression> p<46> c<44> l<7:39> el<8:54>
n<> u<46> t<Constant_primary> p<47> c<45> l<7:39> el<8:54>
n<> u<47> t<Constant_expression> p<48> c<46> l<7:39> el<8:54>
n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<7:39> el<8:54>
n<> u<49> t<Constant_param_expression> p<50> c<48> l<7:39> el<8:54>
n<> u<50> t<Param_assignment> p<51> c<30> l<7:22> el<8:54>
n<> u<51> t<List_of_param_assignments> p<52> c<50> l<7:22> el<8:54>
n<> u<52> t<Parameter_declaration> p<53> c<29> l<7:3> el<8:54>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<7:3> el<8:55>
n<> u<54> t<Package_item> p<57> c<53> s<56> l<7:3> el<8:55>
n<prim_esc_pkg> u<55> t<StringConst> p<57> l<10:14> el<10:26>
n<> u<56> t<Endpackage> p<57> s<55> l<10:1> el<10:11>
n<> u<57> t<Package_declaration> p<58> c<2> l<1:1> el<10:26>
n<> u<58> t<Description> p<167> c<57> s<115> l<1:1> el<10:26>
n<> u<59> t<Module_keyword> p<91> s<60> l<12:1> el<12:7>
n<nmi_gen> u<60> t<StringConst> p<91> s<63> l<12:8> el<12:15>
n<prim_esc_pkg> u<61> t<StringConst> p<62> l<13:11> el<13:23>
n<> u<62> t<Package_import_item> p<63> c<61> l<13:11> el<13:26>
n<> u<63> t<Package_import_declaration> p<91> c<62> s<90> l<13:4> el<13:27>
n<> u<64> t<PortDir_Inp> p<79> s<78> l<15:4> el<15:9>
n<esc_tx_t> u<65> t<StringConst> p<76> s<75> l<15:10> el<15:18>
n<2> u<66> t<IntConst> p<67> l<15:20> el<15:21>
n<> u<67> t<Primary_literal> p<68> c<66> l<15:20> el<15:21>
n<> u<68> t<Constant_primary> p<69> c<67> l<15:20> el<15:21>
n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<15:20> el<15:21>
n<0> u<70> t<IntConst> p<71> l<15:22> el<15:23>
n<> u<71> t<Primary_literal> p<72> c<70> l<15:22> el<15:23>
n<> u<72> t<Constant_primary> p<73> c<71> l<15:22> el<15:23>
n<> u<73> t<Constant_expression> p<74> c<72> l<15:22> el<15:23>
n<> u<74> t<Constant_range> p<75> c<69> l<15:20> el<15:23>
n<> u<75> t<Packed_dimension> p<76> c<74> l<15:19> el<15:24>
n<> u<76> t<Data_type> p<77> c<65> l<15:10> el<15:24>
n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<15:10> el<15:24>
n<> u<78> t<Net_port_type> p<79> c<77> l<15:10> el<15:24>
n<> u<79> t<Net_port_header> p<81> c<64> s<80> l<15:4> el<15:24>
n<a> u<80> t<StringConst> p<81> l<15:25> el<15:26>
n<> u<81> t<Ansi_port_declaration> p<90> c<79> s<89> l<15:4> el<15:26>
n<> u<82> t<PortDir_Out> p<87> s<86> l<16:4> el<16:10>
n<> u<83> t<IntegerAtomType_Int> p<84> l<16:11> el<16:14>
n<> u<84> t<Data_type> p<85> c<83> l<16:11> el<16:14>
n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<16:11> el<16:14>
n<> u<86> t<Net_port_type> p<87> c<85> l<16:11> el<16:14>
n<> u<87> t<Net_port_header> p<89> c<82> s<88> l<16:4> el<16:14>
n<x> u<88> t<StringConst> p<89> l<16:15> el<16:16>
n<> u<89> t<Ansi_port_declaration> p<90> c<87> l<16:4> el<16:16>
n<> u<90> t<List_of_port_declarations> p<91> c<81> l<14:1> el<17:2>
n<> u<91> t<Module_ansi_header> p<114> c<59> s<113> l<12:1> el<17:3>
n<x> u<92> t<StringConst> p<93> l<18:11> el<18:12>
n<> u<93> t<Ps_or_hierarchical_identifier> p<96> c<92> s<95> l<18:11> el<18:12>
n<> u<94> t<Constant_bit_select> p<95> l<18:13> el<18:13>
n<> u<95> t<Constant_select> p<96> c<94> l<18:13> el<18:13>
n<> u<96> t<Net_lvalue> p<108> c<93> s<107> l<18:11> el<18:12>
n<> u<97> t<IntegerAtomType_Int> p<98> l<18:15> el<18:18>
n<> u<98> t<Integer_type> p<99> c<97> l<18:15> el<18:18>
n<> u<99> t<Simple_type> p<100> c<98> l<18:15> el<18:18>
n<> u<100> t<Casting_type> p<105> c<99> s<104> l<18:15> el<18:18>
n<a> u<101> t<StringConst> p<102> l<18:20> el<18:21>
n<> u<102> t<Primary_literal> p<103> c<101> l<18:20> el<18:21>
n<> u<103> t<Primary> p<104> c<102> l<18:20> el<18:21>
n<> u<104> t<Expression> p<105> c<103> l<18:20> el<18:21>
n<> u<105> t<Cast> p<106> c<100> l<18:15> el<18:22>
n<> u<106> t<Primary> p<107> c<105> l<18:15> el<18:22>
n<> u<107> t<Expression> p<108> c<106> l<18:15> el<18:22>
n<> u<108> t<Net_assignment> p<109> c<96> l<18:11> el<18:22>
n<> u<109> t<List_of_net_assignments> p<110> c<108> l<18:11> el<18:22>
n<> u<110> t<Continuous_assign> p<111> c<109> l<18:4> el<18:23>
n<> u<111> t<Module_common_item> p<112> c<110> l<18:4> el<18:23>
n<> u<112> t<Module_or_generate_item> p<113> c<111> l<18:4> el<18:23>
n<> u<113> t<Non_port_module_item> p<114> c<112> l<18:4> el<18:23>
n<> u<114> t<Module_declaration> p<115> c<91> l<12:1> el<19:10>
n<> u<115> t<Description> p<167> c<114> s<166> l<12:1> el<19:10>
n<> u<116> t<Module_keyword> p<127> s<117> l<21:1> el<21:7>
n<top> u<117> t<StringConst> p<127> s<126> l<21:8> el<21:11>
n<> u<118> t<PortDir_Out> p<123> s<122> l<21:12> el<21:18>
n<> u<119> t<IntegerAtomType_Int> p<120> l<21:19> el<21:22>
n<> u<120> t<Data_type> p<121> c<119> l<21:19> el<21:22>
n<> u<121> t<Data_type_or_implicit> p<122> c<120> l<21:19> el<21:22>
n<> u<122> t<Net_port_type> p<123> c<121> l<21:19> el<21:22>
n<> u<123> t<Net_port_header> p<125> c<118> s<124> l<21:12> el<21:22>
n<o> u<124> t<StringConst> p<125> l<21:23> el<21:24>
n<> u<125> t<Ansi_port_declaration> p<126> c<123> l<21:12> el<21:24>
n<> u<126> t<List_of_port_declarations> p<127> c<125> l<21:11> el<21:25>
n<> u<127> t<Module_ansi_header> p<165> c<116> s<164> l<21:1> el<21:26>
n<nmi_gen> u<128> t<StringConst> p<162> s<161> l<22:4> el<22:11>
n<u_nmi_gen> u<129> t<StringConst> p<130> l<22:12> el<22:21>
n<> u<130> t<Name_of_instance> p<161> c<129> s<160> l<22:12> el<22:21>
n<a> u<131> t<StringConst> p<151> s<149> l<23:8> el<23:9>
n<3> u<132> t<IntConst> p<133> l<23:11> el<23:12>
n<> u<133> t<Primary_literal> p<134> c<132> l<23:11> el<23:12>
n<> u<134> t<Primary> p<135> c<133> l<23:11> el<23:12>
n<> u<135> t<Expression> p<146> c<134> s<145> l<23:11> el<23:12>
n<prim_esc_pkg> u<136> t<StringConst> p<137> l<23:13> el<23:25>
n<> u<137> t<Class_type> p<138> c<136> l<23:13> el<23:25>
n<> u<138> t<Class_scope> p<142> c<137> s<139> l<23:13> el<23:27>
n<ESC_TX_DEFAULT> u<139> t<StringConst> p<142> s<141> l<23:27> el<23:41>
n<> u<140> t<Bit_select> p<141> l<23:41> el<23:41>
n<> u<141> t<Select> p<142> c<140> l<23:41> el<23:41>
n<> u<142> t<Complex_func_call> p<143> c<138> l<23:13> el<23:41>
n<> u<143> t<Primary> p<144> c<142> l<23:13> el<23:41>
n<> u<144> t<Expression> p<145> c<143> l<23:13> el<23:41>
n<> u<145> t<Concatenation> p<146> c<144> l<23:12> el<23:42>
n<> u<146> t<Multiple_concatenation> p<147> c<135> l<23:10> el<23:43>
n<> u<147> t<Primary> p<148> c<146> l<23:10> el<23:43>
n<> u<148> t<Expression> p<151> c<147> s<150> l<23:10> el<23:43>
n<> u<149> t<OpenParens> p<151> s<148> l<23:9> el<23:10>
n<> u<150> t<CloseParens> p<151> l<23:43> el<23:44>
n<> u<151> t<Named_port_connection> p<160> c<131> s<159> l<23:7> el<23:44>
n<x> u<152> t<StringConst> p<159> s<157> l<24:8> el<24:9>
n<o> u<153> t<StringConst> p<154> l<24:10> el<24:11>
n<> u<154> t<Primary_literal> p<155> c<153> l<24:10> el<24:11>
n<> u<155> t<Primary> p<156> c<154> l<24:10> el<24:11>
n<> u<156> t<Expression> p<159> c<155> s<158> l<24:10> el<24:11>
n<> u<157> t<OpenParens> p<159> s<156> l<24:9> el<24:10>
n<> u<158> t<CloseParens> p<159> l<24:11> el<24:12>
n<> u<159> t<Named_port_connection> p<160> c<152> l<24:7> el<24:12>
n<> u<160> t<List_of_port_connections> p<161> c<151> l<23:7> el<24:12>
n<> u<161> t<Hierarchical_instance> p<162> c<130> l<22:12> el<25:5>
n<> u<162> t<Module_instantiation> p<163> c<128> l<22:4> el<25:6>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<22:4> el<25:6>
n<> u<164> t<Non_port_module_item> p<165> c<163> l<22:4> el<25:6>
n<> u<165> t<Module_declaration> p<166> c<127> l<21:1> el<26:10>
n<> u<166> t<Description> p<167> c<165> l<21:1> el<26:10>
n<> u<167> t<Source_text> p<168> c<58> l<1:1> el<26:10>
n<> u<168> t<Top_level_rule> c<1> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "prim_esc_pkg".

[WRN:PA0205] dut.sv:12:1: No timescale set for "nmi_gen".

[WRN:PA0205] dut.sv:21:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "prim_esc_pkg".

[INF:CP0303] dut.sv:12:1: Compile module "work@nmi_gen".

[INF:CP0303] dut.sv:21:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:21:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamTypespec2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamTypespec2/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamTypespec2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiName:prim_esc_pkg
  |vpiFullName:prim_esc_pkg::
  |vpiParameter:
  \_parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:prim_esc_pkg::
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:prim_esc_pkg::
      |vpiParent:
      \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
      |vpiName:prim_esc_pkg::esc_tx_t
      |vpiInstance:
      \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
      |vpiParent:
      \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:prim_esc_pkg::
        |vpiName:esc_p
        |vpiTypespec:
        \_logic_typespec: , line:3:5, endln:3:10
          |vpiInstance:
          \_package: (prim_esc_pkg), file:
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:prim_esc_pkg::
        |vpiName:esc_n
        |vpiTypespec:
        \_logic_typespec: , line:4:5, endln:4:10
          |vpiInstance:
          \_package: (prim_esc_pkg), file:
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:10
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiName:ESC_TX_DEFAULT
    |vpiFullName:prim_esc_pkg::ESC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:7:22, endln:8:54, parent:prim_esc_pkg::
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiRhs:
    \_operation: , line:7:39, endln:8:54
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:49, endln:7:53
        |vpiPattern:
        \_constant: , line:7:49, endln:7:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_p), line:7:41, endln:7:46
          |vpiName:esc_p
      |vpiOperand:
      \_tagged_pattern: , line:8:49, endln:8:53
        |vpiPattern:
        \_constant: , line:8:49, endln:8:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_n), line:8:41, endln:8:46
          |vpiName:esc_n
    |vpiLhs:
    \_parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:prim_esc_pkg::
  |vpiTypedef:
  \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:prim_esc_pkg::
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:prim_esc_pkg
  |vpiParent:
  \_design: (work@top)
|uhdmtopPackages:
\_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiName:prim_esc_pkg
  |vpiFullName:prim_esc_pkg::
  |vpiParameter:
  \_parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:prim_esc_pkg::
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
      |vpiName:prim_esc_pkg::esc_tx_t
      |vpiInstance:
      \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
      |vpiParent:
      \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
        |vpiName:esc_p
        |vpiTypespec:
        \_logic_typespec: , line:3:5, endln:3:10
          |vpiInstance:
          \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
        |vpiName:esc_n
        |vpiTypespec:
        \_logic_typespec: , line:4:5, endln:4:10
          |vpiInstance:
          \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:10
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiName:ESC_TX_DEFAULT
    |vpiFullName:prim_esc_pkg::ESC_TX_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:7:22, endln:8:54, parent:prim_esc_pkg::
    |vpiParent:
    \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
    |vpiRhs:
    \_operation: , line:7:39, endln:8:54
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:49, endln:7:53
        |vpiPattern:
        \_constant: , line:7:49, endln:7:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_p), line:7:41, endln:7:46
          |vpiName:esc_p
      |vpiOperand:
      \_tagged_pattern: , line:8:49, endln:8:53
        |vpiPattern:
        \_constant: , line:8:49, endln:8:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_n), line:8:41, endln:8:46
          |vpiName:esc_n
    |vpiLhs:
    \_parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:prim_esc_pkg::
  |vpiTypedef:
  \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:prim_esc_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@nmi_gen
  |vpiParameter:
  \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
      |vpiParent:
      \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@nmi_gen
      |vpiName:prim_esc_pkg::esc_tx_t
      |vpiInstance:
      \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
      |vpiParent:
      \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@nmi_gen
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
        |vpiName:esc_p
        |vpiTypespec:
        \_logic_typespec: , line:3:5, endln:3:10, parent:esc_p
          |vpiParent:
          \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
          |vpiInstance:
          \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
          |vpiParent:
          \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
        |vpiParent:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
        |vpiName:esc_n
        |vpiTypespec:
        \_logic_typespec: , line:4:5, endln:4:10, parent:esc_n
          |vpiParent:
          \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
          |vpiInstance:
          \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
          |vpiParent:
          \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:10
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiName:ESC_TX_DEFAULT
    |vpiFullName:work@nmi_gen.ESC_TX_DEFAULT
    |vpiImported:prim_esc_pkg
  |vpiParamAssign:
  \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiRhs:
    \_operation: , line:7:39, endln:8:54
      |vpiParent:
      \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
      |vpiParent:
      \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:49, endln:7:53
        |vpiParent:
        \_operation: , line:7:39, endln:8:54
        |vpiPattern:
        \_constant: , line:7:49, endln:7:53
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_p), line:7:41, endln:7:46
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
          |vpiName:esc_p
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
      |vpiOperand:
      \_tagged_pattern: , line:8:49, endln:8:53
        |vpiParent:
        \_operation: , line:7:39, endln:8:54
        |vpiPattern:
        \_constant: , line:8:49, endln:8:53
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (esc_n), line:8:41, endln:8:46
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
          |vpiName:esc_n
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
    |vpiLhs:
    \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36
      |vpiParent:
      \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
      |vpiTypespec:
      \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
        |vpiParent:
        \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36
        |vpiName:prim_esc_pkg::esc_tx_t
        |vpiInstance:
        \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
        |vpiParent:
        \_parameter: (work@nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
          |vpiParent:
          \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
          |vpiName:esc_p
          |vpiTypespec:
          \_logic_typespec: , line:3:5, endln:3:10, parent:esc_p
            |vpiParent:
            \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
            |vpiInstance:
            \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
            |vpiParent:
            \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
          |vpiParent:
          \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen.ESC_TX_DEFAULT
          |vpiName:esc_n
          |vpiTypespec:
          \_logic_typespec: , line:4:5, endln:4:10, parent:esc_n
            |vpiParent:
            \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
            |vpiInstance:
            \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
            |vpiParent:
            \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:4
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:4
          |vpiRefEndColumnNo:10
      |vpiParent:
      \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
      |vpiParent:
      \_param_assign: , line:7:22, endln:8:54, parent:work@nmi_gen
      |vpiName:ESC_TX_DEFAULT
      |vpiFullName:work@nmi_gen.ESC_TX_DEFAULT
      |vpiImported:prim_esc_pkg
  |vpiTypedef:
  \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
  |vpiTypedef:
  \_import_typespec: (prim_esc_pkg), line:13:11, endln:13:26
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@nmi_gen
  |vpiNet:
  \_logic_net: (work@nmi_gen.a), line:15:25, endln:15:26, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiName:a
    |vpiFullName:work@nmi_gen.a
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@nmi_gen.x), line:16:15, endln:16:16, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiName:x
    |vpiFullName:work@nmi_gen.x
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (a), line:15:25, endln:15:26, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@nmi_gen.a), line:15:25, endln:15:26, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
  |vpiPort:
  \_port: (x), line:16:15, endln:16:16, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@nmi_gen.x), line:16:15, endln:16:16, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
    |vpiParent:
    \_module: work@nmi_gen (work@nmi_gen) dut.sv:12:1: , endln:19:10, parent:work@top
    |vpiRhs:
    \_operation: , line:18:15, endln:18:22
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
      |vpiTypespec:
      \_int_typespec: , line:18:15, endln:18:18
        |vpiSigned:1
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@nmi_gen.a), line:18:20, endln:18:21
        |vpiParent:
        \_operation: , line:18:15, endln:18:22
        |vpiParent:
        \_operation: , line:18:15, endln:18:22
        |vpiParent:
        \_operation: , line:18:15, endln:18:22
        |vpiName:a
        |vpiFullName:work@nmi_gen.a
        |vpiActual:
        \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
          |vpiParent:
          \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
          |vpiParent:
          \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
          |vpiParent:
          \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
          |vpiName:a
          |vpiFullName:work@top.u_nmi_gen.a
          |vpiVisibility:1
          |vpiParent:
          \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
          |vpiRange:
          \_range: , line:15:20, endln:15:23
            |vpiLeftRange:
            \_constant: , line:15:20, endln:15:21
              |vpiParent:
              \_range: , line:15:20, endln:15:23
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , line:15:20, endln:15:23
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:15:22, endln:15:23
              |vpiParent:
              \_range: , line:15:20, endln:15:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:15:20, endln:15:23
              |vpiConstType:9
          |vpiElement:
          \_struct_var: (work@top.u_nmi_gen.a), parent:work@top.u_nmi_gen.a
            |vpiParent:
            \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
            |vpiTypespec:
            \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
            |vpiParent:
            \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
            |vpiParent:
            \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
            |vpiFullName:work@top.u_nmi_gen.a
            |vpiParent:
            \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
    |vpiLhs:
    \_ref_obj: (work@nmi_gen.x), line:18:11, endln:18:12
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
      |vpiParent:
      \_cont_assign: , line:18:11, endln:18:22, parent:work@nmi_gen
      |vpiName:x
      |vpiFullName:work@nmi_gen.x
      |vpiActual:
      \_int_var: (work@top.u_nmi_gen.x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiParent:
        \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
        |vpiTypespec:
        \_int_typespec: , line:16:11, endln:16:14
          |vpiSigned:1
        |vpiParent:
        \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
        |vpiParent:
        \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
        |vpiName:x
        |vpiFullName:work@top.u_nmi_gen.x
        |vpiSigned:1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:21:23, endln:21:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (o), line:21:23, endln:21:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:21:23, endln:21:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:21:1: , endln:26:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:21:23, endln:21:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiTypespec:
    \_int_typespec: , line:21:19, endln:21:22
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:21:23, endln:21:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:21:23, endln:21:24, parent:o
      |vpiParent:
      \_port: (o), line:21:23, endln:21:24, parent:work@top
      |vpiParent:
      \_port: (o), line:21:23, endln:21:24, parent:work@top
      |vpiParent:
      \_port: (o), line:21:23, endln:21:24, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:21:23, endln:21:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:21:19, endln:21:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
  |vpiModule:
  \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiName:u_nmi_gen
    |vpiFullName:work@top.u_nmi_gen
    |vpiVariables:
    \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
    |vpiVariables:
    \_int_var: (work@top.u_nmi_gen.x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
    |vpiParameter:
    \_parameter: (work@top.u_nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@top.u_nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiTypespec:
      \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@top.u_nmi_gen.ESC_TX_DEFAULT
        |vpiParent:
        \_parameter: (work@top.u_nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@top.u_nmi_gen
        |vpiName:prim_esc_pkg::esc_tx_t
        |vpiInstance:
        \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
        |vpiParent:
        \_parameter: (work@top.u_nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@top.u_nmi_gen
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
          |vpiParent:
          \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@top.u_nmi_gen.ESC_TX_DEFAULT
          |vpiName:esc_p
          |vpiTypespec:
          \_logic_typespec: , line:3:5, endln:3:10, parent:esc_p
            |vpiParent:
            \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
            |vpiInstance:
            \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
            |vpiParent:
            \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
          |vpiParent:
          \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@top.u_nmi_gen.ESC_TX_DEFAULT
          |vpiName:esc_n
          |vpiTypespec:
          \_logic_typespec: , line:4:5, endln:4:10, parent:esc_n
            |vpiParent:
            \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
            |vpiInstance:
            \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
            |vpiParent:
            \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:4
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:4
          |vpiRefEndColumnNo:10
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiName:ESC_TX_DEFAULT
      |vpiFullName:work@top.u_nmi_gen.ESC_TX_DEFAULT
      |vpiImported:prim_esc_pkg
    |vpiParamAssign:
    \_param_assign: , line:7:22, endln:8:54, parent:work@top.u_nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiRhs:
      \_operation: , line:7:39, endln:8:54
        |vpiParent:
        \_param_assign: , line:7:22, endln:8:54, parent:work@top.u_nmi_gen
        |vpiTypespec:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17
          |vpiParent:
          \_operation: , line:7:39, endln:8:54
          |vpiName:prim_esc_pkg::esc_tx_t
          |vpiInstance:
          \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
          |vpiParent:
          \_operation: , line:7:39, endln:8:54
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
            |vpiParent:
            \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17
            |vpiName:esc_p
            |vpiTypespec:
            \_logic_typespec: , line:3:5, endln:3:10, parent:esc_p
              |vpiParent:
              \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
              |vpiInstance:
              \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
              |vpiParent:
              \_typespec_member: (esc_p), line:3:11, endln:3:16, parent:prim_esc_pkg::esc_tx_t
            |vpiRefFile:dut.sv
            |vpiRefLineNo:3
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:3
            |vpiRefEndColumnNo:10
          |vpiTypespecMember:
          \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
            |vpiParent:
            \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17
            |vpiName:esc_n
            |vpiTypespec:
            \_logic_typespec: , line:4:5, endln:4:10, parent:esc_n
              |vpiParent:
              \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
              |vpiInstance:
              \_package: prim_esc_pkg (prim_esc_pkg::) dut.sv:1:1: , endln:10:26, parent:work@top
              |vpiParent:
              \_typespec_member: (esc_n), line:4:11, endln:4:16, parent:prim_esc_pkg::esc_tx_t
            |vpiRefFile:dut.sv
            |vpiRefLineNo:4
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:4
            |vpiRefEndColumnNo:10
        |vpiParent:
        \_param_assign: , line:7:22, endln:8:54, parent:work@top.u_nmi_gen
        |vpiOpType:75
        |vpiFlattened:1
        |vpiOperand:
        \_constant: , line:7:49, endln:7:53
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiParent:
          \_tagged_pattern: , line:7:49, endln:7:53
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:8:49, endln:8:53
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiParent:
          \_tagged_pattern: , line:8:49, endln:8:53
          |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@top.u_nmi_gen.ESC_TX_DEFAULT), line:7:22, endln:7:36, parent:work@top.u_nmi_gen
    |vpiTypedef:
    \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
    |vpiTypedef:
    \_import_typespec: (prim_esc_pkg), line:13:11, endln:13:26
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiDefName:work@nmi_gen
    |vpiDefFile:dut.sv
    |vpiDefLineNo:12
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:21:1: , endln:26:10
    |vpiPort:
    \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:23:10, endln:23:43, parent:a
        |vpiParent:
        \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
        |vpiOpType:34
        |vpiOperand:
        \_constant: , line:23:11, endln:23:12
          |vpiParent:
          \_operation: , line:23:10, endln:23:43
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_operation: , line:23:10, endln:23:43
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:23:12, endln:23:42
          |vpiParent:
          \_operation: , line:23:10, endln:23:43, parent:a
          |vpiParent:
          \_operation: , line:23:10, endln:23:43, parent:a
          |vpiOpType:33
          |vpiOperand:
          \_operation: , line:7:39, endln:8:54
            |vpiParent:
            \_operation: , line:23:12, endln:23:42
            |vpiTypespec:
            \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
            |vpiParent:
            \_operation: , line:23:12, endln:23:42
            |vpiOpType:75
            |vpiFlattened:1
            |vpiOperand:
            \_constant: , line:7:49, endln:7:53
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiOperand:
            \_constant: , line:8:49, endln:8:53
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
      |vpiLowConn:
      \_ref_obj: (work@top.u_nmi_gen.a), line:23:8, endln:23:9, parent:a
        |vpiParent:
        \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
        |vpiName:a
        |vpiFullName:work@top.u_nmi_gen.a
        |vpiActual:
        \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
      |vpiTypedef:
      \_packed_array_typespec: , line:15:10, endln:15:18
        |vpiRange:
        \_range: , line:15:20, endln:15:23, parent:a
          |vpiParent:
          \_port: (a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
          |vpiLeftRange:
          \_constant: , line:15:20, endln:15:21
            |vpiParent:
            \_range: , line:15:20, endln:15:23, parent:a
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_range: , line:15:20, endln:15:23, parent:a
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:22, endln:15:23
            |vpiParent:
            \_range: , line:15:20, endln:15:23, parent:a
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:15:20, endln:15:23, parent:a
            |vpiConstType:9
        |vpiElemTypespec:
        \_struct_typespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:2:17, parent:work@nmi_gen
      |vpiInstance:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
    |vpiPort:
    \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:24:10, endln:24:11, parent:x
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:21:23, endln:21:24, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.u_nmi_gen.x), line:24:8, endln:24:9, parent:x
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiParent:
        \_port: (x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
        |vpiName:x
        |vpiFullName:work@top.u_nmi_gen.x
        |vpiActual:
        \_int_var: (work@top.u_nmi_gen.x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
      |vpiTypedef:
      \_int_typespec: , line:16:11, endln:16:14
        |vpiSigned:1
      |vpiInstance:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
      |vpiParent:
      \_module: work@nmi_gen (work@top.u_nmi_gen) dut.sv:22:4: , endln:25:6, parent:work@top
      |vpiRhs:
      \_operation: , line:18:15, endln:18:22
        |vpiParent:
        \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
        |vpiTypespec:
        \_int_typespec: , line:18:15, endln:18:18
        |vpiParent:
        \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
        |vpiOpType:67
        |vpiOperand:
        \_ref_obj: (work@top.u_nmi_gen.a), line:18:20, endln:18:21
          |vpiParent:
          \_operation: , line:18:15, endln:18:22
          |vpiParent:
          \_operation: , line:18:15, endln:18:22
          |vpiParent:
          \_operation: , line:18:15, endln:18:22
          |vpiName:a
          |vpiFullName:work@top.u_nmi_gen.a
          |vpiActual:
          \_packed_array_var: (work@top.u_nmi_gen.a), line:15:25, endln:15:26, parent:work@top.u_nmi_gen
      |vpiLhs:
      \_ref_obj: (work@top.u_nmi_gen.x), line:18:11, endln:18:12
        |vpiParent:
        \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
        |vpiParent:
        \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
        |vpiParent:
        \_cont_assign: , line:18:11, endln:18:22, parent:work@top.u_nmi_gen
        |vpiName:x
        |vpiFullName:work@top.u_nmi_gen.x
        |vpiActual:
        \_int_var: (work@top.u_nmi_gen.x), line:16:15, endln:16:16, parent:work@top.u_nmi_gen
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv | ${SURELOG_DIR}/build/regression/ParamTypespec2/roundtrip/dut_000.sv | 10 | 26 | 

