{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  9 22:01:25 2015 " "Info: Processing started: Fri Oct  9 22:01:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio_12 -c Ejercicio_12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio_12 -c Ejercicio_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ejercicio_12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Ejercicio_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ejercicio_12-Arch_Ejercicio_12 " "Info: Found design unit 1: Ejercicio_12-Arch_Ejercicio_12" {  } { { "Ejercicio_12.vhd" "" { Text "/home/andres/Documentos/Digitales-1/tp8/Ejercicio_12/Ejercicio_12.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ejercicio_12 " "Info: Found entity 1: Ejercicio_12" {  } { { "Ejercicio_12.vhd" "" { Text "/home/andres/Documentos/Digitales-1/tp8/Ejercicio_12/Ejercicio_12.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ejercicio_12_vhd_tst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Ejercicio_12_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ejercicio_12_vhd_tst-Ejercicio_12_arch " "Info: Found design unit 1: Ejercicio_12_vhd_tst-Ejercicio_12_arch" {  } { { "Ejercicio_12_vhd_tst.vhd" "" { Text "/home/andres/Documentos/Digitales-1/tp8/Ejercicio_12/Ejercicio_12_vhd_tst.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ejercicio_12_vhd_tst " "Info: Found entity 1: Ejercicio_12_vhd_tst" {  } { { "Ejercicio_12_vhd_tst.vhd" "" { Text "/home/andres/Documentos/Digitales-1/tp8/Ejercicio_12/Ejercicio_12_vhd_tst.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ejercicio_12 " "Info: Elaborating entity \"Ejercicio_12\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sSalida Ejercicio_12.vhd(53) " "Warning (10492): VHDL Process Statement warning at Ejercicio_12.vhd(53): signal \"sSalida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Ejercicio_12.vhd" "" { Text "/home/andres/Documentos/Digitales-1/tp8/Ejercicio_12/Ejercicio_12.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  9 22:01:30 2015 " "Info: Processing ended: Fri Oct  9 22:01:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
