#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556568848c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5565687fcbd0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x55656881f500 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x55656881f540 .param/str "ROM_INIT_FILE" 0 3 55, "test0_rom.mem";
L_0x556568890780 .functor AND 1, v0x556568874bb0_0, L_0x556568890690, C4<1>, C4<1>;
v0x55656887cc00_0 .net *"_ivl_1", 7 0, L_0x55656888f890;  1 drivers
v0x55656887cd00_0 .net *"_ivl_12", 5 0, L_0x55656888fc40;  1 drivers
L_0x7f695f596138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55656887cde0_0 .net *"_ivl_14", 1 0, L_0x7f695f596138;  1 drivers
v0x55656887cea0_0 .net *"_ivl_17", 23 0, L_0x55656888feb0;  1 drivers
L_0x7f695f596180 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x55656887cf80_0 .net/2u *"_ivl_18", 23 0, L_0x7f695f596180;  1 drivers
v0x55656887d060_0 .net *"_ivl_20", 0 0, L_0x55656888ff50;  1 drivers
v0x55656887d120_0 .net *"_ivl_22", 31 0, L_0x5565688900e0;  1 drivers
v0x55656887d200_0 .net *"_ivl_24", 9 0, L_0x556568890180;  1 drivers
L_0x7f695f5961c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55656887d2e0_0 .net *"_ivl_27", 1 0, L_0x7f695f5961c8;  1 drivers
L_0x7f695f596210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55656887d450_0 .net *"_ivl_28", 31 0, L_0x7f695f596210;  1 drivers
v0x55656887d530_0 .net *"_ivl_33", 23 0, L_0x5565688904f0;  1 drivers
L_0x7f695f596258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55656887d610_0 .net/2u *"_ivl_34", 23 0, L_0x7f695f596258;  1 drivers
v0x55656887d6f0_0 .net *"_ivl_36", 0 0, L_0x556568890690;  1 drivers
v0x55656887d7b0_0 .net *"_ivl_39", 0 0, L_0x556568890780;  1 drivers
v0x55656887d870_0 .net *"_ivl_4", 5 0, L_0x55656888f930;  1 drivers
v0x55656887d950_0 .net *"_ivl_40", 31 0, L_0x556568890880;  1 drivers
v0x55656887da30_0 .net *"_ivl_42", 9 0, L_0x5565688909a0;  1 drivers
L_0x7f695f5962a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55656887dc20_0 .net *"_ivl_45", 1 0, L_0x7f695f5962a0;  1 drivers
L_0x7f695f5962e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55656887dd00_0 .net *"_ivl_46", 31 0, L_0x7f695f5962e8;  1 drivers
L_0x7f695f5960f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55656887dde0_0 .net *"_ivl_6", 1 0, L_0x7f695f5960f0;  1 drivers
v0x55656887dec0_0 .net *"_ivl_9", 7 0, L_0x55656888fb10;  1 drivers
v0x55656887dfa0_0 .net "active", 0 0, v0x55656887bb80_0;  1 drivers
v0x55656887e040_0 .var "clk", 0 0;
v0x55656887e0e0_0 .var "clk_enable", 0 0;
v0x55656887e180_0 .net "data_address", 31 0, L_0x55656884a720;  1 drivers
v0x55656887e220_0 .net "data_read", 0 0, v0x556568874bb0_0;  1 drivers
v0x55656887e2c0_0 .net "data_readdata", 31 0, L_0x556568890b30;  1 drivers
v0x55656887e3b0_0 .net "data_write", 0 0, v0x556568874c70_0;  1 drivers
v0x55656887e450_0 .net "data_writedata", 31 0, L_0x55656882a5d0;  1 drivers
v0x55656887e560_0 .net "instr_address", 31 0, v0x556568876300_0;  1 drivers
v0x55656887e620_0 .net "instr_readdata", 31 0, L_0x556568890320;  1 drivers
v0x55656887e6e0 .array "ram", 255 0, 31 0;
v0x55656887e7a0_0 .net "ram_wordaddr", 7 0, L_0x55656888fd30;  1 drivers
v0x55656887e880_0 .net "register_v0", 31 0, v0x55656887c780_0;  1 drivers
v0x55656887e940_0 .var "reset", 0 0;
v0x55656887e9e0 .array "rom", 255 0, 31 0;
v0x55656887ea80_0 .net "rom_wordaddr", 7 0, L_0x55656888f9d0;  1 drivers
E_0x55656880c840 .event negedge, v0x556568876510_0;
L_0x55656888f890 .part v0x556568876300_0, 0, 8;
L_0x55656888f930 .part L_0x55656888f890, 2, 6;
L_0x55656888f9d0 .concat [ 6 2 0 0], L_0x55656888f930, L_0x7f695f5960f0;
L_0x55656888fb10 .part L_0x55656884a720, 0, 8;
L_0x55656888fc40 .part L_0x55656888fb10, 2, 6;
L_0x55656888fd30 .concat [ 6 2 0 0], L_0x55656888fc40, L_0x7f695f596138;
L_0x55656888feb0 .part v0x556568876300_0, 8, 24;
L_0x55656888ff50 .cmp/eq 24, L_0x55656888feb0, L_0x7f695f596180;
L_0x5565688900e0 .array/port v0x55656887e9e0, L_0x556568890180;
L_0x556568890180 .concat [ 8 2 0 0], L_0x55656888f9d0, L_0x7f695f5961c8;
L_0x556568890320 .functor MUXZ 32, L_0x7f695f596210, L_0x5565688900e0, L_0x55656888ff50, C4<>;
L_0x5565688904f0 .part L_0x55656884a720, 8, 24;
L_0x556568890690 .cmp/eq 24, L_0x5565688904f0, L_0x7f695f596258;
L_0x556568890880 .array/port v0x55656887e6e0, L_0x5565688909a0;
L_0x5565688909a0 .concat [ 8 2 0 0], L_0x55656888fd30, L_0x7f695f5962a0;
L_0x556568890b30 .functor MUXZ 32, L_0x7f695f5962e8, L_0x556568890880, L_0x556568890780, C4<>;
S_0x556568856600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x5565687fcbd0;
 .timescale 0 0;
v0x55656885a9a0_0 .var/i "i", 31 0;
S_0x556568874170 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x5565687fcbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x55656887b6d0_0 .net "ALUOp", 5 0, v0x55656885b180_0;  1 drivers
v0x55656887b7b0_0 .net "ALUSrc", 0 0, v0x55656884a840_0;  1 drivers
v0x55656887b870_0 .net "Branch", 0 0, v0x5565687e4aa0_0;  1 drivers
v0x55656887b910_0 .net "MemtoReg", 0 0, v0x556568874d80_0;  1 drivers
v0x55656887b9b0_0 .net "RegDst", 0 0, v0x556568874e40_0;  1 drivers
v0x55656887ba50_0 .net "RegWrite", 0 0, v0x556568874f00_0;  1 drivers
v0x55656887bb80_0 .var "active", 0 0;
v0x55656887bc20_0 .net "alu_immediate", 15 0, v0x556568875610_0;  1 drivers
v0x55656887bcc0_0 .net "clk", 0 0, v0x55656887e040_0;  1 drivers
v0x55656887be80_0 .net "clk_enable", 0 0, v0x55656887e0e0_0;  1 drivers
v0x55656887bf40_0 .net "data_address", 31 0, L_0x55656884a720;  alias, 1 drivers
v0x55656887c000_0 .net "data_read", 0 0, v0x556568874bb0_0;  alias, 1 drivers
v0x55656887c0a0_0 .net "data_readdata", 31 0, L_0x556568890b30;  alias, 1 drivers
v0x55656887c140_0 .net "data_write", 0 0, v0x556568874c70_0;  alias, 1 drivers
v0x55656887c1e0_0 .net "data_writedata", 31 0, L_0x55656882a5d0;  alias, 1 drivers
v0x55656887c280_0 .net "func_code", 5 0, v0x556568875710_0;  1 drivers
v0x55656887c320_0 .net "instr_address", 31 0, v0x556568876300_0;  alias, 1 drivers
v0x55656887c4f0_0 .net "instr_readdata", 31 0, L_0x556568890320;  alias, 1 drivers
v0x55656887c600_0 .net "rd", 4 0, v0x556568875910_0;  1 drivers
v0x55656887c6c0_0 .net "reg_read_data_0", 31 0, v0x556568879020_0;  1 drivers
v0x55656887c780_0 .var "register_v0", 31 0;
v0x55656887c860_0 .net "reset", 0 0, v0x55656887e940_0;  1 drivers
v0x55656887c900_0 .net "rs", 4 0, v0x556568875b20_0;  1 drivers
v0x55656887c9c0_0 .net "rt", 4 0, v0x556568875c00_0;  1 drivers
S_0x556568874450 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x556568874170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 1 "RegDst";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 6 "ALUOp";
    .port_info 12 /OUTPUT 1 "ALUSrc";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 32 "instr_read_addr";
    .port_info 15 /OUTPUT 6 "func_code";
    .port_info 16 /OUTPUT 1 "data_read";
    .port_info 17 /OUTPUT 1 "data_write";
v0x5565688767e0_0 .net "ALUOp", 5 0, v0x55656885b180_0;  alias, 1 drivers
v0x5565688768c0_0 .net "ALUSrc", 0 0, v0x55656884a840_0;  alias, 1 drivers
v0x556568876990_0 .net "Branch", 0 0, v0x5565687e4aa0_0;  alias, 1 drivers
v0x556568876ab0_0 .net "MemtoReg", 0 0, v0x556568874d80_0;  alias, 1 drivers
v0x556568876b50_0 .net "RegDst", 0 0, v0x556568874e40_0;  alias, 1 drivers
v0x556568876c40_0 .net "RegWrite", 0 0, v0x556568874f00_0;  alias, 1 drivers
v0x556568876d10_0 .net "alu_immediate", 15 0, v0x556568875610_0;  alias, 1 drivers
v0x556568876de0_0 .net "clk", 0 0, v0x55656887e040_0;  alias, 1 drivers
v0x556568876eb0_0 .net "data_read", 0 0, v0x556568874bb0_0;  alias, 1 drivers
v0x556568876f80_0 .net "data_write", 0 0, v0x556568874c70_0;  alias, 1 drivers
v0x556568877050_0 .net "func_code", 5 0, v0x556568875710_0;  alias, 1 drivers
v0x5565688770f0_0 .net "instr_read_addr", 31 0, v0x556568876300_0;  alias, 1 drivers
v0x556568877190_0 .net "instr_read_data", 31 0, L_0x556568890320;  alias, 1 drivers
v0x556568877260_0 .net "instruction_opcode", 5 0, v0x5565688757d0_0;  1 drivers
v0x556568877350_0 .net "instruction_word", 31 0, v0x556568875870_0;  1 drivers
v0x5565688773f0_0 .net "rd", 4 0, v0x556568875910_0;  alias, 1 drivers
v0x5565688774c0_0 .net "reg_read_data_0", 31 0, v0x556568879020_0;  alias, 1 drivers
v0x556568877590_0 .net "reset", 0 0, v0x55656887e940_0;  alias, 1 drivers
v0x556568877660_0 .net "rs", 4 0, v0x556568875b20_0;  alias, 1 drivers
v0x556568877730_0 .net "rt", 4 0, v0x556568875c00_0;  alias, 1 drivers
S_0x5565688747f0 .scope module, "controlblock" "control" 5 40, 6 1 0, S_0x556568874450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 6 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
v0x55656885b180_0 .var "ALUOp", 5 0;
v0x55656884a840_0 .var "ALUSrc", 0 0;
v0x5565687e4aa0_0 .var "Branch", 0 0;
v0x556568874bb0_0 .var "MemRead", 0 0;
v0x556568874c70_0 .var "MemWrite", 0 0;
v0x556568874d80_0 .var "MemtoReg", 0 0;
v0x556568874e40_0 .var "RegDst", 0 0;
v0x556568874f00_0 .var "RegWrite", 0 0;
v0x556568874fc0_0 .net "func_code", 5 0, v0x556568875710_0;  alias, 1 drivers
v0x5565688750a0_0 .net "instruction_opcode", 5 0, v0x5565688757d0_0;  alias, 1 drivers
E_0x5565687d4280 .event anyedge, v0x5565688750a0_0, v0x556568874fc0_0;
S_0x556568875320 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x556568874450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x556568875610_0 .var "alu_immediate", 15 0;
v0x556568875710_0 .var "func_code", 5 0;
v0x5565688757d0_0 .var "instruction_opcode", 5 0;
v0x556568875870_0 .var "instruction_word", 31 0;
v0x556568875910_0 .var "rd", 4 0;
v0x556568875a40_0 .net "read_data", 31 0, L_0x556568890320;  alias, 1 drivers
v0x556568875b20_0 .var "rs", 4 0;
v0x556568875c00_0 .var "rt", 4 0;
E_0x5565687d4560 .event anyedge, v0x556568875a40_0, v0x556568875870_0;
S_0x556568875e30 .scope module, "pcblock" "pc" 5 32, 8 1 0, S_0x556568874450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x556568876060_0 .net "Rd", 31 0, v0x556568879020_0;  alias, 1 drivers
L_0x7f695f596018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556568876160_0 .net/2u *"_ivl_0", 31 0, L_0x7f695f596018;  1 drivers
v0x556568876240_0 .net *"_ivl_2", 31 0, L_0x55656888eb70;  1 drivers
v0x556568876300_0 .var "addr", 31 0;
v0x5565688763e0_0 .net "addr_next", 31 0, L_0x55656888ec10;  1 drivers
v0x556568876510_0 .net "clk", 0 0, v0x55656887e040_0;  alias, 1 drivers
v0x5565688765d0_0 .net "immediate", 0 0, v0x5565687e4aa0_0;  alias, 1 drivers
v0x556568876670_0 .net "reset", 0 0, v0x55656887e940_0;  alias, 1 drivers
E_0x5565687f7800 .event posedge, v0x556568876510_0;
L_0x55656888eb70 .arith/sum 32, v0x556568876300_0, L_0x7f695f596018;
L_0x55656888ec10 .functor MUXZ 32, L_0x55656888eb70, v0x556568879020_0, v0x5565687e4aa0_0, C4<>;
S_0x5565688779e0 .scope module, "datapathblock" "datapath" 4 51, 9 1 0, S_0x556568874170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x556568858e10 .functor BUFZ 5, v0x556568875b20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55656885b060 .functor BUFZ 5, v0x556568875c00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55656884a720 .functor BUFZ 32, v0x5565688781c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55656882a5d0 .functor BUFZ 32, v0x5565688790e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556568879b90_0 .net "ALUOp", 5 0, v0x55656885b180_0;  alias, 1 drivers
v0x556568879c70_0 .net "ALUSrc", 0 0, v0x55656884a840_0;  alias, 1 drivers
v0x556568879d30_0 .net "MemtoReg", 0 0, v0x556568874d80_0;  alias, 1 drivers
v0x556568879e20_0 .net "RegDst", 0 0, v0x556568874e40_0;  alias, 1 drivers
v0x556568879f10_0 .net "RegWrite", 0 0, v0x556568874f00_0;  alias, 1 drivers
v0x55656887a000_0 .net *"_ivl_10", 31 0, L_0x55656888f200;  1 drivers
L_0x7f695f5960a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55656887a0a0_0 .net/2u *"_ivl_12", 15 0, L_0x7f695f5960a8;  1 drivers
v0x55656887a180_0 .net *"_ivl_14", 31 0, L_0x55656888f2a0;  1 drivers
v0x55656887a260_0 .net *"_ivl_7", 0 0, L_0x55656888f0d0;  1 drivers
L_0x7f695f596060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55656887a3d0_0 .net/2u *"_ivl_8", 15 0, L_0x7f695f596060;  1 drivers
v0x55656887a4b0_0 .net "alu_immediate", 15 0, v0x556568875610_0;  alias, 1 drivers
v0x55656887a570_0 .net "alu_out", 31 0, v0x5565688781c0_0;  1 drivers
v0x55656887a630_0 .net "clk", 0 0, v0x55656887e040_0;  alias, 1 drivers
v0x55656887a6d0_0 .net "data_address", 31 0, L_0x55656884a720;  alias, 1 drivers
v0x55656887a790_0 .net "data_readdata", 31 0, L_0x556568890b30;  alias, 1 drivers
v0x55656887a870_0 .net "data_writedata", 31 0, L_0x55656882a5d0;  alias, 1 drivers
v0x55656887a950_0 .net "func_code", 5 0, v0x556568875710_0;  alias, 1 drivers
v0x55656887ab20_0 .net "op2", 31 0, L_0x55656888f4b0;  1 drivers
v0x55656887abe0_0 .net "rd", 4 0, v0x556568875910_0;  alias, 1 drivers
v0x55656887ac80_0 .net "reg_read_addr_0", 4 0, L_0x556568858e10;  1 drivers
v0x55656887ad40_0 .net "reg_read_addr_1", 4 0, L_0x55656885b060;  1 drivers
v0x55656887ade0_0 .net "reg_read_data_0", 31 0, v0x556568879020_0;  alias, 1 drivers
v0x55656887af10_0 .net "reg_read_data_1", 31 0, v0x5565688790e0_0;  1 drivers
v0x55656887afd0_0 .net "reg_write_addr", 4 0, L_0x55656888eed0;  1 drivers
v0x55656887b070_0 .net "reg_write_data", 31 0, L_0x55656888f710;  1 drivers
v0x55656887b110_0 .net "reset", 0 0, v0x55656887e940_0;  alias, 1 drivers
v0x55656887b1b0_0 .net "rs", 4 0, v0x556568875b20_0;  alias, 1 drivers
v0x55656887b250_0 .net "rt", 4 0, v0x556568875c00_0;  alias, 1 drivers
v0x55656887b360_0 .net "sign_extended", 31 0, L_0x55656888f370;  1 drivers
L_0x55656888eed0 .functor MUXZ 5, v0x556568875c00_0, v0x556568875910_0, v0x556568874e40_0, C4<>;
L_0x55656888f0d0 .part v0x556568875610_0, 15, 1;
L_0x55656888f200 .concat [ 16 16 0 0], v0x556568875610_0, L_0x7f695f596060;
L_0x55656888f2a0 .concat [ 16 16 0 0], v0x556568875610_0, L_0x7f695f5960a8;
L_0x55656888f370 .functor MUXZ 32, L_0x55656888f2a0, L_0x55656888f200, L_0x55656888f0d0, C4<>;
L_0x55656888f4b0 .functor MUXZ 32, L_0x55656888f370, v0x5565688790e0_0, v0x55656884a840_0, C4<>;
L_0x55656888f710 .functor MUXZ 32, v0x5565688781c0_0, L_0x556568890b30, v0x556568874d80_0, C4<>;
S_0x556568877d70 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x5565688779e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x55656885ae60_0 .net "ALUOp", 5 0, v0x55656885b180_0;  alias, 1 drivers
v0x5565688780e0_0 .var "alu_control", 11 0;
v0x5565688781c0_0 .var "alu_out", 31 0;
v0x556568878280_0 .net "func_code", 5 0, v0x556568875710_0;  alias, 1 drivers
v0x556568878340_0 .net "op1", 31 0, v0x556568879020_0;  alias, 1 drivers
v0x5565688784a0_0 .net "op2", 31 0, L_0x55656888f4b0;  alias, 1 drivers
E_0x55656885b940 .event anyedge, v0x55656885b180_0, v0x556568874fc0_0, v0x556568876060_0, v0x5565688784a0_0;
S_0x556568878620 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x5565688779e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x556568878d70_0 .net "clk", 0 0, v0x55656887e040_0;  alias, 1 drivers
v0x556568878e80_0 .net "read_addr_0", 4 0, L_0x556568858e10;  alias, 1 drivers
v0x556568878f60_0 .net "read_addr_1", 4 0, L_0x55656885b060;  alias, 1 drivers
v0x556568879020_0 .var "read_data_0", 31 0;
v0x5565688790e0_0 .var "read_data_1", 31 0;
v0x556568879210 .array "regs", 0 31, 31 0;
v0x5565688796d0_0 .net "reset", 0 0, v0x55656887e940_0;  alias, 1 drivers
v0x5565688797c0_0 .net "wen", 0 0, v0x556568874f00_0;  alias, 1 drivers
v0x5565688798b0_0 .net "write_addr", 4 0, L_0x55656888eed0;  alias, 1 drivers
v0x556568879990_0 .net "write_data", 31 0, L_0x55656888f710;  alias, 1 drivers
v0x556568879210_0 .array/port v0x556568879210, 0;
v0x556568879210_1 .array/port v0x556568879210, 1;
v0x556568879210_2 .array/port v0x556568879210, 2;
E_0x55656885ab60/0 .event anyedge, v0x556568878e80_0, v0x556568879210_0, v0x556568879210_1, v0x556568879210_2;
v0x556568879210_3 .array/port v0x556568879210, 3;
v0x556568879210_4 .array/port v0x556568879210, 4;
v0x556568879210_5 .array/port v0x556568879210, 5;
v0x556568879210_6 .array/port v0x556568879210, 6;
E_0x55656885ab60/1 .event anyedge, v0x556568879210_3, v0x556568879210_4, v0x556568879210_5, v0x556568879210_6;
v0x556568879210_7 .array/port v0x556568879210, 7;
v0x556568879210_8 .array/port v0x556568879210, 8;
v0x556568879210_9 .array/port v0x556568879210, 9;
v0x556568879210_10 .array/port v0x556568879210, 10;
E_0x55656885ab60/2 .event anyedge, v0x556568879210_7, v0x556568879210_8, v0x556568879210_9, v0x556568879210_10;
v0x556568879210_11 .array/port v0x556568879210, 11;
v0x556568879210_12 .array/port v0x556568879210, 12;
v0x556568879210_13 .array/port v0x556568879210, 13;
v0x556568879210_14 .array/port v0x556568879210, 14;
E_0x55656885ab60/3 .event anyedge, v0x556568879210_11, v0x556568879210_12, v0x556568879210_13, v0x556568879210_14;
v0x556568879210_15 .array/port v0x556568879210, 15;
v0x556568879210_16 .array/port v0x556568879210, 16;
v0x556568879210_17 .array/port v0x556568879210, 17;
v0x556568879210_18 .array/port v0x556568879210, 18;
E_0x55656885ab60/4 .event anyedge, v0x556568879210_15, v0x556568879210_16, v0x556568879210_17, v0x556568879210_18;
v0x556568879210_19 .array/port v0x556568879210, 19;
v0x556568879210_20 .array/port v0x556568879210, 20;
v0x556568879210_21 .array/port v0x556568879210, 21;
v0x556568879210_22 .array/port v0x556568879210, 22;
E_0x55656885ab60/5 .event anyedge, v0x556568879210_19, v0x556568879210_20, v0x556568879210_21, v0x556568879210_22;
v0x556568879210_23 .array/port v0x556568879210, 23;
v0x556568879210_24 .array/port v0x556568879210, 24;
v0x556568879210_25 .array/port v0x556568879210, 25;
v0x556568879210_26 .array/port v0x556568879210, 26;
E_0x55656885ab60/6 .event anyedge, v0x556568879210_23, v0x556568879210_24, v0x556568879210_25, v0x556568879210_26;
v0x556568879210_27 .array/port v0x556568879210, 27;
v0x556568879210_28 .array/port v0x556568879210, 28;
v0x556568879210_29 .array/port v0x556568879210, 29;
v0x556568879210_30 .array/port v0x556568879210, 30;
E_0x55656885ab60/7 .event anyedge, v0x556568879210_27, v0x556568879210_28, v0x556568879210_29, v0x556568879210_30;
v0x556568879210_31 .array/port v0x556568879210, 31;
E_0x55656885ab60/8 .event anyedge, v0x556568879210_31, v0x556568878f60_0;
E_0x55656885ab60 .event/or E_0x55656885ab60/0, E_0x55656885ab60/1, E_0x55656885ab60/2, E_0x55656885ab60/3, E_0x55656885ab60/4, E_0x55656885ab60/5, E_0x55656885ab60/6, E_0x55656885ab60/7, E_0x55656885ab60/8;
S_0x556568878a70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x556568878620;
 .timescale 0 0;
v0x556568878c70_0 .var/i "i", 31 0;
    .scope S_0x556568875320;
T_0 ;
    %wait E_0x5565687d4560;
    %load/vec4 v0x556568875a40_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x5565688757d0_0, 0, 6;
    %load/vec4 v0x556568875a40_0;
    %store/vec4 v0x556568875870_0, 0, 32;
    %load/vec4 v0x556568875870_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x556568875b20_0, 0, 5;
    %load/vec4 v0x556568875870_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x556568875c00_0, 0, 5;
    %load/vec4 v0x556568875870_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x556568875610_0, 0, 16;
    %load/vec4 v0x556568875870_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x556568875710_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556568875e30;
T_1 ;
    %wait E_0x5565687f7800;
    %load/vec4 v0x556568876670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556568876300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5565688763e0_0;
    %assign/vec4 v0x556568876300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5565688747f0;
T_2 ;
Ewait_0 .event/or E_0x5565687d4280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5565688750a0_0;
    %store/vec4 v0x55656885b180_0, 0, 6;
    %load/vec4 v0x5565688750a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874e40_0, 0, 1;
    %load/vec4 v0x556568874fc0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x5565687e4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55656884a840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874f00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5565688750a0_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565687e4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55656884a840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874f00_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565687e4aa0_0, 0, 1;
    %load/vec4 v0x5565688750a0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55656884a840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874f00_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5565688750a0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55656884a840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556568874f00_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55656884a840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556568874f00_0, 0, 1;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556568878620;
T_3 ;
    %wait E_0x5565687f7800;
    %load/vec4 v0x5565688796d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x556568878a70;
    %jmp t_0;
    .scope S_0x556568878a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556568878c70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x556568878c70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556568878c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556568879210, 0, 4;
    %load/vec4 v0x556568878c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556568878c70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x556568878620;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x5565688797c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5565688798b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x556568879990_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x5565688798b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x556568879210, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556568878620;
T_4 ;
Ewait_1 .event/or E_0x55656885ab60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x556568878e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x556568878e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556568879210, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x556568879020_0, 0, 32;
    %load/vec4 v0x556568878f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x556568878f60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556568879210, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x5565688790e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556568877d70;
T_5 ;
Ewait_2 .event/or E_0x55656885b940, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55656885ae60_0;
    %load/vec4 v0x556568878280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565688780e0_0, 0, 12;
    %load/vec4 v0x5565688780e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %pushi/vec4 4095, 4095, 32;
    %store/vec4 v0x5565688781c0_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x556568878340_0;
    %load/vec4 v0x5565688784a0_0;
    %add;
    %store/vec4 v0x5565688781c0_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5565687fcbd0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5565687fcbd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55656887e040_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x55656887e040_0;
    %nor/r;
    %store/vec4 v0x55656887e040_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5565687fcbd0;
T_7 ;
    %fork t_3, S_0x556568856600;
    %jmp t_2;
    .scope S_0x556568856600;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55656885a9a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55656885a9a0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55656885a9a0_0;
    %store/vec4a v0x55656887e9e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55656885a9a0_0;
    %store/vec4a v0x55656887e6e0, 4, 0;
    %load/vec4 v0x55656885a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55656885a9a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x5565687fcbd0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x55656881f540 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x55656881f540, v0x55656887e9e0 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55656881f500 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x55656881f500, v0x55656887e6e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5565687fcbd0;
T_8 ;
    %wait E_0x5565687f7800;
    %load/vec4 v0x55656887e3b0_0;
    %load/vec4 v0x55656887e180_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55656887e450_0;
    %load/vec4 v0x55656887e180_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55656887e6e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5565687fcbd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55656887e940_0, 0, 1;
    %vpi_call/w 3 94 "$monitor", "[ROM] PC: %h, WordADDR: %h, Instruction: %h", v0x55656887e560_0, v0x55656887ea80_0, v0x55656887e620_0 {0 0 0};
    %wait E_0x55656880c840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55656887e940_0, 0, 1;
    %wait E_0x55656880c840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55656887e940_0, 0, 1;
    %wait E_0x55656880c840;
    %delay 20, 0;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
