[{"DBLP title": "IC3: where monolithic and incremental meet.", "DBLP authors": ["Fabio Somenzi", "Aaron R. Bradley"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157657", "OA papers": [{"PaperId": "https://openalex.org/W1539325982", "PaperTitle": "IC3: where monolithic and incremental meet", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Colorado Boulder": 1.0, "Summit School": 1.0}, "Authors": ["Fabio Somenzi", "Aaron R. Bradley"]}, {"PaperId": "https://openalex.org/W3143831171", "PaperTitle": "IC3: Where monolithic and incremental meet", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Somenzi", "John Bradley"]}]}, {"DBLP title": "Planning for end-to-end formal using simulation-based coverage: invited tutorial.", "DBLP authors": ["Prashant Aggarwal", "Darrow Chu", "Vijay Kadamby", "Vigyan Singhal"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157658", "OA papers": [{"PaperId": "https://openalex.org/W76179479", "PaperTitle": "Planning for end-to-end formal using simulation-based coverage: invited tutorial", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Oski Technology, Gurgaon, India": 1.0, "Cadence Design Systems (United States)": 1.0, "Cisco Systems (China)": 1.0, "Oski Technology, Mountain View, CA": 1.0}, "Authors": ["Prashant Aggarwal", "Darrow Chu", "Vijay Kadamby", "Vigyan Singhal"]}]}, {"DBLP title": "Interpolants from Z3 proofs.", "DBLP authors": ["Kenneth L. McMillan"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157661", "OA papers": [{"PaperId": "https://openalex.org/W1997256875", "PaperTitle": "Interpolants from Z3 proofs", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Kenneth L. McMillan"]}, {"PaperId": "https://openalex.org/W3147225983", "PaperTitle": "Interpolants from Z3 proofs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["McMillan"]}]}, {"DBLP title": "Effective word-level interpolation for software verification.", "DBLP authors": ["Alberto Griggio"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157662", "OA papers": [{"PaperId": "https://openalex.org/W2008863752", "PaperTitle": "Effective word-level interpolation for software verification", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Embedded Systems (United States)": 1.0}, "Authors": ["Alberto Griggio"]}, {"PaperId": "https://openalex.org/W3140037988", "PaperTitle": "Effective word-level interpolation for software verification", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Griggio"]}]}, {"DBLP title": "Accelerating MUS extraction with recursive model rotation.", "DBLP authors": ["Anton Belov", "Jo\u00e3o Marques-Silva"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157663", "OA papers": [{"PaperId": "https://openalex.org/W1517476027", "PaperTitle": "Accelerating MUS extraction with recursive model rotation", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University College Dublin": 2.0}, "Authors": ["Anton Belov", "Joao Marques-Silva"]}, {"PaperId": "https://openalex.org/W3142380598", "PaperTitle": "Accelerating MUS extraction with recursive model rotation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Belov", "Marques-Silva"]}]}, {"DBLP title": "Pseudo-Boolean Solving by incremental translation to SAT.", "DBLP authors": ["Panagiotis Manolios", "Vasilis Papavasileiou"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157664", "OA papers": [{"PaperId": "https://openalex.org/W1946973508", "PaperTitle": "Pseudo-Boolean Solving by incremental translation to SAT", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universidad del Noreste": 2.0}, "Authors": ["Panagiotis Manolios", "Vasilis Papavasileiou"]}, {"PaperId": "https://openalex.org/W3142889988", "PaperTitle": "Pseudo-Boolean Solving by incremental translation to SAT", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Manolios", "Papavasileiou"]}]}, {"DBLP title": "Automated specification analysis using an interactive theorem prover.", "DBLP authors": ["Harsh Raju Chamarthi", "Panagiotis Manolios"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157665", "OA papers": [{"PaperId": "https://openalex.org/W1673214804", "PaperTitle": "Automated specification analysis using an interactive theorem prover", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidad del Noreste": 2.0}, "Authors": ["Harsh Raju Chamarthi", "Panagiotis Manolios"]}, {"PaperId": "https://openalex.org/W3146662898", "PaperTitle": "Automated specification analysis using an interactive theorem prover", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chamarthi", "Manolios"]}]}, {"DBLP title": "Proving and explaining the unfeasibility of message sequence charts for hybrid systems.", "DBLP authors": ["Alessandro Cimatti", "Sergio Mover", "Stefano Tonetta"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157666", "OA papers": [{"PaperId": "https://openalex.org/W1501121595", "PaperTitle": "Proving and explaining the unfeasibility of message sequence charts for hybrid systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"FBK-irst, I38050, Trento, Italy": 3.0}, "Authors": ["Alessandro Cimatti", "Sergio Mover", "Stefano Tonetta"]}, {"PaperId": "https://openalex.org/W3146797127", "PaperTitle": "Proving and explaining the unfeasibility of Message Sequence Charts for hybrid systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Cimatti", "Mover", "Tonetta"]}]}, {"DBLP title": "Post-silicon fault localisation using maximum satisfiability and backbones.", "DBLP authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157667", "OA papers": [{"PaperId": "https://openalex.org/W1500570021", "PaperTitle": "Post-silicon fault localisation using maximum satisfiability and backbones", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"]}, {"PaperId": "https://openalex.org/W3142657594", "PaperTitle": "Post-silicon fault localisation using maximum satisfiability and backbones", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Zhu", "Weissenbacher", "Malik"]}]}, {"DBLP title": "Algebraic approach to arithmetic design verification.", "DBLP authors": ["Mohamed Abdul Basith", "Tariq B. Ahmad", "Andr\u00e9 Rossi", "Maciej J. Ciesielski"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157668", "OA papers": [{"PaperId": "https://openalex.org/W1528219135", "PaperTitle": "Algebraic Approach to Arithmetic Design Verification", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Division of Cardiology": 3.0, "Lab-STICC_UBS_CACS_MOCS": 1.0}, "Authors": ["Mohamed Abdul Basith", "Tariq Ahmad", "Andr\u00e9 Rossi", "Maciej Ciesielski"]}, {"PaperId": "https://openalex.org/W3147074295", "PaperTitle": "Algebraic approach to arithmetic design verification", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Basith", "Ahmad", "Rossi", "Ciesielski"]}]}, {"DBLP title": "Time-bounded analysis of real-time systems.", "DBLP authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157669", "OA papers": [{"PaperId": "https://openalex.org/W1592206382", "PaperTitle": "Time-bounded analysis of real-time systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"[SEI, CMU]": 2.0, "Technion": 1.0}, "Authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"]}, {"PaperId": "https://openalex.org/W3150707798", "PaperTitle": "Time-bounded analysis of real-time systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chaki", "Gurfinkel", "Strichman"]}]}, {"DBLP title": "Timing analysis of interrupt-driven programs under context bounds.", "DBLP authors": ["Jonathan Kotker", "Dorsa Sadigh", "Sanjit A. Seshia"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157670", "OA papers": [{"PaperId": "https://openalex.org/W1502602891", "PaperTitle": "Timing analysis of interrupt-driven programs under context bounds", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Jonathan Kotker", "Dorsa Sadigh", "Sanjit A. Seshia"]}, {"PaperId": "https://openalex.org/W3149870476", "PaperTitle": "Timing analysis of interrupt-driven programs under context bounds", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kotker", "Sadigh", "Seshia"]}]}, {"DBLP title": "Automated error localization and correction for imperative programs.", "DBLP authors": ["Robert K\u00f6nighofer", "Roderick Bloem"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157671", "OA papers": [{"PaperId": "https://openalex.org/W1581576329", "PaperTitle": "Automated error localization and correction for imperative programs", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Graz University of Technology": 2.0}, "Authors": ["Robert K\u00f6nighofer", "Roderick Bloem"]}, {"PaperId": "https://openalex.org/W3140665458", "PaperTitle": "Automated error localization and correction for imperative programs", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Konighofer", "Bloem"]}]}, {"DBLP title": "Optimal redundancy removal without fixedpoint computation.", "DBLP authors": ["Michael L. Case", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157672", "OA papers": [{"PaperId": "https://openalex.org/W1585946653", "PaperTitle": "Optimal redundancy removal without fixedpoint computation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Michael Case", "Jason R. Baumgartner", "Hari Mony", "Robert L. Kanzelman"]}, {"PaperId": "https://openalex.org/W3141861204", "PaperTitle": "Optimal redundancy removal without fixedpoint computation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Baumgartner", "Mony", "Kanzelman"]}]}, {"DBLP title": "Approximate reachability with combined symbolic and ternary simulation.", "DBLP authors": ["Michael L. Case", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157673", "OA papers": [{"PaperId": "https://openalex.org/W3144925412", "PaperTitle": "Approximate reachability with combined symbolic and ternary simulation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Baumgartner", "Mony", "Kanzelman"]}, {"PaperId": "https://openalex.org/W1584747926", "PaperTitle": "Approximate reachability with combined symbolic and ternary simulation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Michael Case", "Jason R. Baumgartner", "Hari Mony", "Robert L. Kanzelman"]}]}, {"DBLP title": "Learning conditional abstractions.", "DBLP authors": ["Bryan A. Brady", "Randal E. Bryant", "Sanjit A. Seshia"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157674", "OA papers": [{"PaperId": "https://openalex.org/W1503575278", "PaperTitle": "Learning conditional abstractions", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Poughkeepsie Public Library District": 1.0, "Carnegie Mellon University": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Bryan Brady", "Randal E. Bryant", "Sanjit A. Seshia"]}, {"PaperId": "https://openalex.org/W3146736135", "PaperTitle": "Learning conditional abstractions", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Brady", "Bryant", "Seshia"]}]}, {"DBLP title": "Efficient implementation of property directed reachability.", "DBLP authors": ["Niklas E\u00e9n", "Alan Mishchenko", "Robert K. Brayton"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157675", "OA papers": [{"PaperId": "https://openalex.org/W2118791871", "PaperTitle": "Efficient implementation of property directed reachability", "Year": 2011, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Niklas Een", "Alan Mishchenko", "Robert K. Brayton"]}, {"PaperId": "https://openalex.org/W3147825076", "PaperTitle": "Efficient implementation of property directed reachability", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Een", "Mishchenko"]}]}, {"DBLP title": "Incremental formal verification of hardware.", "DBLP authors": ["Hana Chockler", "Alexander Ivrii", "Arie Matsliah", "Shiri Moran", "Ziv Nevo"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157676", "OA papers": [{"PaperId": "https://openalex.org/W1563456403", "PaperTitle": "Incremental formal verification of hardware", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"IBM Research - Haifa": 5.0}, "Authors": ["Hana Chockler", "Alexander Ivrii", "Arie Matsliah", "Shiri Moran", "Ziv Nevo"]}, {"PaperId": "https://openalex.org/W3141774628", "PaperTitle": "Incremental formal verification of hardware", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chockler", "Ivrii", "Matsliah", "Moran", "Nevo"]}]}, {"DBLP title": "An incremental approach to model checking progress properties.", "DBLP authors": ["Aaron R. Bradley", "Fabio Somenzi", "Zyad Hassan", "Yan Zhang"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157677", "OA papers": [{"PaperId": "https://openalex.org/W1569599494", "PaperTitle": "An incremental approach to model checking progress properties", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Colorado Boulder": 4.0}, "Authors": ["Aaron R. Bradley", "Fabio Somenzi", "Zyad Hassan", "Yan Zhang"]}, {"PaperId": "https://openalex.org/W3151285630", "PaperTitle": "An incremental approach to model checking progress properties", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["John Bradley", "Somenzi", "Hassan", "Zhang"]}]}, {"DBLP title": "Realtime regular expressions for analog and mixed-signal assertions.", "DBLP authors": ["John Havlicek", "Scott Little"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157679", "OA papers": [{"PaperId": "https://openalex.org/W1500337659", "PaperTitle": "Realtime regular expressions for analog and mixed-signal assertions", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Austin, TX 78728, USA": 1.0, "Freescale Semiconductor Austin, TX 78729, USA": 1.0}, "Authors": ["John Havlicek", "Scott Little"]}, {"PaperId": "https://openalex.org/W3141476407", "PaperTitle": "Realtime regular expressions for analog and mixed-signal assertions", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Havlicek", "Little"]}]}, {"DBLP title": "Formal analysis of fractional order systems in HOL.", "DBLP authors": ["Umair Siddique", "Osman Hasan"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157680", "OA papers": [{"PaperId": "https://openalex.org/W1681987778", "PaperTitle": "Formal analysis of fractional order systems in HOL", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Sciences and Technology": 2.0}, "Authors": ["Umair Siddique", "Osman Hasan"]}, {"PaperId": "https://openalex.org/W3140335666", "PaperTitle": "Formal analysis of fractional order systems in HOL", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Siddique", "Hasan"]}]}, {"DBLP title": "Static scheduling of latency insensitive designs with Lucy-n.", "DBLP authors": ["Louis Mandel", "Florence Plateau", "Marc Pouzet"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157681", "OA papers": [{"PaperId": "https://openalex.org/W3143926509", "PaperTitle": "Static scheduling of Latency Insensitive Designs with Lucy-n", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mandel", "Pouzet"]}, {"PaperId": "https://openalex.org/W1490978498", "PaperTitle": "Static Scheduling of Latency Insensitive Designs with Lucy-n", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"French Institute for Research in Computer Science and Automation": 0.5, "University of Paris-Sud": 1.5, "DI \u00c9cole normale sup\u00e9rieure, Inria, Paris Rocquencourt": 1.0}, "Authors": ["Louis Mandel", "Florence Plateau", "Marc Pouzet"]}]}, {"DBLP title": "A theory of abstraction for arrays.", "DBLP authors": ["Steven M. German"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157682", "OA papers": [{"PaperId": "https://openalex.org/W2059618674", "PaperTitle": "A theory of abstraction for arrays", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 1.0}, "Authors": ["Steven M. German"]}, {"PaperId": "https://openalex.org/W3141598311", "PaperTitle": "A theory of abstraction for arrays", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["German"]}]}, {"DBLP title": "Parameterized verification of deadlock freedom in symmetric cache coherence protocols.", "DBLP authors": ["Brad D. Bingham", "Mark R. Greenstreet", "Jesse D. Bingham"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157683", "OA papers": [{"PaperId": "https://openalex.org/W1917119721", "PaperTitle": "Parameterized verification of deadlock freedom in symmetric cache coherence protocols", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of British Columbia": 2.0, "Intel (United States)": 1.0}, "Authors": ["Brad Bingham", "Mark R. Greenstreet", "Jesse Bingham"]}, {"PaperId": "https://openalex.org/W3141274142", "PaperTitle": "Parameterized verification of deadlock freedom in symmetric cache coherence protocols", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bingham", "Greenstreet"]}]}, {"DBLP title": "Scaling probabilistic timing verification of hardware using abstractions in design source code.", "DBLP authors": ["Jayanand Asok Kumar", "Lingyi Liu", "Shobha Vasudevan"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157684", "OA papers": [{"PaperId": "https://openalex.org/W3144618931", "PaperTitle": "Scaling probabilistic timing verification of hardware using abstractions in design source code", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kumar", "Liu", "Sridhar R. Vasudevan"]}, {"PaperId": "https://openalex.org/W1490531935", "PaperTitle": "Scaling probabilistic timing verification of hardware using abstractions in design source code", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Jayanand Asok Kumar", "Liu Lingyi", "Shobha Vasudevan"]}]}, {"DBLP title": "Hybrid verification of a hardware modular reduction engine.", "DBLP authors": ["Jun Sawada", "Peter Sandon", "Viresh Paruthi", "Jason Baumgartner", "Michael L. Case", "Hari Mony"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157686", "OA papers": [{"PaperId": "https://openalex.org/W1606979385", "PaperTitle": "Hybrid verification of a hardware modular reduction engine", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Austin": 1.0, "IBM (United States)": 5.0}, "Authors": ["Jun-ichi Sawada", "Peter A. Sandon", "Viresh Paruthi", "Jason R. Baumgartner", "Michael Case", "Hari Mony"]}, {"PaperId": "https://openalex.org/W3152125221", "PaperTitle": "Hybrid verification of a hardware modular reduction engine", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sawada", "Sandon", "Paruthi", "Baumgartner", "Mony"]}]}, {"DBLP title": "Desynchronization: design for verification.", "DBLP authors": ["Sudarshan K. Srinivasan", "Raj S. Katti"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157687", "OA papers": [{"PaperId": "https://openalex.org/W2171348117", "PaperTitle": "Desynchronization: design for verification", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"North Dakota State University": 2.0}, "Authors": ["Sudarshan K. Srinivasan", "Raj S. Katti"]}, {"PaperId": "https://openalex.org/W3148169609", "PaperTitle": "Desynchronization: Design for verification", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Srinivasan", "Katti"]}]}, {"DBLP title": "Hunting deadlocks efficiently in microarchitectural models of communication fabrics.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2011, "doi": "http://dl.acm.org/citation.cfm?id=2157688", "OA papers": [{"PaperId": "https://openalex.org/W1585721824", "PaperTitle": "Hunting deadlocks efficiently in microarchitectural models of communication fabrics", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Radboud University Nijmegen": 1.0, "Open University in the Netherlands": 1.0}, "Authors": ["Freek Verbeek", "Julien Schmaltz"]}, {"PaperId": "https://openalex.org/W3150870606", "PaperTitle": "Hunting deadlocks efficiently in microarchitectural models of communication fabrics", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Verbeek", "Schmaltz"]}]}]