# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

dsn_class: aib_ams.design.frontend.FrontendDesigner
root_dir: gen_outputs/dsn_frontend
impl_lib: AAA_DSN_FRONTEND
precision: 8
dsn_params:
  gen_cell_specs:
    impl_lib: AAA_DSN_FRONTEND
    impl_cell: aib_frontend
    root_dir: gen_outputs/aib_frontend
    gen_lib: True
    lib_specs:
      lib_file: 'data/aib_ams/specs_ip/frontend_lib.yaml'
    lib_args:
      extract: False
  gen_cell_args:
    gen_lay: True
    gen_sch: True
    gen_model: True
    run_lvs: True
    gen_lef: True
    raw: True

  tile_name: logic
  stack_max: 10
  tile_specs:
    abut_list: []
    arr_info:
      lch: 36
      top_layer: 5
      tr_widths:
        sig: {1: 1, 2: 1}
        sup: {2: 2, 3: 2, 4: 2, 5: 2}
        guard: {2: 2, 3: 2, 4: 2}
        sig_hs: {2: 2, 3: 2, 4: 1, 5: 2}
        padout: {2: 2, 3: 2, 4: 2, 5: 2}
      tr_spaces:
        !!python/tuple ['sig_hs', '']: {2: 1, 3: 1, 4: 1, 5: 1}
        !!python/tuple ['padout', 'sup']: {5: 1}
    place_info:
      logic:
        row_specs:
          - bot_wires:
              data:
                - wires: [sup, 'sig<0:3>']
                - wires: [sig<0>, padout]
              shared: [sup]
            flip: true
            mos_type: nch
            threshold: lvt
            top_wires: ['sig<0:3>']
            width: 8
          - bot_wires: ['sig<0:3>']
            mos_type: pch
            threshold: lvt
            top_wires:
              data:
                - wires: ['sig<0:3>', sup]
                - wires: [padout, sig<3>]
              shared: [sup]
            width: 8

  # RX Specs
  rx_specs_file: 'data/aib_ams/specs_dsn/rxanlg.yaml'

  c_odat: 15.0e-15
  c_odat_async: 10.0e-15
  c_oclkp: 15.0e-15
  c_oclkn: 15.0e-15
  cin: 10.0e-15
  tp_targ: 400e-12  # Very loose spec
  tmismatch: 40e-12
  k_ratio: 4

  # TX specs
  num_units: 6
  num_units_nom: 4
  num_units_min: 3
  trf_max: 150e-12
  r_min_weak: 10000
  r_targ: 70
  c_ext: 1.0e-12
  freq: 0.8e9
  k_ratio_ctrl: 2.0
  k_ratio_data: 1.5
  del_err: 20e-12
  rel_err: 0.1
  td_max: 300.0e-12
  trf_in: 30.0e-12
  trst: 100.0e-12

  # sim specs
  cap_in_mm_specs: 'data/bag3_digital/specs_meas/cin_inv_meas.yaml'

  tran_options:
    maxstep: 1.0e-12
    errpreset: conservative
  dig_tbm_specs:
    sim_params:
      t_rst: 100.0e-12
      t_rst_rf: 20.0e-12
      t_bit: 2.0e-9
      t_rf: 20.0e-12
      c_out: 2.0e-15

    thres_lo: 0.1
    thres_hi: 0.9
    rtol: 1.0e-8
    atol: 1.0e-22
    tran_options:
      maxstep: 1.0e-12
      errpreset: conservative
  dig_buf_params:
    inv_params:
      - {lch: 80, w_p: 4, w_n: 4, th_p: lvt, th_n: lvt, seg: 2}
      - {lch: 80, w_p: 4, w_n: 4, th_p: lvt, th_n: lvt, seg: 8}
    export_pins: True
  cap_in_search_params:
    low: 1.0e-17
    high: !!null
    step: 1.0e-15
    tol: 1.0e-17
    max_err: 1.0e-9
    overhead_factor: 5

  res_mm_specs:
    mos_mapping:
      sch:
        pu: XP_XP
        pd: XN_XN
      lay:
        pu: mP/P
        pd: mN/N

    gate_bias:
      pu: full
      pd: full

    drain_bias:
      pu: [vdd/2]
      pd: [vdd/2]