Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 14 10:18:33 2021
| Host         : 612-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: button (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.792        0.000                      0                   43        0.197        0.000                      0                   43        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.792        0.000                      0                   43        0.197        0.000                      0                   43        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.995%)  route 3.116ns (79.005%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.708     9.496    led[7]_i_1_n_0
    SLICE_X1Y152         FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.995%)  route 3.116ns (79.005%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.708     9.496    led[7]_i_1_n_0
    SLICE_X1Y152         FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.995%)  route 3.116ns (79.005%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.708     9.496    led[7]_i_1_n_0
    SLICE_X1Y152         FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.995%)  route 3.116ns (79.005%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.708     9.496    led[7]_i_1_n_0
    SLICE_X1Y152         FDCE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.054%)  route 2.926ns (77.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.519     9.306    led[7]_i_1_n_0
    SLICE_X0Y152         FDCE                                         r  led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  led_reg[4]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X0Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.054%)  route 2.926ns (77.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.519     9.306    led[7]_i_1_n_0
    SLICE_X0Y152         FDCE                                         r  led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X0Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.054%)  route 2.926ns (77.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.519     9.306    led[7]_i_1_n_0
    SLICE_X0Y152         FDCE                                         r  led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X0Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.054%)  route 2.926ns (77.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 f  cnt[26]_i_5/O
                         net (fo=2, routed)           0.964     7.967    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I4_O)        0.124     8.091 r  led[7]_i_4/O
                         net (fo=1, routed)           0.572     8.663    led[7]_i_4_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  led[7]_i_1/O
                         net (fo=8, routed)           0.519     9.306    led[7]_i_1_n_0
    SLICE_X0Y152         FDCE                                         r  led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.768    15.244    clk_IBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X0Y152         FDCE (Setup_fdce_C_CE)      -0.205    15.288    led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.058ns (26.755%)  route 2.896ns (73.245%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 r  cnt[26]_i_5/O
                         net (fo=2, routed)           0.962     7.965    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I0_O)        0.152     8.117 r  cnt[26]_i_3/O
                         net (fo=27, routed)          1.063     9.180    cnt[26]_i_3_n_0
    SLICE_X4Y155         LUT6 (Prop_lut6_I4_O)        0.326     9.506 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.506    p_0_in[23]
    SLICE_X4Y155         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.268    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X4Y155         FDCE (Setup_fdce_C_D)        0.029    15.504    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.058ns (26.808%)  route 2.889ns (73.192%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[20]/Q
                         net (fo=2, routed)           0.871     6.879    cnt[20]
    SLICE_X3Y155         LUT5 (Prop_lut5_I1_O)        0.124     7.003 r  cnt[26]_i_5/O
                         net (fo=2, routed)           0.962     7.965    cnt[26]_i_5_n_0
    SLICE_X1Y153         LUT5 (Prop_lut5_I0_O)        0.152     8.117 r  cnt[26]_i_3/O
                         net (fo=27, routed)          1.055     9.172    cnt[26]_i_3_n_0
    SLICE_X4Y155         LUT6 (Prop_lut6_I4_O)        0.326     9.498 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.498    p_0_in[26]
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.268    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X4Y155         FDCE (Setup_fdce_C_D)        0.031    15.506    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  6.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.376%)  route 0.139ns (49.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  led_reg[3]/Q
                         net (fo=3, routed)           0.139     1.941    led_OBUF[3]
    SLICE_X0Y152         FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  led_reg[4]/C
                         clock pessimism             -0.510     1.674    
    SLICE_X0Y152         FDCE (Hold_fdce_C_D)         0.070     1.744    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.141     1.802 f  cnt_reg[0]/Q
                         net (fo=4, routed)           0.180     1.983    cnt[0]
    SLICE_X1Y150         LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    p_0_in[0]
    SLICE_X1Y150         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.091     1.752    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.197%)  route 0.235ns (55.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[26]/Q
                         net (fo=29, routed)          0.235     2.035    cnt[26]
    SLICE_X3Y154         LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.080    p_0_in[18]
    SLICE_X3Y154         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.959     2.183    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.484     1.699    
    SLICE_X3Y154         FDCE (Hold_fdce_C_D)         0.092     1.791    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.092%)  route 0.236ns (55.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[26]/Q
                         net (fo=29, routed)          0.236     2.036    cnt[26]
    SLICE_X3Y154         LUT6 (Prop_lut6_I2_O)        0.045     2.081 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.081    p_0_in[17]
    SLICE_X3Y154         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.959     2.183    clk_IBUF_BUFG
    SLICE_X3Y154         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.484     1.699    
    SLICE_X3Y154         FDCE (Hold_fdce_C_D)         0.091     1.790    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.947%)  route 0.251ns (64.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  led_reg[2]/Q
                         net (fo=3, routed)           0.251     2.054    led_OBUF[2]
    SLICE_X1Y152         FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  led_reg[3]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X1Y152         FDCE (Hold_fdce_C_D)         0.072     1.733    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.790%)  route 0.249ns (57.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.249     2.049    cnt[25]
    SLICE_X4Y153         LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.094    p_0_in[15]
    SLICE_X4Y153         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.958     2.182    clk_IBUF_BUFG
    SLICE_X4Y153         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.507     1.675    
    SLICE_X4Y153         FDCE (Hold_fdce_C_D)         0.091     1.766    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.746%)  route 0.307ns (62.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.307     2.107    cnt[25]
    SLICE_X3Y152         LUT6 (Prop_lut6_I3_O)        0.045     2.152 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.152    p_0_in[9]
    SLICE_X3Y152         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X3Y152         FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.484     1.700    
    SLICE_X3Y152         FDCE (Hold_fdce_C_D)         0.092     1.792    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.930%)  route 0.268ns (59.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[26]/Q
                         net (fo=29, routed)          0.268     2.069    cnt[26]
    SLICE_X4Y155         LUT6 (Prop_lut6_I2_O)        0.045     2.114 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.114    p_0_in[23]
    SLICE_X4Y155         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.958     2.182    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X4Y155         FDCE (Hold_fdce_C_D)         0.091     1.750    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[26]/Q
                         net (fo=29, routed)          0.272     2.072    cnt[26]
    SLICE_X4Y155         LUT6 (Prop_lut6_I2_O)        0.045     2.117 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.117    p_0_in[26]
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.958     2.182    clk_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X4Y155         FDCE (Hold_fdce_C_D)         0.092     1.751    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.993%)  route 0.331ns (64.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.141     1.800 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.331     2.131    cnt[25]
    SLICE_X3Y155         LUT6 (Prop_lut6_I3_O)        0.045     2.176 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.176    p_0_in[22]
    SLICE_X3Y155         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.959     2.183    clk_IBUF_BUFG
    SLICE_X3Y155         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.484     1.699    
    SLICE_X3Y155         FDCE (Hold_fdce_C_D)         0.092     1.791    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y152   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y152   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y152   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y153   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y153   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y153   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y153   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y154   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y153   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y153   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y153   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y153   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y154   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y154   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y150   cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y150   cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y150   cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y150   cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y151   cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y151   cnt_reg[6]/C



