$date
	Sat Sep 05 23:19:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' P $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$scope module E01 $end
$var wire 1 * D0 $end
$var wire 1 + D1 $end
$var wire 1 , Y $end
$var wire 1 ( clk $end
$var wire 1 % inA $end
$var wire 1 & inB $end
$var wire 1 ! out1 $end
$var wire 1 ) reset $end
$var wire 1 - Q1 $end
$var wire 1 . Q0 $end
$scope module a1 $end
$var wire 1 * D $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 . Q $end
$upscope $end
$scope module a2 $end
$var wire 1 + D $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope module E03 $end
$var wire 1 / D0 $end
$var wire 1 0 D1 $end
$var wire 1 1 D2 $end
$var wire 1 ' P $end
$var wire 1 $ Y0 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 2 Q2 $end
$var wire 1 3 Q1 $end
$var wire 1 4 Q0 $end
$scope module b1 $end
$var wire 1 1 D $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 2 Q $end
$upscope $end
$scope module b2 $end
$var wire 1 0 D $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 3 Q $end
$upscope $end
$scope module b3 $end
$var wire 1 / D $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 4 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x4
x3
x2
z1
x0
x/
x.
x-
0,
0+
0*
0)
0(
0'
0&
0%
x$
x#
x"
z!
$end
#1
0#
0"
1.
1-
12
13
1$
14
1)
#2
0)
#5
x#
x"
x$
x4
x3
z2
0-
0.
1(
#10
0(
#12
