$date
	Sun Jan 05 18:35:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fullSub_tb $end
$var wire 1 ! s $end
$var wire 1 " bo $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module fs $end
$var wire 1 % bi $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 & xor_xy $end
$var wire 1 ' xnor_xy $end
$var wire 1 ( xn $end
$var wire 1 ! s $end
$var wire 1 ) bo2 $end
$var wire 1 * bo1 $end
$var wire 1 " bo $end
$scope module a1 $end
$var wire 1 * xy $end
$var wire 1 $ y $end
$var wire 1 ( x $end
$upscope $end
$scope module a2 $end
$var wire 1 ) xy $end
$var wire 1 % y $end
$var wire 1 ' x $end
$upscope $end
$scope module n1 $end
$var wire 1 # x $end
$var wire 1 ( xn $end
$upscope $end
$scope module n2 $end
$var wire 1 ' xn $end
$var wire 1 & x $end
$upscope $end
$scope module o $end
$var wire 1 * x $end
$var wire 1 " xy $end
$var wire 1 ) y $end
$upscope $end
$scope module x1 $end
$var wire 1 # x $end
$var wire 1 & xy $end
$var wire 1 $ y $end
$upscope $end
$scope module x2 $end
$var wire 1 & x $end
$var wire 1 ! xy $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$scope module xnorGate $end
$var wire 1 + x $end
$var wire 1 , xy $end
$var wire 1 - y $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z-
x,
z+
x*
x)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#2
1(
#5
0&
0)
0*
#7
1'
#10
0!
0"
#20
1%
#25
1)
1!
#30
1"
#40
1$
0%
#45
1*
1&
0)
0!
#47
0'
#50
1!
#60
1%
#65
0!
#80
1#
0$
0%
#82
0(
#85
0*
1!
#90
0"
#100
1%
#105
0!
#120
1$
0%
#125
0&
1!
#127
1'
#130
0!
#140
1%
#145
1)
1!
#150
1"
#160
0#
0$
0%
