// This program was cloned from: https://github.com/milind7777/VerilogDocGen
// License: MIT License

module _wire(
  input in,
  output out
);

  assign out = in;

endmodule



