vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/.tfi -lib work /home/ise/xilinks_ise_files/clock/src//adjust_inc_control.v -module "" -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
