--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OrgLab1.twx OrgLab1.ncd -o OrgLab1.twr OrgLab1.pcf -ucf
Exp01.ucf -ucf ok.ucf

Design file:              OrgLab1.ncd
Physical constraint file: OrgLab1.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10211 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.962ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_31 (SLICE_X45Y49.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO17 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y50.B6      net (fanout=1)        0.530   XLXN_114<17>
    SLICE_X45Y50.B       Tilo                  0.043   Data_in<17>
                                                       XLXI_19/Mmux_Cpu_data4bus91
    SLICE_X45Y50.C6      net (fanout=2)        0.104   Data_in<17>
    SLICE_X45Y50.CMUX    Tilo                  0.244   Data_in<17>
                                                       XLXI_5/MUX1_DispData/Mmux_o_38
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X47Y49.A3      net (fanout=13)       0.850   Disp_num<17>
    SLICE_X47Y49.A       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_7
    SLICE_X44Y49.A4      net (fanout=2)        0.336   XLXI_4/XLXI_1/[4].mc/XLXN_27
    SLICE_X44Y49.A       Tilo                  0.043   Data_in<16>
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_47
    SLICE_X45Y49.C4      net (fanout=1)        0.679   XLXI_4/XLXN_26<31>
    SLICE_X45Y49.CMUX    Tilo                  0.141   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_3/Mmux_o251
    SLICE_X45Y49.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<31>
    SLICE_X45Y49.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_4/buffer_31_rstpot
                                                       XLXI_4/XLXI_4/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (2.324ns logic, 2.648ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO16 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y49.B6      net (fanout=1)        0.572   XLXN_114<16>
    SLICE_X44Y49.B       Tilo                  0.043   Data_in<16>
                                                       XLXI_19/Mmux_Cpu_data4bus81
    SLICE_X44Y49.C6      net (fanout=2)        0.112   Data_in<16>
    SLICE_X44Y49.CMUX    Tilo                  0.239   Data_in<16>
                                                       XLXI_5/MUX1_DispData/Mmux_o_37
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X45Y51.A4      net (fanout=14)       0.568   Disp_num<16>
    SLICE_X45Y51.A       Tilo                  0.043   XLXI_4/XLXN_26<50>
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_5
    SLICE_X44Y49.A5      net (fanout=2)        0.363   XLXI_4/XLXI_1/[4].mc/XLXN_119
    SLICE_X44Y49.A       Tilo                  0.043   Data_in<16>
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_47
    SLICE_X45Y49.C4      net (fanout=1)        0.679   XLXI_4/XLXN_26<31>
    SLICE_X45Y49.CMUX    Tilo                  0.141   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_3/Mmux_o251
    SLICE_X45Y49.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<31>
    SLICE_X45Y49.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_4/buffer_31_rstpot
                                                       XLXI_4/XLXI_4/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (2.319ns logic, 2.443ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO18 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y49.B6      net (fanout=1)        0.427   XLXN_114<18>
    SLICE_X48Y49.B       Tilo                  0.043   Data_in<18>
                                                       XLXI_19/Mmux_Cpu_data4bus101
    SLICE_X46Y49.C6      net (fanout=2)        0.249   Data_in<18>
    SLICE_X46Y49.CMUX    Tilo                  0.239   XLXI_4/XLXI_4/buffer<52>
                                                       XLXI_5/MUX1_DispData/Mmux_o_39
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X45Y51.A5      net (fanout=14)       0.571   Disp_num<18>
    SLICE_X45Y51.A       Tilo                  0.043   XLXI_4/XLXN_26<50>
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_5
    SLICE_X44Y49.A5      net (fanout=2)        0.363   XLXI_4/XLXI_1/[4].mc/XLXN_119
    SLICE_X44Y49.A       Tilo                  0.043   Data_in<16>
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_47
    SLICE_X45Y49.C4      net (fanout=1)        0.679   XLXI_4/XLXN_26<31>
    SLICE_X45Y49.CMUX    Tilo                  0.141   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_3/Mmux_o251
    SLICE_X45Y49.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<31>
    SLICE_X45Y49.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<31>
                                                       XLXI_4/XLXI_4/buffer_31_rstpot
                                                       XLXI_4/XLXI_4/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (2.319ns logic, 2.438ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_26 (SLICE_X47Y47.B5), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO17 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y50.B6      net (fanout=1)        0.530   XLXN_114<17>
    SLICE_X45Y50.B       Tilo                  0.043   Data_in<17>
                                                       XLXI_19/Mmux_Cpu_data4bus91
    SLICE_X45Y50.C6      net (fanout=2)        0.104   Data_in<17>
    SLICE_X45Y50.CMUX    Tilo                  0.244   Data_in<17>
                                                       XLXI_5/MUX1_DispData/Mmux_o_38
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X47Y49.A3      net (fanout=13)       0.850   Disp_num<17>
    SLICE_X47Y49.A       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_7
    SLICE_X47Y49.B5      net (fanout=2)        0.156   XLXI_4/XLXI_1/[4].mc/XLXN_27
    SLICE_X47Y49.B       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_52
    SLICE_X47Y47.C5      net (fanout=1)        0.314   XLXI_4/XLXN_26<26>
    SLICE_X47Y47.CMUX    Tilo                  0.137   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_3/Mmux_o191
    SLICE_X47Y47.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<26>
    SLICE_X47Y47.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_4/buffer_26_rstpot
                                                       XLXI_4/XLXI_4/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (2.320ns logic, 2.103ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 5)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO17 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y50.B6      net (fanout=1)        0.530   XLXN_114<17>
    SLICE_X45Y50.B       Tilo                  0.043   Data_in<17>
                                                       XLXI_19/Mmux_Cpu_data4bus91
    SLICE_X45Y50.C6      net (fanout=2)        0.104   Data_in<17>
    SLICE_X45Y50.CMUX    Tilo                  0.244   Data_in<17>
                                                       XLXI_5/MUX1_DispData/Mmux_o_38
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X47Y49.B2      net (fanout=13)       0.857   Disp_num<17>
    SLICE_X47Y49.B       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_52
    SLICE_X47Y47.C5      net (fanout=1)        0.314   XLXI_4/XLXN_26<26>
    SLICE_X47Y47.CMUX    Tilo                  0.137   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_3/Mmux_o191
    SLICE_X47Y47.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<26>
    SLICE_X47Y47.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_4/buffer_26_rstpot
                                                       XLXI_4/XLXI_4/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (2.277ns logic, 1.954ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.167 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO18 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y49.B6      net (fanout=1)        0.427   XLXN_114<18>
    SLICE_X48Y49.B       Tilo                  0.043   Data_in<18>
                                                       XLXI_19/Mmux_Cpu_data4bus101
    SLICE_X46Y49.C6      net (fanout=2)        0.249   Data_in<18>
    SLICE_X46Y49.CMUX    Tilo                  0.239   XLXI_4/XLXI_4/buffer<52>
                                                       XLXI_5/MUX1_DispData/Mmux_o_39
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X47Y49.A4      net (fanout=14)       0.382   Disp_num<18>
    SLICE_X47Y49.A       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_7
    SLICE_X47Y49.B5      net (fanout=2)        0.156   XLXI_4/XLXI_1/[4].mc/XLXN_27
    SLICE_X47Y49.B       Tilo                  0.043   XLXI_4/XLXI_1/[1].mc/XLXN_211
                                                       XLXI_4/XLXI_1/[4].mc/XLXI_52
    SLICE_X47Y47.C5      net (fanout=1)        0.314   XLXI_4/XLXN_26<26>
    SLICE_X47Y47.CMUX    Tilo                  0.137   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_3/Mmux_o191
    SLICE_X47Y47.B5      net (fanout=1)        0.149   XLXI_4/XLXN_16<26>
    SLICE_X47Y47.CLK     Tas                   0.010   XLXI_4/XLXI_4/buffer<26>
                                                       XLXI_4/XLXI_4/buffer_26_rstpot
                                                       XLXI_4/XLXI_4/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (2.315ns logic, 1.677ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_23 (SLICE_X47Y54.C6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO22 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y52.B6      net (fanout=1)        0.459   XLXN_114<22>
    SLICE_X46Y52.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_19/Mmux_Cpu_data4bus151
    SLICE_X46Y52.C6      net (fanout=32)       0.113   Data_in<22>
    SLICE_X46Y52.CMUX    Tilo                  0.239   Data_in<22>
                                                       XLXI_5/MUX1_DispData/Mmux_o_314
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X45Y52.D3      net (fanout=14)       0.614   Disp_num<22>
    SLICE_X45Y52.D       Tilo                  0.043   XLXI_4/XLXI_1/[5].mc/XLXN_26
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_6
    SLICE_X45Y53.C5      net (fanout=2)        0.241   XLXI_4/XLXI_1/[5].mc/XLXN_26
    SLICE_X45Y53.C       Tilo                  0.043   XLXI_4/XLXN_26<23>
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_47
    SLICE_X47Y54.D3      net (fanout=1)        0.433   XLXI_4/XLXN_26<23>
    SLICE_X47Y54.DMUX    Tilo                  0.145   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_3/Mmux_o161
    SLICE_X47Y54.C6      net (fanout=1)        0.098   XLXI_4/XLXN_16<23>
    SLICE_X47Y54.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_4/buffer_23_rstpot
                                                       XLXI_4/XLXI_4/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (2.322ns logic, 1.958ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO20 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y51.B6      net (fanout=1)        0.377   XLXN_114<20>
    SLICE_X46Y51.B       Tilo                  0.043   Data_in<20>
                                                       XLXI_19/Mmux_Cpu_data4bus131
    SLICE_X46Y51.C6      net (fanout=32)       0.112   Data_in<20>
    SLICE_X46Y51.CMUX    Tilo                  0.239   Data_in<20>
                                                       XLXI_5/MUX1_DispData/Mmux_o_312
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X45Y53.A5      net (fanout=14)       0.472   Disp_num<20>
    SLICE_X45Y53.A       Tilo                  0.043   XLXI_4/XLXN_26<23>
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_7
    SLICE_X45Y53.C4      net (fanout=2)        0.337   XLXI_4/XLXI_1/[5].mc/XLXN_27
    SLICE_X45Y53.C       Tilo                  0.043   XLXI_4/XLXN_26<23>
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_47
    SLICE_X47Y54.D3      net (fanout=1)        0.433   XLXI_4/XLXN_26<23>
    SLICE_X47Y54.DMUX    Tilo                  0.145   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_3/Mmux_o161
    SLICE_X47Y54.C6      net (fanout=1)        0.098   XLXI_4/XLXN_16<23>
    SLICE_X47Y54.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_4/buffer_23_rstpot
                                                       XLXI_4/XLXI_4/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (2.322ns logic, 1.829ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_4/XLXI_4/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_4/XLXI_4/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO21 Trcko_DOA             1.800   XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y54.B6      net (fanout=1)        0.450   XLXN_114<21>
    SLICE_X45Y54.B       Tilo                  0.043   Data_in<21>
                                                       XLXI_19/Mmux_Cpu_data4bus141
    SLICE_X45Y54.C6      net (fanout=32)       0.104   Data_in<21>
    SLICE_X45Y54.CMUX    Tilo                  0.244   Data_in<21>
                                                       XLXI_5/MUX1_DispData/Mmux_o_313
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X45Y53.A3      net (fanout=13)       0.398   Disp_num<21>
    SLICE_X45Y53.A       Tilo                  0.043   XLXI_4/XLXN_26<23>
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_7
    SLICE_X45Y53.C4      net (fanout=2)        0.337   XLXI_4/XLXI_1/[5].mc/XLXN_27
    SLICE_X45Y53.C       Tilo                  0.043   XLXI_4/XLXN_26<23>
                                                       XLXI_4/XLXI_1/[5].mc/XLXI_47
    SLICE_X47Y54.D3      net (fanout=1)        0.433   XLXI_4/XLXN_26<23>
    SLICE_X47Y54.DMUX    Tilo                  0.145   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_3/Mmux_o161
    SLICE_X47Y54.C6      net (fanout=1)        0.098   XLXI_4/XLXN_16<23>
    SLICE_X47Y54.CLK     Tas                   0.009   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_4/buffer_23_rstpot
                                                       XLXI_4/XLXI_4/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (2.327ns logic, 1.820ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_52 (SLICE_X46Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_53 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_53 to XLXI_4/XLXI_4/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.118   XLXI_4/XLXI_4/buffer<21>
                                                       XLXI_4/XLXI_4/buffer_53
    SLICE_X46Y49.A6      net (fanout=2)        0.337   XLXI_4/XLXI_4/buffer<53>
    SLICE_X46Y49.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_4/buffer<52>
                                                       XLXI_4/XLXI_4/buffer_52_rstpot
                                                       XLXI_4/XLXI_4/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.059ns logic, 0.337ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_19 (SLICE_X44Y54.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_20 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_20 to XLXI_4/XLXI_4/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.CQ      Tcko                  0.100   XLXI_4/XLXI_4/buffer<20>
                                                       XLXI_4/XLXI_4/buffer_20
    SLICE_X44Y54.B6      net (fanout=2)        0.107   XLXI_4/XLXI_4/buffer<20>
    SLICE_X44Y54.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_4/buffer<19>
                                                       XLXI_4/XLXI_4/buffer_19_rstpot
                                                       XLXI_4/XLXI_4/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_2 (SLICE_X46Y58.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_3 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_3 to XLXI_4/XLXI_4/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.100   XLXI_4/XLXI_4/buffer<3>
                                                       XLXI_4/XLXI_4/buffer_3
    SLICE_X46Y58.B6      net (fanout=2)        0.111   XLXI_4/XLXI_4/buffer<3>
    SLICE_X46Y58.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_4/buffer<2>
                                                       XLXI_4/XLXI_4/buffer_2_rstpot
                                                       XLXI_4/XLXI_4/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.041ns logic, 0.111ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.137|    4.981|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10211 paths, 0 nets, and 2111 connections

Design statistics:
   Minimum period:   9.962ns{1}   (Maximum frequency: 100.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 26 17:16:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



