Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 30 17:35:32 2023
| Host         : DESKTOP-O267IUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (40)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (40)
-------------------------------
 There are 40 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.060        0.000                      0                   88        0.191        0.000                      0                   88        2.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.060        0.000                      0                   88        0.305        0.000                      0                   88        2.867        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.061        0.000                      0                   88        0.305        0.000                      0                   88        2.867        0.000                       0                    42  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.060        0.000                      0                   88        0.191        0.000                      0                   88  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.060        0.000                      0                   88        0.191        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.961ns (35.224%)  route 3.606ns (64.776%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     4.828    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.952 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.952    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.961ns (35.855%)  route 3.508ns (64.145%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     4.730    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.854 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.854    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.961ns (36.200%)  route 3.456ns (63.800%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 5.470 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     4.678    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.802    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567     5.470    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.096    
                         clock uncertainty           -0.114     5.982    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029     6.011    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.651ns (30.503%)  route 3.762ns (69.497%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     4.673    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.797 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.797    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.717ns (31.814%)  route 3.680ns (68.186%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.625     4.658    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.782 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.782    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.717ns (31.947%)  route 3.658ns (68.053%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.603     4.635    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.759    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081     6.064    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.651ns (30.885%)  route 3.695ns (69.115%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     4.606    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.730 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.730    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.651ns (31.238%)  route 3.634ns (68.762%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.517     4.546    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.670 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.670    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.961ns (36.956%)  route 3.345ns (63.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 r  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.793     2.926    ltOp9_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.313     3.239 r  vga_red_reg[3]_i_21/O
                         net (fo=4, routed)           0.595     3.834    vga_red1
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.958 r  vga_blue_reg[3]_i_4/O
                         net (fo=4, routed)           0.609     4.567    vga_blue_reg[3]_i_4_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.691 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.691    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077     6.060    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.651ns (31.721%)  route 3.554ns (68.279%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.437     4.466    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.590    vga_red_reg[1]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031     6.014    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.068 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.236    -0.478    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.373    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.995%)  route 0.168ns (40.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.059 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.059    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.030%)  route 0.182ns (41.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[6]/Q
                         net (fo=11, routed)          0.182    -0.156    p_1_in4_in[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.045 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.843%)  route 0.184ns (42.157%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[2]/Q
                         net (fo=23, routed)          0.184    -0.152    h_cntr_reg_reg[2]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.041    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.476    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.035 r  v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/C
                         clock pessimism              0.236    -0.478    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.373    v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.252ns (56.445%)  route 0.194ns (43.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[6]/Q
                         net (fo=32, routed)          0.194    -0.141    p_0_in3_in[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.030 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.030    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.235    -0.476    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.650%)  route 0.196ns (43.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 f  v_cntr_reg_reg[0]/Q
                         net (fo=4, routed)           0.196    -0.142    v_cntr_reg_reg_n_0_[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg[0]_i_4_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.027 r  v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.027    v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.909%)  route 0.168ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.026 r  v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.026    v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.075%)  route 0.213ns (45.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.213    -0.125    v_cntr_reg_reg_n_0_[1]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.015 r  v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.015    v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.038%)  route 0.209ns (44.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  h_cntr_reg_reg[0]/Q
                         net (fo=14, routed)          0.209    -0.126    h_cntr_reg_reg[0]
    SLICE_X40Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    h_cntr_reg[0]_i_4_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.011    h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.476    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y28     h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y28     h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.961ns (35.224%)  route 3.606ns (64.776%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     4.828    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.952 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.952    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029     6.013    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.961ns (35.855%)  route 3.508ns (64.145%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     4.730    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.854 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.854    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079     6.063    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.961ns (36.200%)  route 3.456ns (63.800%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 5.470 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     4.678    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.802    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567     5.470    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.096    
                         clock uncertainty           -0.113     5.983    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.651ns (30.503%)  route 3.762ns (69.497%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     4.673    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.797 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.797    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.029     6.013    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.717ns (31.814%)  route 3.680ns (68.186%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.625     4.658    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.782 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.782    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.063    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.717ns (31.947%)  route 3.658ns (68.053%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.603     4.635    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.759    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081     6.065    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.651ns (30.885%)  route 3.695ns (69.115%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     4.606    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.730 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.730    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.063    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.651ns (31.238%)  route 3.634ns (68.762%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.517     4.546    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.670 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.670    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     6.013    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.961ns (36.956%)  route 3.345ns (63.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 r  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.793     2.926    ltOp9_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.313     3.239 r  vga_red_reg[3]_i_21/O
                         net (fo=4, routed)           0.595     3.834    vga_red1
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.958 r  vga_blue_reg[3]_i_4/O
                         net (fo=4, routed)           0.609     4.567    vga_blue_reg[3]_i_4_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.691 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.691    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077     6.061    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.651ns (31.721%)  route 3.554ns (68.279%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.437     4.466    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.590    vga_red_reg[1]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.113     5.984    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031     6.015    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.068 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.236    -0.478    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.373    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.995%)  route 0.168ns (40.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.059 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.059    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.030%)  route 0.182ns (41.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[6]/Q
                         net (fo=11, routed)          0.182    -0.156    p_1_in4_in[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.045 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.843%)  route 0.184ns (42.157%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[2]/Q
                         net (fo=23, routed)          0.184    -0.152    h_cntr_reg_reg[2]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.041    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.476    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.035 r  v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/C
                         clock pessimism              0.236    -0.478    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.373    v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.252ns (56.445%)  route 0.194ns (43.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[6]/Q
                         net (fo=32, routed)          0.194    -0.141    p_0_in3_in[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.030 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.030    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.235    -0.476    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.650%)  route 0.196ns (43.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 f  v_cntr_reg_reg[0]/Q
                         net (fo=4, routed)           0.196    -0.142    v_cntr_reg_reg_n_0_[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg[0]_i_4_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.027 r  v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.027    v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.909%)  route 0.168ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.026 r  v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.026    v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.075%)  route 0.213ns (45.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.213    -0.125    v_cntr_reg_reg_n_0_[1]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.015 r  v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.015    v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.038%)  route 0.209ns (44.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  h_cntr_reg_reg[0]/Q
                         net (fo=14, routed)          0.209    -0.126    h_cntr_reg_reg[0]
    SLICE_X40Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    h_cntr_reg[0]_i_4_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.011    h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.476    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.371    h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y27     h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y28     h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X40Y28     h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y29     h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X40Y27     h_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.961ns (35.224%)  route 3.606ns (64.776%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     4.828    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.952 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.952    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.961ns (35.855%)  route 3.508ns (64.145%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     4.730    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.854 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.854    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.961ns (36.200%)  route 3.456ns (63.800%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 5.470 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     4.678    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.802    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567     5.470    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.096    
                         clock uncertainty           -0.114     5.982    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029     6.011    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.651ns (30.503%)  route 3.762ns (69.497%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     4.673    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.797 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.797    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.717ns (31.814%)  route 3.680ns (68.186%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.625     4.658    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.782 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.782    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.717ns (31.947%)  route 3.658ns (68.053%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.603     4.635    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.759    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081     6.064    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.651ns (30.885%)  route 3.695ns (69.115%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     4.606    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.730 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.730    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.651ns (31.238%)  route 3.634ns (68.762%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.517     4.546    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.670 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.670    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.961ns (36.956%)  route 3.345ns (63.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 r  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.793     2.926    ltOp9_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.313     3.239 r  vga_red_reg[3]_i_21/O
                         net (fo=4, routed)           0.595     3.834    vga_red1
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.958 r  vga_blue_reg[3]_i_4/O
                         net (fo=4, routed)           0.609     4.567    vga_blue_reg[3]_i_4_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.691 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.691    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077     6.060    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.651ns (31.721%)  route 3.554ns (68.279%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.437     4.466    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.590    vga_red_reg[1]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031     6.014    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.068 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.236    -0.478    
                         clock uncertainty            0.114    -0.364    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.259    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.995%)  route 0.168ns (40.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.059 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.059    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.030%)  route 0.182ns (41.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[6]/Q
                         net (fo=11, routed)          0.182    -0.156    p_1_in4_in[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.045 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.843%)  route 0.184ns (42.157%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[2]/Q
                         net (fo=23, routed)          0.184    -0.152    h_cntr_reg_reg[2]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.041    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.035 r  v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/C
                         clock pessimism              0.236    -0.478    
                         clock uncertainty            0.114    -0.364    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.259    v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.252ns (56.445%)  route 0.194ns (43.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[6]/Q
                         net (fo=32, routed)          0.194    -0.141    p_0_in3_in[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.030 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.030    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.235    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.650%)  route 0.196ns (43.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 f  v_cntr_reg_reg[0]/Q
                         net (fo=4, routed)           0.196    -0.142    v_cntr_reg_reg_n_0_[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg[0]_i_4_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.027 r  v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.027    v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.909%)  route 0.168ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.026 r  v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.026    v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.075%)  route 0.213ns (45.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.213    -0.125    v_cntr_reg_reg_n_0_[1]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.015 r  v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.015    v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.038%)  route 0.209ns (44.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  h_cntr_reg_reg[0]/Q
                         net (fo=14, routed)          0.209    -0.126    h_cntr_reg_reg[0]
    SLICE_X40Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    h_cntr_reg[0]_i_4_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.011    h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.961ns (35.224%)  route 3.606ns (64.776%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     4.828    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.952 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.952    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.961ns (35.855%)  route 3.508ns (64.145%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     4.730    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.854 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.854    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.961ns (36.200%)  route 3.456ns (63.800%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 5.470 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 f  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.964     3.097    ltOp9_in
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.313     3.410 r  vga_red_reg[2]_i_5/O
                         net (fo=1, routed)           0.725     4.135    vga_red_reg[2]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.259 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     4.678    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.802    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567     5.470    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.096    
                         clock uncertainty           -0.114     5.982    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029     6.011    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.651ns (30.503%)  route 3.762ns (69.497%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     4.673    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.797 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.797    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.717ns (31.814%)  route 3.680ns (68.186%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.625     4.658    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.782 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.782    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.717ns (31.947%)  route 3.658ns (68.053%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.983     0.824    p_0_in3_in[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.948 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.948    vga_red_reg[3]_i_96_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.480 r  vga_red_reg_reg[3]_i_49/CO[3]
                         net (fo=3, routed)           1.048     2.528    ltOp7_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.149     2.677 r  vga_red_reg[3]_i_23/O
                         net (fo=2, routed)           1.023     3.701    p_0_in
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.332     4.033 r  vga_red_reg[1]_i_3/O
                         net (fo=3, routed)           0.603     4.635    vga_red_reg[1]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.759 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.759    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081     6.064    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.651ns (30.885%)  route 3.695ns (69.115%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 r  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 r  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.751     3.902    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     4.606    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.730 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.730    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.079     6.062    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.651ns (31.238%)  route 3.634ns (68.762%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.517     4.546    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.670 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.670    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     6.012    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 1.961ns (36.956%)  route 3.345ns (63.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[5]/Q
                         net (fo=33, routed)          0.818     0.659    p_0_in3_in[2]
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.150     0.809 r  vga_red_reg[0]_i_8/O
                         net (fo=2, routed)           0.530     1.339    vga_red_reg[0]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     2.133 r  vga_red_reg_reg[3]_i_45/CO[2]
                         net (fo=2, routed)           0.793     2.926    ltOp9_in
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.313     3.239 r  vga_red_reg[3]_i_21/O
                         net (fo=4, routed)           0.595     3.834    vga_red1
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.958 r  vga_blue_reg[3]_i_4/O
                         net (fo=4, routed)           0.609     4.567    vga_blue_reg[3]_i_4_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.691 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.691    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077     6.060    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.651ns (31.721%)  route 3.554ns (68.279%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 5.471 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 f  h_cntr_reg_reg[7]/Q
                         net (fo=35, routed)          0.842     0.683    h_cntr_reg_reg_n_0_[7]
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.807 r  vga_red_reg[3]_i_65/O
                         net (fo=1, routed)           0.543     1.350    vga_red_reg[3]_i_65_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     1.844 f  vga_red_reg_reg[3]_i_42/CO[1]
                         net (fo=4, routed)           0.977     2.821    ltOp11_in
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.150 f  vga_red_reg[3]_i_19/O
                         net (fo=3, routed)           0.754     3.905    vga_red_reg[3]_i_19_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.029 r  vga_red_reg[3]_i_7/O
                         net (fo=4, routed)           0.437     4.466    vga_red_reg[3]_i_7_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.590    vga_red_reg[1]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568     5.471    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.097    
                         clock uncertainty           -0.114     5.983    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031     6.014    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.068 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.236    -0.478    
                         clock uncertainty            0.114    -0.364    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.259    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.995%)  route 0.168ns (40.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.059 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.059    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.030%)  route 0.182ns (41.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[6]/Q
                         net (fo=11, routed)          0.182    -0.156    p_1_in4_in[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.045 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y25         FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.843%)  route 0.184ns (42.157%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[2]/Q
                         net (fo=23, routed)          0.184    -0.152    h_cntr_reg_reg[2]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.041    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.236    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.158    -0.179    v_cntr_reg_reg_n_0_[10]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.035 r  v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.848    -0.715    pxl_clk
    SLICE_X40Y26         FDRE                                         r  v_cntr_reg_reg[11]/C
                         clock pessimism              0.236    -0.478    
                         clock uncertainty            0.114    -0.364    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.259    v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.252ns (56.445%)  route 0.194ns (43.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  h_cntr_reg_reg[6]/Q
                         net (fo=32, routed)          0.194    -0.141    p_0_in3_in[3]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.030 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.030    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X40Y28         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.235    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.650%)  route 0.196ns (43.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 f  v_cntr_reg_reg[0]/Q
                         net (fo=4, routed)           0.196    -0.142    v_cntr_reg_reg_n_0_[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg[0]_i_4_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.027 r  v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.027    v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.909%)  route 0.168ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.170    v_cntr_reg_reg_n_0_[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.026 r  v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.026    v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.075%)  route 0.213ns (45.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.581    -0.479    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.213    -0.125    v_cntr_reg_reg_n_0_[1]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.015 r  v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.015    v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y24         FDRE                                         r  v_cntr_reg_reg[1]/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.114    -0.365    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.260    v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.038%)  route 0.209ns (44.962%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.584    -0.476    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  h_cntr_reg_reg[0]/Q
                         net (fo=14, routed)          0.209    -0.126    h_cntr_reg_reg[0]
    SLICE_X40Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    h_cntr_reg[0]_i_4_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.011    h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.850    -0.713    pxl_clk
    SLICE_X40Y27         FDRE                                         r  h_cntr_reg_reg[0]/C
                         clock pessimism              0.236    -0.476    
                         clock uncertainty            0.114    -0.362    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.257    h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.246    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.076ns (62.992%)  route 2.395ns (37.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.395     2.235    VGA_R_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     5.855 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.855    VGA_R[2]
    T11                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 4.053ns (64.147%)  route 2.265ns (35.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.157 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.265     2.108    VGA_B_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597     5.704 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.704    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 4.062ns (64.322%)  route 2.253ns (35.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.158 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.253     2.095    VGA_B_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606     5.701 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.701    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.068ns (65.814%)  route 2.113ns (34.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.158 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.113     1.955    VGA_R_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.567 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.567    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.081ns (66.441%)  route 2.061ns (33.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           2.061     1.966    VGA_G_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563     5.529 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.529    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.085ns (67.107%)  route 2.002ns (32.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.096 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           2.002     1.906    VGA_G_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567     5.473 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.473    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 4.210ns (69.428%)  route 1.854ns (30.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.746    -0.612    pxl_clk
    SLICE_X37Y32         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.193 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           1.854     1.661    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.791     5.451 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.451    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.158ns (69.031%)  route 1.865ns (30.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.096 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           1.865     1.769    VGA_B_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.409 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.409    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 4.156ns (69.075%)  route 1.860ns (30.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           1.860     1.765    VGA_B_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.403 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.403    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 4.090ns (68.195%)  route 1.908ns (31.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           1.908     1.812    VGA_G_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572     5.385 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.385    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.458ns (81.759%)  route 0.325ns (18.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.325    -0.009    VGA_R_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.309 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.309    VGA_R[1]
    W15                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.494ns (82.005%)  route 0.328ns (17.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X43Y26         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.328    -0.023    VGA_VS_O_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.366     1.343 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.343    VGA_VS_O
    U15                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.465ns (79.289%)  route 0.383ns (20.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.383     0.048    VGA_R_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.324     1.372 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.372    VGA_R[0]
    V15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.431ns (76.488%)  route 0.440ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           0.440     0.128    VGA_G_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     1.395 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.395    VGA_G[1]
    T15                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.437ns (76.692%)  route 0.437ns (23.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.437     0.126    VGA_G_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.399 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.399    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.432ns (75.269%)  route 0.470ns (24.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.470     0.159    VGA_G_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.427 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.427    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.504ns (78.806%)  route 0.404ns (21.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.404     0.093    VGA_B_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.433 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.433    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.498ns (78.520%)  route 0.410ns (21.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X37Y32         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.410     0.063    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.370     1.433 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.433    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.501ns (78.408%)  route 0.413ns (21.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           0.413     0.103    VGA_B_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.440 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.440    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.428ns (74.551%)  route 0.487ns (25.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.487     0.177    VGA_G_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.441 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.441    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.076ns (62.992%)  route 2.395ns (37.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.743    -0.615    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.395     2.235    VGA_R_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     5.855 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.855    VGA_R[2]
    T11                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 4.053ns (64.147%)  route 2.265ns (35.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.157 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.265     2.108    VGA_B_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597     5.704 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.704    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 4.062ns (64.322%)  route 2.253ns (35.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.158 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.253     2.095    VGA_B_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606     5.701 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.701    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.068ns (65.814%)  route 2.113ns (34.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.158 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.113     1.955    VGA_R_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.567 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.567    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.081ns (66.441%)  route 2.061ns (33.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           2.061     1.966    VGA_G_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563     5.529 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.529    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.085ns (67.107%)  route 2.002ns (32.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.096 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           2.002     1.906    VGA_G_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567     5.473 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.473    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 4.210ns (69.428%)  route 1.854ns (30.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.746    -0.612    pxl_clk
    SLICE_X37Y32         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.193 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           1.854     1.661    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.791     5.451 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.451    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.158ns (69.031%)  route 1.865ns (30.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.744    -0.614    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.096 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           1.865     1.769    VGA_B_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.409 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.409    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 4.156ns (69.075%)  route 1.860ns (30.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           1.860     1.765    VGA_B_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.403 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.403    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 4.090ns (68.195%)  route 1.908ns (31.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.745    -0.613    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.095 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           1.908     1.812    VGA_G_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572     5.385 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.385    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.458ns (81.759%)  route 0.325ns (18.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.325    -0.009    VGA_R_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.309 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.309    VGA_R[1]
    W15                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.494ns (82.005%)  route 0.328ns (17.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.582    -0.478    pxl_clk
    SLICE_X43Y26         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.328    -0.023    VGA_VS_O_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.366     1.343 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.343    VGA_VS_O
    U15                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.465ns (79.289%)  route 0.383ns (20.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.383     0.048    VGA_R_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.324     1.372 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.372    VGA_R[0]
    V15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.431ns (76.488%)  route 0.440ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           0.440     0.128    VGA_G_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     1.395 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.395    VGA_G[1]
    T15                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.437ns (76.692%)  route 0.437ns (23.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.437     0.126    VGA_G_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.399 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.399    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.432ns (75.269%)  route 0.470ns (24.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.470     0.159    VGA_G_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.427 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.427    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.504ns (78.806%)  route 0.404ns (21.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.585    -0.475    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.404     0.093    VGA_B_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.433 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.433    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.498ns (78.520%)  route 0.410ns (21.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X37Y32         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.410     0.063    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.370     1.433 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.433    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.501ns (78.408%)  route 0.413ns (21.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           0.413     0.103    VGA_B_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.440 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.440    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.428ns (74.551%)  route 0.487ns (25.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.586    -0.474    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.487     0.177    VGA_G_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.441 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.441    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.781 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.541    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.305    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.781 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.541    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.305    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 2.335ns (27.700%)  route 6.094ns (72.300%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           1.033     8.305    vga_red_reg[0]_i_3_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.429 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.429    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.419ns  (logic 2.335ns (27.733%)  route 6.084ns (72.267%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           1.023     8.295    vga_red_reg[0]_i_3_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.419 r  vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.419    vga_green[0]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.214ns  (logic 2.603ns (31.687%)  route 5.611ns (68.313%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.166     5.740    vga_red_reg[1]_i_11_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.328     6.068 r  vga_red_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     6.068    vga_red_reg[3]_i_47_n_0
    SLICE_X39Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.285 r  vga_red_reg_reg[3]_i_22/O
                         net (fo=1, routed)           0.859     7.144    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.443 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     8.090    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.214 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.214    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.213ns  (logic 2.376ns (28.932%)  route 5.837ns (71.068%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     8.089    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.213 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.213    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.147ns  (logic 2.603ns (31.948%)  route 5.544ns (68.052%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.166     5.740    vga_red_reg[1]_i_11_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.328     6.068 r  vga_red_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     6.068    vga_red_reg[3]_i_47_n_0
    SLICE_X39Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.285 r  vga_red_reg_reg[3]_i_22/O
                         net (fo=1, routed)           0.859     7.144    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.443 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     8.023    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.147 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.147    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 2.376ns (29.282%)  route 5.738ns (70.718%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     7.991    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.115 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.115    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.112ns  (logic 2.335ns (28.781%)  route 5.778ns (71.219%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           0.716     7.988    vga_red_reg[0]_i_3_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.112 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.112    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 2.376ns (29.471%)  route 5.686ns (70.529%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     7.939    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.063    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567    -1.264    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 2.211ns (27.458%)  route 5.841ns (72.542%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          0.921     5.494    vga_red_reg[1]_i_11_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.328     5.822 r  vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.962     6.784    vga_red_reg[3]_i_25_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.908 r  vga_red_reg[3]_i_8/O
                         net (fo=3, routed)           1.020     7.928    vga_red_reg[3]_i_8_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.052 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     8.052    vga_red_reg[3]_i_2_n_0
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 2.108ns (26.374%)  route 5.885ns (73.626%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.878     5.776    vga_red_reg[1]_i_18_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  vga_red_reg[3]_i_50/O
                         net (fo=1, routed)           0.151     6.052    vga_red_reg[3]_i_50_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.176 r  vga_red_reg[3]_i_24/O
                         net (fo=4, routed)           0.447     6.623    vga_red_reg[3]_i_24_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_red_reg[1]_i_5/O
                         net (fo=3, routed)           1.122     7.869    vga_red_reg[1]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.341ns (35.742%)  route 0.612ns (64.258%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.612     0.908    sw_IBUF[3]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.953    vga_red_reg[3]_i_2_n_0
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.386ns (39.711%)  route 0.585ns (60.289%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.127     0.926    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.971 r  vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga_green[0]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.341ns (32.526%)  route 0.706ns (67.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.706     1.002    sw_IBUF[3]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.047 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.047    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.386ns (36.548%)  route 0.669ns (63.452%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.211     1.010    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.341ns (31.160%)  route 0.752ns (68.840%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.752     1.048    sw_IBUF[3]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.093 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.093    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.386ns (35.019%)  route 0.715ns (64.981%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.257     1.056    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.101 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.101    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.386ns (34.517%)  route 0.731ns (65.483%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.273     1.072    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.117 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.459ns (37.346%)  route 0.769ns (62.654%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.176     1.110    vga_blue_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.118     1.228 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.228    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.459ns (35.831%)  route 0.821ns (64.169%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.228     1.162    vga_blue_reg[3]_i_2_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I0_O)        0.118     1.280 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.280    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.581%)  route 0.830ns (64.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.237     1.171    vga_blue_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.118     1.289 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 2.335ns (27.700%)  route 6.094ns (72.300%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           1.033     8.305    vga_red_reg[0]_i_3_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.429 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.429    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.419ns  (logic 2.335ns (27.733%)  route 6.084ns (72.267%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           1.023     8.295    vga_red_reg[0]_i_3_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.419 r  vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.419    vga_green[0]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.214ns  (logic 2.603ns (31.687%)  route 5.611ns (68.313%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.166     5.740    vga_red_reg[1]_i_11_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.328     6.068 r  vga_red_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     6.068    vga_red_reg[3]_i_47_n_0
    SLICE_X39Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.285 r  vga_red_reg_reg[3]_i_22/O
                         net (fo=1, routed)           0.859     7.144    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.443 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.648     8.090    vga_red_reg[3]_i_6_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.214 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.214    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.213ns  (logic 2.376ns (28.932%)  route 5.837ns (71.068%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.569     8.089    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.213 r  vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.213    vga_blue[2]
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y30         FDRE                                         r  vga_blue_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.147ns  (logic 2.603ns (31.948%)  route 5.544ns (68.052%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.166     5.740    vga_red_reg[1]_i_11_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.328     6.068 r  vga_red_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     6.068    vga_red_reg[3]_i_47_n_0
    SLICE_X39Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.285 r  vga_red_reg_reg[3]_i_22/O
                         net (fo=1, routed)           0.859     7.144    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.443 r  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.581     8.023    vga_red_reg[3]_i_6_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.147 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.147    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 2.376ns (29.282%)  route 5.738ns (70.718%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.471     7.991    vga_red_reg[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.115 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.115    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.112ns  (logic 2.335ns (28.781%)  route 5.778ns (71.219%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          1.394     5.968    vga_red_reg[1]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.328     6.296 r  vga_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.577     6.873    vga_red_reg[0]_i_15_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  vga_red_reg[0]_i_7/O
                         net (fo=1, routed)           0.151     7.148    vga_red_reg[0]_i_7_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.272 r  vga_red_reg[0]_i_3/O
                         net (fo=3, routed)           0.716     7.988    vga_red_reg[0]_i_3_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.112 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.112    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 2.376ns (29.471%)  route 5.686ns (70.529%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.886     5.784    vga_red_reg[1]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  vga_red_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     5.908    vga_red_reg[2]_i_10_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.125 r  vga_red_reg_reg[2]_i_6/O
                         net (fo=1, routed)           1.095     7.221    vga_red_reg_reg[2]_i_6_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.299     7.520 r  vga_red_reg[2]_i_2/O
                         net (fo=3, routed)           0.419     7.939    vga_red_reg[2]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.063 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.063    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.567    -1.264    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 2.211ns (27.458%)  route 5.841ns (72.542%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=17, routed)          2.939     4.428    btn_IBUF[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.146     4.574 r  vga_red_reg[1]_i_11/O
                         net (fo=13, routed)          0.921     5.494    vga_red_reg[1]_i_11_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.328     5.822 r  vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.962     6.784    vga_red_reg[3]_i_25_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.908 r  vga_red_reg[3]_i_8/O
                         net (fo=3, routed)           1.020     7.928    vga_red_reg[3]_i_8_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.052 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     8.052    vga_red_reg[3]_i_2_n_0
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 2.108ns (26.374%)  route 5.885ns (73.626%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           3.286     4.774    btn_IBUF[2]
    SLICE_X38Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  vga_red_reg[1]_i_18/O
                         net (fo=9, routed)           0.878     5.776    vga_red_reg[1]_i_18_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  vga_red_reg[3]_i_50/O
                         net (fo=1, routed)           0.151     6.052    vga_red_reg[3]_i_50_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.176 r  vga_red_reg[3]_i_24/O
                         net (fo=4, routed)           0.447     6.623    vga_red_reg[3]_i_24_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_red_reg[1]_i_5/O
                         net (fo=3, routed)           1.122     7.869    vga_red_reg[1]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.568    -1.263    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.341ns (35.742%)  route 0.612ns (64.258%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.612     0.908    sw_IBUF[3]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.953    vga_red_reg[3]_i_2_n_0
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.386ns (39.711%)  route 0.585ns (60.289%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.127     0.926    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.971 r  vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga_green[0]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.341ns (32.526%)  route 0.706ns (67.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.706     1.002    sw_IBUF[3]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.047 r  vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.047    vga_red_reg[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X41Y29         FDRE                                         r  vga_red_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.386ns (36.548%)  route 0.669ns (63.452%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.211     1.010    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    vga_green[2]
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_green_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.341ns (31.160%)  route 0.752ns (68.840%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.752     1.048    sw_IBUF[3]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.093 r  vga_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.093    vga_red_reg[2]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.851    -0.712    pxl_clk
    SLICE_X43Y28         FDRE                                         r  vga_red_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.386ns (35.019%)  route 0.715ns (64.981%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.257     1.056    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.101 r  vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.101    vga_green[3]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.386ns (34.517%)  route 0.731ns (65.483%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.458     0.754    sw_IBUF[3]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  vga_green_reg[3]_i_2/O
                         net (fo=4, routed)           0.273     1.072    vga_green_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.117 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    vga_green[1]
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_green_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.459ns (37.346%)  route 0.769ns (62.654%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.176     1.110    vga_blue_reg[3]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.118     1.228 r  vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.228    vga_blue[0]
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.853    -0.710    pxl_clk
    SLICE_X42Y30         FDRE                                         r  vga_blue_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.459ns (35.831%)  route 0.821ns (64.169%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.228     1.162    vga_blue_reg[3]_i_2_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I0_O)        0.118     1.280 r  vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.280    vga_blue[3]
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X43Y29         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.581%)  route 0.830ns (64.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=12, routed)          0.593     0.889    sw_IBUF[3]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_blue_reg[3]_i_2/O
                         net (fo=4, routed)           0.237     1.171    vga_blue_reg[3]_i_2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.118     1.289 r  vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    vga_blue[1]
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.852    -0.711    pxl_clk
    SLICE_X42Y29         FDRE                                         r  vga_blue_reg_reg[1]/C





