{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665076278009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665076278010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  6 14:11:17 2022 " "Processing started: Thu Oct  6 14:11:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665076278010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665076278010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniCPU -c MiniCPU " "Command: quartus_sta MiniCPU -c MiniCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665076278010 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665076278104 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665076278617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076278655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076278655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665076278942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniCPU.sdc " "Synopsys Design Constraints File file not found: 'MiniCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665076278961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076278961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INPUT_CLK INPUT_CLK " "create_clock -period 1.000 -name INPUT_CLK INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665076278961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665076278961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER " "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665076278961 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665076278961 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datab  to: combout " "Cell: inst2\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665076278962 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665076278962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665076278963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665076278965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665076278965 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665076278972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665076278997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665076278997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.531 " "Worst-case setup slack is -7.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.531            -100.218 INPUT_CLK  " "   -7.531            -100.218 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.272            -100.710 RST_DEBOUNCER  " "   -7.272            -100.710 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634             -53.419 CLK_FPGA  " "   -3.634             -53.419 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076279001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLK_FPGA  " "    0.427               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 RST_DEBOUNCER  " "    0.957               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 INPUT_CLK  " "    1.416               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076279008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.663 " "Worst-case recovery slack is -5.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.663             -22.281 INPUT_CLK  " "   -5.663             -22.281 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404             -21.245 RST_DEBOUNCER  " "   -5.404             -21.245 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516             -45.190 CLK_FPGA  " "   -2.516             -45.190 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076279011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.213 " "Worst-case removal slack is 1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 CLK_FPGA  " "    1.213               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 RST_DEBOUNCER  " "    2.054               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.328               0.000 INPUT_CLK  " "    2.328               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076279017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -47.874 INPUT_CLK  " "   -2.636             -47.874 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -46.124 RST_DEBOUNCER  " "   -2.636             -46.124 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.028 CLK_FPGA  " "   -0.538             -14.028 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076279040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076279040 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665076279052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665076279081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665076280053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datab  to: combout " "Cell: inst2\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665076280110 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665076280110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665076280112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665076280123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665076280123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.854 " "Worst-case setup slack is -7.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.854            -101.988 INPUT_CLK  " "   -7.854            -101.988 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.412             -99.590 RST_DEBOUNCER  " "   -7.412             -99.590 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559             -50.521 CLK_FPGA  " "   -3.559             -50.521 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076280125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 CLK_FPGA  " "    0.438               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 RST_DEBOUNCER  " "    0.688               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 INPUT_CLK  " "    1.465               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076280130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.961 " "Worst-case recovery slack is -5.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.961             -23.407 INPUT_CLK  " "   -5.961             -23.407 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.519             -21.639 RST_DEBOUNCER  " "   -5.519             -21.639 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277             -40.903 CLK_FPGA  " "   -2.277             -40.903 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076280136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.958 " "Worst-case removal slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 CLK_FPGA  " "    0.958               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.023               0.000 RST_DEBOUNCER  " "    2.023               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.480               0.000 INPUT_CLK  " "    2.480               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076280140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -47.909 INPUT_CLK  " "   -2.636             -47.909 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -45.975 RST_DEBOUNCER  " "   -2.636             -45.975 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.062 CLK_FPGA  " "   -0.538             -14.062 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076280143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076280143 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665076280155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665076280305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665076281211 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datab  to: combout " "Cell: inst2\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665076281254 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665076281254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665076281255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665076281258 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665076281258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.031 " "Worst-case setup slack is -4.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.031             -53.989 RST_DEBOUNCER  " "   -4.031             -53.989 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020             -51.055 INPUT_CLK  " "   -4.020             -51.055 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -28.085 CLK_FPGA  " "   -1.982             -28.085 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLK_FPGA  " "    0.170               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 RST_DEBOUNCER  " "    0.317               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 INPUT_CLK  " "    0.386               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.131 " "Worst-case recovery slack is -3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131             -12.368 RST_DEBOUNCER  " "   -3.131             -12.368 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -12.324 INPUT_CLK  " "   -3.120             -12.324 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450             -26.079 CLK_FPGA  " "   -1.450             -26.079 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.334 " "Worst-case removal slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 CLK_FPGA  " "    0.334               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.763               0.000 INPUT_CLK  " "    1.763               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.768               0.000 RST_DEBOUNCER  " "    1.768               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -39.293 INPUT_CLK  " "   -2.174             -39.293 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -37.071 RST_DEBOUNCER  " "   -2.174             -37.071 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -1.764 CLK_FPGA  " "   -0.099              -1.764 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281277 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665076281287 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datab  to: combout " "Cell: inst2\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665076281497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665076281497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665076281499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665076281501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665076281501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.842 " "Worst-case setup slack is -3.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842             -47.056 INPUT_CLK  " "   -3.842             -47.056 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.837             -49.549 RST_DEBOUNCER  " "   -3.837             -49.549 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731             -24.968 CLK_FPGA  " "   -1.731             -24.968 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 CLK_FPGA  " "    0.079               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 RST_DEBOUNCER  " "    0.246               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 INPUT_CLK  " "    0.329               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.013 " "Worst-case recovery slack is -3.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.013             -11.861 INPUT_CLK  " "   -3.013             -11.861 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008             -11.841 RST_DEBOUNCER  " "   -3.008             -11.841 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -22.141 CLK_FPGA  " "   -1.231             -22.141 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.183 " "Worst-case removal slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLK_FPGA  " "    0.183               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 RST_DEBOUNCER  " "    1.703               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 INPUT_CLK  " "    1.708               0.000 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -38.364 INPUT_CLK  " "   -2.174             -38.364 INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -36.212 RST_DEBOUNCER  " "   -2.174             -36.212 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -1.777 CLK_FPGA  " "   -0.099              -1.777 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665076281530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665076281530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665076282917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665076282918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5096 " "Peak virtual memory: 5096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665076282981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  6 14:11:22 2022 " "Processing ended: Thu Oct  6 14:11:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665076282981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665076282981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665076282981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665076282981 ""}
