# Decoder Hardware Architecture for HEVC