\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\hypertarget{group___peripheral__memory__map}{}\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~(0x20004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf185d384fb3e0c211eb8a068ccece389}{CCMSRAM\+\_\+\+BASE}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~(0x22000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~(0x22080000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2b55f4c138962d1f922317383c9f8633}{CCMSRAM\+\_\+\+BB\+\_\+\+BASE}}~(0x220\+B0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~(0x42000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}{SRAM1\+\_\+\+SIZE\+\_\+\+MAX}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{SRAM2\+\_\+\+SIZE}}~(0x00001800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1e33550fc0c4eca93be3799322bb9816}{CCMSRAM\+\_\+\+SIZE}}~(0x00002800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad}{FDCAN1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247}{FDCAN\+\_\+\+CONFIG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x8000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga07a5c4a050d66925226d94afd0c2c4f0}{UCPD1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x\+A000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac841dc6530fe6e94407030b44b05cb15}{SRAMCAN\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x\+A400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0204\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6b3ff76025f6386ee209c1bdb340dc6}{COMP3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0208\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae765c109890bab4e790212ac88e21614}{COMP4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x020\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}{OPAMP2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0304\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga77e696ac4313332e724ecc04d09faccd}{OPAMP3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0308\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}} + 0x0004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}} + 0x0024\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f}{CORDIC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga17cca180bbbde210175d4c05c74a93a3}{FMAC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x001\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0044\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x006\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x001\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0044\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x006\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x000\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0014\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0020\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0024\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x002\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0034\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0104\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0108\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x010\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0140\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}{ADC12\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa8decdbc2df68ec1685a947e2a303344}{DAC3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08060800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~(0x\+E0042000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(0x1\+FFF7500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFF7590\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FFF75\+E0\+UL)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Description détaillée}


\doxysubsubsubsection{Documentation des macros}
\Hypertarget{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC12\_COMMON\_BASE@{ADC12\_COMMON\_BASE}}
\index{ADC12\_COMMON\_BASE@{ADC12\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC12\_COMMON\_BASE}{ADC12\_COMMON\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007} 
\#define ADC12\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000300\+UL)}

\Hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_BASE}{ADC1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\#define ADC1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2\_BASE}{ADC2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6} 
\#define ADC2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000100\+UL)}

\Hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{AHB1PERIPH\_BASE}{AHB1PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4} 
\#define AHB1\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)}

\Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{APB1PERIPH\_BASE}{APB1PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb} 
\#define APB1\+PERIPH\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}}

\Hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{APB2PERIPH\_BASE}{APB2PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb} 
\#define APB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)}

\Hypertarget{group___peripheral__memory__map_gaf185d384fb3e0c211eb8a068ccece389}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_BASE@{CCMSRAM\_BASE}}
\index{CCMSRAM\_BASE@{CCMSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CCMSRAM\_BASE}{CCMSRAM\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf185d384fb3e0c211eb8a068ccece389} 
\#define CCMSRAM\+\_\+\+BASE~(0x10000000\+UL)}

CCMSRAM(10 KB) base address \Hypertarget{group___peripheral__memory__map_ga2b55f4c138962d1f922317383c9f8633}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_BB\_BASE@{CCMSRAM\_BB\_BASE}}
\index{CCMSRAM\_BB\_BASE@{CCMSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CCMSRAM\_BB\_BASE}{CCMSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga2b55f4c138962d1f922317383c9f8633} 
\#define CCMSRAM\+\_\+\+BB\+\_\+\+BASE~(0x220\+B0000\+UL)}

CCMSRAM(10 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_ga1e33550fc0c4eca93be3799322bb9816}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_SIZE@{CCMSRAM\_SIZE}}
\index{CCMSRAM\_SIZE@{CCMSRAM\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CCMSRAM\_SIZE}{CCMSRAM\_SIZE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1e33550fc0c4eca93be3799322bb9816} 
\#define CCMSRAM\+\_\+\+SIZE~(0x00002800\+UL)}

CCMSRAM size (10 KBytes) Peripheral memory map \Hypertarget{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP1\_BASE@{COMP1\_BASE}}
\index{COMP1\_BASE@{COMP1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{COMP1\_BASE}{COMP1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e} 
\#define COMP1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0200\+UL)}

\Hypertarget{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP2\_BASE@{COMP2\_BASE}}
\index{COMP2\_BASE@{COMP2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{COMP2\_BASE}{COMP2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50} 
\#define COMP2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0204\+UL)}

\Hypertarget{group___peripheral__memory__map_gaa6b3ff76025f6386ee209c1bdb340dc6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP3\_BASE@{COMP3\_BASE}}
\index{COMP3\_BASE@{COMP3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{COMP3\_BASE}{COMP3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa6b3ff76025f6386ee209c1bdb340dc6} 
\#define COMP3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0208\+UL)}

\Hypertarget{group___peripheral__memory__map_gae765c109890bab4e790212ac88e21614}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP4\_BASE@{COMP4\_BASE}}
\index{COMP4\_BASE@{COMP4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{COMP4\_BASE}{COMP4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae765c109890bab4e790212ac88e21614} 
\#define COMP4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x020\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CORDIC\_BASE@{CORDIC\_BASE}}
\index{CORDIC\_BASE@{CORDIC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CORDIC\_BASE}{CORDIC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f} 
\#define CORDIC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CRC\_BASE}{CRC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\#define CRC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRS\_BASE@{CRS\_BASE}}
\index{CRS\_BASE@{CRS\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CRS\_BASE}{CRS\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc} 
\#define CRS\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC1\_BASE@{DAC1\_BASE}}
\index{DAC1\_BASE@{DAC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1\_BASE}{DAC1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99} 
\#define DAC1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000800\+UL)}

\Hypertarget{group___peripheral__memory__map_gaa8decdbc2df68ec1685a947e2a303344}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC3\_BASE@{DAC3\_BASE}}
\index{DAC3\_BASE@{DAC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DAC3\_BASE}{DAC3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa8decdbc2df68ec1685a947e2a303344} 
\#define DAC3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08001000\+UL)}

\Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DAC\_BASE}{DAC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\#define DAC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08000800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\#define DBGMCU\+\_\+\+BASE~(0x\+E0042000\+UL)}

\Hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_BASE}{DMA1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\#define DMA1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}}
\index{DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel1\_BASE}{DMA1\_Channel1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c} 
\#define DMA1\+\_\+\+Channel1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0008\+UL)}

\Hypertarget{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}}
\index{DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel2\_BASE}{DMA1\_Channel2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267} 
\#define DMA1\+\_\+\+Channel2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x001\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}}
\index{DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel3\_BASE}{DMA1\_Channel3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d} 
\#define DMA1\+\_\+\+Channel3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0030\+UL)}

\Hypertarget{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}}
\index{DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel4\_BASE}{DMA1\_Channel4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692} 
\#define DMA1\+\_\+\+Channel4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0044\+UL)}

\Hypertarget{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}}
\index{DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel5\_BASE}{DMA1\_Channel5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478} 
\#define DMA1\+\_\+\+Channel5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0058\+UL)}

\Hypertarget{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel6\_BASE@{DMA1\_Channel6\_BASE}}
\index{DMA1\_Channel6\_BASE@{DMA1\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel6\_BASE}{DMA1\_Channel6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d} 
\#define DMA1\+\_\+\+Channel6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x006\+CUL)}

\Hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_BASE}{DMA2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64} 
\#define DMA2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)}

\Hypertarget{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel1\_BASE@{DMA2\_Channel1\_BASE}}
\index{DMA2\_Channel1\_BASE@{DMA2\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel1\_BASE}{DMA2\_Channel1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b} 
\#define DMA2\+\_\+\+Channel1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0008\+UL)}

\Hypertarget{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel2\_BASE@{DMA2\_Channel2\_BASE}}
\index{DMA2\_Channel2\_BASE@{DMA2\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel2\_BASE}{DMA2\_Channel2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c} 
\#define DMA2\+\_\+\+Channel2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x001\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel3\_BASE@{DMA2\_Channel3\_BASE}}
\index{DMA2\_Channel3\_BASE@{DMA2\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel3\_BASE}{DMA2\_Channel3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c} 
\#define DMA2\+\_\+\+Channel3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0030\+UL)}

\Hypertarget{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel4\_BASE@{DMA2\_Channel4\_BASE}}
\index{DMA2\_Channel4\_BASE@{DMA2\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel4\_BASE}{DMA2\_Channel4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee} 
\#define DMA2\+\_\+\+Channel4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0044\+UL)}

\Hypertarget{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel5\_BASE@{DMA2\_Channel5\_BASE}}
\index{DMA2\_Channel5\_BASE@{DMA2\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel5\_BASE}{DMA2\_Channel5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1} 
\#define DMA2\+\_\+\+Channel5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0058\+UL)}

\Hypertarget{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel6\_BASE@{DMA2\_Channel6\_BASE}}
\index{DMA2\_Channel6\_BASE@{DMA2\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel6\_BASE}{DMA2\_Channel6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d} 
\#define DMA2\+\_\+\+Channel6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x006\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_BASE@{DMAMUX1\_BASE}}
\index{DMAMUX1\_BASE@{DMAMUX1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_BASE}{DMAMUX1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd} 
\#define DMAMUX1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)}

\Hypertarget{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}}
\index{DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel0\_BASE}{DMAMUX1\_Channel0\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5} 
\#define DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel10\_BASE@{DMAMUX1\_Channel10\_BASE}}
\index{DMAMUX1\_Channel10\_BASE@{DMAMUX1\_Channel10\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel10\_BASE}{DMAMUX1\_Channel10\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1} 
\#define DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0030\+UL)}

\Hypertarget{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel11\_BASE@{DMAMUX1\_Channel11\_BASE}}
\index{DMAMUX1\_Channel11\_BASE@{DMAMUX1\_Channel11\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel11\_BASE}{DMAMUX1\_Channel11\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9} 
\#define DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0034\+UL)}

\Hypertarget{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}}
\index{DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel1\_BASE}{DMAMUX1\_Channel1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a} 
\#define DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0004\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}}
\index{DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel2\_BASE}{DMAMUX1\_Channel2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107} 
\#define DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0008\+UL)}

\Hypertarget{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}}
\index{DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel3\_BASE}{DMAMUX1\_Channel3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299} 
\#define DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x000\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}}
\index{DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel4\_BASE}{DMAMUX1\_Channel4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058} 
\#define DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0010\+UL)}

\Hypertarget{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel5\_BASE@{DMAMUX1\_Channel5\_BASE}}
\index{DMAMUX1\_Channel5\_BASE@{DMAMUX1\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel5\_BASE}{DMAMUX1\_Channel5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060} 
\#define DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0014\+UL)}

\Hypertarget{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel6\_BASE@{DMAMUX1\_Channel6\_BASE}}
\index{DMAMUX1\_Channel6\_BASE@{DMAMUX1\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel6\_BASE}{DMAMUX1\_Channel6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c} 
\#define DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0020\+UL)}

\Hypertarget{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel7\_BASE@{DMAMUX1\_Channel7\_BASE}}
\index{DMAMUX1\_Channel7\_BASE@{DMAMUX1\_Channel7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel7\_BASE}{DMAMUX1\_Channel7\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c} 
\#define DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0024\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel8\_BASE@{DMAMUX1\_Channel8\_BASE}}
\index{DMAMUX1\_Channel8\_BASE@{DMAMUX1\_Channel8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel8\_BASE}{DMAMUX1\_Channel8\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d} 
\#define DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0028\+UL)}

\Hypertarget{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel9\_BASE@{DMAMUX1\_Channel9\_BASE}}
\index{DMAMUX1\_Channel9\_BASE@{DMAMUX1\_Channel9\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_Channel9\_BASE}{DMAMUX1\_Channel9\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2} 
\#define DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x002\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}}
\index{DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_ChannelStatus\_BASE}{DMAMUX1\_ChannelStatus\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6} 
\#define DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0080\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}}
\index{DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator0\_BASE}{DMAMUX1\_RequestGenerator0\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7} 
\#define DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0100\+UL)}

\Hypertarget{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}}
\index{DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator1\_BASE}{DMAMUX1\_RequestGenerator1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447} 
\#define DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0104\+UL)}

\Hypertarget{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}}
\index{DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator2\_BASE}{DMAMUX1\_RequestGenerator2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0} 
\#define DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0108\+UL)}

\Hypertarget{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}}
\index{DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator3\_BASE}{DMAMUX1\_RequestGenerator3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867} 
\#define DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x010\+CUL)}

\Hypertarget{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}}
\index{DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMAMUX1\_RequestGenStatus\_BASE}{DMAMUX1\_RequestGenStatus\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e} 
\#define DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0140\+UL)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI\_BASE}{EXTI\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\#define EXTI\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN1\_BASE@{FDCAN1\_BASE}}
\index{FDCAN1\_BASE@{FDCAN1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FDCAN1\_BASE}{FDCAN1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad} 
\#define FDCAN1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6400\+UL)}

\Hypertarget{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN\_CONFIG\_BASE@{FDCAN\_CONFIG\_BASE}}
\index{FDCAN\_CONFIG\_BASE@{FDCAN\_CONFIG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FDCAN\_CONFIG\_BASE}{FDCAN\_CONFIG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247} 
\#define FDCAN\+\_\+\+CONFIG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6500\+UL)}

FDCAN configuration registers base address \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\#define FLASH\+\_\+\+BASE~(0x08000000\+UL)}

FLASH (up to 128 kB) base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\#define FLASH\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x2000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78} 
\#define FLASHSIZE\+\_\+\+BASE~(0x1\+FFF75\+E0\+UL)}

Flash size data register base address \Hypertarget{group___peripheral__memory__map_ga17cca180bbbde210175d4c05c74a93a3}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMAC\_BASE@{FMAC\_BASE}}
\index{FMAC\_BASE@{FMAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FMAC\_BASE}{FMAC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga17cca180bbbde210175d4c05c74a93a3} 
\#define FMAC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)}

\Hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\#define GPIOA\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)}

\Hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\#define GPIOB\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\#define GPIOC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\#define GPIOD\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d} 
\#define GPIOE\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG\_BASE}{GPIOG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe} 
\#define GPIOG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x1800\+UL)}

\Hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\#define I2\+C1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2\_BASE}{I2C2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\#define I2\+C2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\#define I2\+C3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG\_BASE}{IWDG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\#define IWDG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!LPTIM1\_BASE@{LPTIM1\_BASE}}
\index{LPTIM1\_BASE@{LPTIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1\_BASE}{LPTIM1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6} 
\#define LPTIM1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!LPUART1\_BASE@{LPUART1\_BASE}}
\index{LPUART1\_BASE@{LPUART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{LPUART1\_BASE}{LPUART1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34} 
\#define LPUART1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x8000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP1\_BASE@{OPAMP1\_BASE}}
\index{OPAMP1\_BASE@{OPAMP1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP1\_BASE}{OPAMP1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d} 
\#define OPAMP1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0300\+UL)}

\Hypertarget{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP2\_BASE@{OPAMP2\_BASE}}
\index{OPAMP2\_BASE@{OPAMP2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP2\_BASE}{OPAMP2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385} 
\#define OPAMP2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0304\+UL)}

\Hypertarget{group___peripheral__memory__map_ga77e696ac4313332e724ecc04d09faccd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP3\_BASE@{OPAMP3\_BASE}}
\index{OPAMP3\_BASE@{OPAMP3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP3\_BASE}{OPAMP3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga77e696ac4313332e724ecc04d09faccd} 
\#define OPAMP3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0308\+UL)}

\Hypertarget{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP\_BASE@{OPAMP\_BASE}}
\index{OPAMP\_BASE@{OPAMP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP\_BASE}{OPAMP\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c} 
\#define OPAMP\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0300\+UL)}

\Hypertarget{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096} 
\#define PACKAGE\+\_\+\+BASE~(0x1\+FFF7500\+UL)}

Package data register base address \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\#define PERIPH\+\_\+\+BASE~(0x40000000\+UL)}

Peripheral base address \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\#define PERIPH\+\_\+\+BB\+\_\+\+BASE~(0x42000000\+UL)}

Peripheral base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\#define PWR\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_BASE}{RCC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\#define RCC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)}

\Hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c} 
\#define RNG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x08060800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RTC\_BASE}{RTC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\#define RTC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_BASE@{SAI1\_BASE}}
\index{SAI1\_BASE@{SAI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_BASE}{SAI1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21} 
\#define SAI1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_Block\_A\_BASE@{SAI1\_Block\_A\_BASE}}
\index{SAI1\_Block\_A\_BASE@{SAI1\_Block\_A\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A\_BASE}{SAI1\_Block\_A\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900} 
\#define SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}} + 0x0004\+UL)}

\Hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_Block\_B\_BASE@{SAI1\_Block\_B\_BASE}}
\index{SAI1\_Block\_B\_BASE@{SAI1\_Block\_B\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B\_BASE}{SAI1\_Block\_B\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48} 
\#define SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}} + 0x0024\+UL)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1\_BASE}{SPI1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\#define SPI1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)}

\Hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2\_BASE}{SPI2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\#define SPI2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)}

\Hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3\_BASE}{SPI3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162} 
\#define SPI3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd} 
\#define SRAM1\+\_\+\+BASE~(0x20000000\+UL)}

SRAM1(up to 16 KB) base address \Hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c} 
\#define SRAM1\+\_\+\+BB\+\_\+\+BASE~(0x22000000\+UL)}

SRAM1(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}}
\index{SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_SIZE\_MAX}{SRAM1\_SIZE\_MAX}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b} 
\#define SRAM1\+\_\+\+SIZE\+\_\+\+MAX~(0x00004000\+UL)}

maximum SRAM1 size (up to 16 KBytes) \Hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1} 
\#define SRAM2\+\_\+\+BASE~(0x20004000\+UL)}

SRAM2(6 KB) base address \Hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922} 
\#define SRAM2\+\_\+\+BB\+\_\+\+BASE~(0x22080000\+UL)}

SRAM2(6 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_SIZE@{SRAM2\_SIZE}}
\index{SRAM2\_SIZE@{SRAM2\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_SIZE}{SRAM2\_SIZE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09} 
\#define SRAM2\+\_\+\+SIZE~(0x00001800\+UL)}

SRAM2 size (6 KBytes) \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\#define SRAM\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}}

\Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\#define SRAM\+\_\+\+BB\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}}

\Hypertarget{group___peripheral__memory__map_gac841dc6530fe6e94407030b44b05cb15}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAMCAN\_BASE@{SRAMCAN\_BASE}}
\index{SRAMCAN\_BASE@{SRAMCAN\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAMCAN\_BASE}{SRAMCAN\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac841dc6530fe6e94407030b44b05cb15} 
\#define SRAMCAN\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x\+A400\+UL)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG\_BASE}{SYSCFG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\#define SYSCFG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)}

\Hypertarget{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TAMP\_BASE@{TAMP\_BASE}}
\index{TAMP\_BASE@{TAMP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TAMP\_BASE}{TAMP\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d} 
\#define TAMP\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM15\_BASE@{TIM15\_BASE}}
\index{TIM15\_BASE@{TIM15\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM15\_BASE}{TIM15\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078} 
\#define TIM15\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM16\_BASE@{TIM16\_BASE}}
\index{TIM16\_BASE@{TIM16\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM16\_BASE}{TIM16\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf} 
\#define TIM16\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)}

\Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\#define TIM17\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)}

\Hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1\_BASE}{TIM1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\#define TIM1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2\_BASE}{TIM2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\#define TIM2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)}

\Hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3\_BASE}{TIM3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\#define TIM3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4\_BASE}{TIM4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d} 
\#define TIM4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)}

\Hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6\_BASE}{TIM6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac} 
\#define TIM6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7\_BASE}{TIM7\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387} 
\#define TIM7\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8\_BASE}{TIM8\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db} 
\#define TIM8\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3400\+UL)}

\Hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UART4\_BASE}{UART4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467} 
\#define UART4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4\+C00\+UL)}

\Hypertarget{group___peripheral__memory__map_ga07a5c4a050d66925226d94afd0c2c4f0}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UCPD1\_BASE@{UCPD1\_BASE}}
\index{UCPD1\_BASE@{UCPD1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UCPD1\_BASE}{UCPD1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga07a5c4a050d66925226d94afd0c2c4f0} 
\#define UCPD1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x\+A000\+UL)}

\Hypertarget{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67} 
\#define UID\+\_\+\+BASE~(0x1\+FFF7590\+UL)}

Unique device ID register base address \Hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART1\_BASE}{USART1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\#define USART1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)}

\Hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART2\_BASE}{USART2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\#define USART2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)}

\Hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART3\_BASE}{USART3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251} 
\#define USART3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)}

\Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_BASE}{USB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\#define USB\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5\+C00\+UL)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\#define USB\+\_\+\+PMAADDR~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6000\+UL)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!VREFBUF\_BASE@{VREFBUF\_BASE}}
\index{VREFBUF\_BASE@{VREFBUF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{VREFBUF\_BASE}{VREFBUF\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe} 
\#define VREFBUF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0030\+UL)}

\Hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG\_BASE}{WWDG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\#define WWDG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2\+C00\+UL)}

