CGA_PLL1_RAT=24
CGA_PLL2_RAT=24
CGB_PLL1_RAT=24
CGB_PLL2_RAT=9

SYS_PLL_RAT=14

MEM_PLL_RAT=32
MEM2_PLL_RAT=32

/* Modify FlexSPI Clock Divisor value */
#include <../lx2160asi/flexspi_divisor_28.rcw>
