FPGA implementation of the Data Encryption Standard algorithm, witten in VHDL.
This module is not fully pipelined and thus targeted at low logic-block occupancy rather than maximal performances.

