
*** Running vivado
    with args -log top_level_entity.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_level_entity.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level_entity.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
Finished Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1228.414 ; gain = 37.016 ; free physical = 3242 ; free virtual = 7817
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10ca19889

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ca19889

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 923d499f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 78 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1a543400f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489
Ending Logic Optimization Task | Checksum: 1a543400f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a543400f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.844 ; gain = 0.000 ; free physical = 2913 ; free virtual = 7489
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.844 ; gain = 451.445 ; free physical = 2913 ; free virtual = 7489
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1674.859 ; gain = 0.000 ; free physical = 2911 ; free virtual = 7488
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/top_level_entity_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.859 ; gain = 0.000 ; free physical = 2899 ; free virtual = 7481
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.859 ; gain = 0.000 ; free physical = 2899 ; free virtual = 7481

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1674.859 ; gain = 0.000 ; free physical = 2899 ; free virtual = 7481
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1686.859 ; gain = 12.000 ; free physical = 2885 ; free virtual = 7479

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1686.859 ; gain = 12.000 ; free physical = 2885 ; free virtual = 7479

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c0788bcc

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1686.859 ; gain = 12.000 ; free physical = 2885 ; free virtual = 7479
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16820b712

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1686.859 ; gain = 12.000 ; free physical = 2885 ; free virtual = 7479

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 244adb6b6

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1686.859 ; gain = 12.000 ; free physical = 2884 ; free virtual = 7479
Phase 1.2.1 Place Init Design | Checksum: 1f7c6d6c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1697.504 ; gain = 22.645 ; free physical = 2873 ; free virtual = 7468
Phase 1.2 Build Placer Netlist Model | Checksum: 1f7c6d6c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1697.504 ; gain = 22.645 ; free physical = 2873 ; free virtual = 7468

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f7c6d6c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1697.504 ; gain = 22.645 ; free physical = 2873 ; free virtual = 7468
Phase 1 Placer Initialization | Checksum: 1f7c6d6c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1697.504 ; gain = 22.645 ; free physical = 2873 ; free virtual = 7468

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24bfa583e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2849 ; free virtual = 7449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24bfa583e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2849 ; free virtual = 7449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af3ba45a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2847 ; free virtual = 7448

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9ca2938

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2847 ; free virtual = 7448

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e9ca2938

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2847 ; free virtual = 7448

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18f6f12a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2847 ; free virtual = 7447

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18f6f12a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2846 ; free virtual = 7447

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15e484d30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1aac787a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1aac787a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1aac787a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442
Phase 3 Detail Placement | Checksum: 1aac787a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1fe742350

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.082. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 241a1904c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442
Phase 4.1 Post Commit Optimization | Checksum: 241a1904c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 241a1904c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 241a1904c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 241a1904c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fe2ad535

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe2ad535

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442
Ending Placer Task | Checksum: 12e768bea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.516 ; gain = 46.656 ; free physical = 2842 ; free virtual = 7442
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1721.516 ; gain = 0.000 ; free physical = 2840 ; free virtual = 7442
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1721.516 ; gain = 0.000 ; free physical = 2838 ; free virtual = 7438
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1721.516 ; gain = 0.000 ; free physical = 2838 ; free virtual = 7439
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1721.516 ; gain = 0.000 ; free physical = 2838 ; free virtual = 7438
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f811c8e1 ConstDB: 0 ShapeSum: 3664c309 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 93f6ed42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2721 ; free virtual = 7320

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 93f6ed42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2721 ; free virtual = 7321

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 93f6ed42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2708 ; free virtual = 7308

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 93f6ed42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2708 ; free virtual = 7308
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dfcadb71

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.123  | TNS=0.000  | WHS=-0.093 | THS=-1.795 |

Phase 2 Router Initialization | Checksum: 1841e1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fd973d7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2252c758a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.060  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 261314163

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
Phase 4 Rip-up And Reroute | Checksum: 261314163

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22c43589a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22c43589a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22c43589a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
Phase 5 Delay and Skew Optimization | Checksum: 22c43589a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 270caf114

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.139  | TNS=0.000  | WHS=0.185  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 270caf114

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303
Phase 6 Post Hold Fix | Checksum: 270caf114

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.109862 %
  Global Horizontal Routing Utilization  = 0.1481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2868d1a5f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2703 ; free virtual = 7303

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2868d1a5f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2701 ; free virtual = 7301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22612cd19

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2701 ; free virtual = 7301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.139  | TNS=0.000  | WHS=0.185  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22612cd19

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2701 ; free virtual = 7301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.180 ; gain = 52.664 ; free physical = 2701 ; free virtual = 7301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1803.168 ; gain = 81.652 ; free physical = 2700 ; free virtual = 7300
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1819.027 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7300
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/top_level_entity_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_entity.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 10 17:08:56 2017. For additional details about this file, please refer to the WebTalk help file at /home/sebastian/bin/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.168 ; gain = 277.102 ; free physical = 2366 ; free virtual = 6972
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_level_entity.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 17:08:56 2017...

*** Running vivado
    with args -log top_level_entity.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_level_entity.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level_entity.tcl -notrace
Command: open_checkpoint top_level_entity_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 968.785 ; gain = 0.000 ; free physical = 3492 ; free virtual = 8061
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/.Xil/Vivado-12426-WP-Linux/dcp/top_level_entity.xdc]
Finished Parsing XDC File [/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/.Xil/Vivado-12426-WP-Linux/dcp/top_level_entity.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1167.391 ; gain = 0.000 ; free physical = 3301 ; free virtual = 7872
Restored from archive | CPU: 0.050000 secs | Memory: 0.471909 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1167.391 ; gain = 0.000 ; free physical = 3301 ; free virtual = 7872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_entity.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sebastian/Dokumente/Fachhochschule/Semester_3/Digitaler_Schaltungsentwurf/project/code/impl/calculator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 10 17:10:34 2017. For additional details about this file, please refer to the WebTalk help file at /home/sebastian/bin/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.246 ; gain = 435.855 ; free physical = 2939 ; free virtual = 7511
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_level_entity.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 17:10:34 2017...
