<Processor name="STM32G031" description="STM32G031">
  <RegisterGroup name="AES" start="0x40026000" description="Advanced encryption standard hardware accelerator 1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="AES enable" />
      <BitField start="1" size="2" name="DATATYPE" description="Data type selection (for data in and data out to/from the cryptographic block)" />
      <BitField start="3" size="2" name="MODE" description="AES operating mode" />
      <BitField start="5" size="2" name="CHMOD10" description="AES chaining mode Bit1 Bit0" />
      <BitField start="7" size="1" name="CCFC" description="Computation Complete Flag Clear" />
      <BitField start="8" size="1" name="ERRC" description="Error clear" />
      <BitField start="9" size="1" name="CCFIE" description="CCF flag interrupt enable" />
      <BitField start="10" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="11" size="1" name="DMAINEN" description="Enable DMA management of data input phase" />
      <BitField start="12" size="1" name="DMAOUTEN" description="Enable DMA management of data output phase" />
      <BitField start="13" size="2" name="GCMPH" description="Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms are selected" />
      <BitField start="16" size="1" name="CHMOD2" description="AES chaining mode Bit2" />
      <BitField start="18" size="1" name="KEYSIZE" description="Key size selection" />
      <BitField start="20" size="4" name="NPBLB" description="Number of padding bytes in last block of payload" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCF" description="Computation complete flag" />
      <BitField start="1" size="1" name="RDERR" description="Read error flag" />
      <BitField start="2" size="1" name="WRERR" description="Write error flag" />
      <BitField start="3" size="1" name="BUSY" description="Busy flag" />
    </Register>
    <Register start="+0x8" size="0" name="DINR" access="Read/Write" description="data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_DINR" description="Data Input Register" />
    </Register>
    <Register start="+0xC" size="0" name="DOUTR" access="ReadOnly" description="data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_DOUTR" description="Data output register" />
    </Register>
    <Register start="+0x10" size="0" name="KEYR0" access="Read/Write" description="key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR0" description="Data Output Register (LSB key [31:0])" />
    </Register>
    <Register start="+0x14" size="0" name="KEYR1" access="Read/Write" description="key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR1" description="AES key register (key [63:32])" />
    </Register>
    <Register start="+0x18" size="0" name="KEYR2" access="Read/Write" description="key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR2" description="AES key register (key [95:64])" />
    </Register>
    <Register start="+0x1C" size="0" name="KEYR3" access="Read/Write" description="key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR3" description="AES key register (MSB key [127:96])" />
    </Register>
    <Register start="+0x20" size="0" name="IVR0" access="Read/Write" description="initialization vector register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_IVR0" description="initialization vector register (LSB IVR [31:0])" />
    </Register>
    <Register start="+0x24" size="0" name="IVR1" access="Read/Write" description="initialization vector register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_IVR1" description="Initialization Vector Register (IVR [63:32])" />
    </Register>
    <Register start="+0x28" size="0" name="IVR2" access="Read/Write" description="initialization vector register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_IVR2" description="Initialization Vector Register (IVR [95:64])" />
    </Register>
    <Register start="+0x2C" size="0" name="IVR3" access="Read/Write" description="initialization vector register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_IVR3" description="Initialization Vector Register (MSB IVR [127:96])" />
    </Register>
    <Register start="+0x30" size="0" name="KEYR4" access="Read/Write" description="key register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR4" description="AES key register (MSB key [159:128])" />
    </Register>
    <Register start="+0x34" size="0" name="KEYR5" access="Read/Write" description="key register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR5" description="AES key register (MSB key [191:160])" />
    </Register>
    <Register start="+0x38" size="0" name="KEYR6" access="Read/Write" description="key register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR6" description="AES key register (MSB key [223:192])" />
    </Register>
    <Register start="+0x3C" size="0" name="KEYR7" access="Read/Write" description="key register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_KEYR7" description="AES key register (MSB key [255:224])" />
    </Register>
    <Register start="+0x40" size="0" name="SUSP0R" access="Read/Write" description="AES suspend register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP0R" description="AES suspend register 0" />
    </Register>
    <Register start="+0x44" size="0" name="SUSP1R" access="Read/Write" description="AES suspend register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP1R" description="AES suspend register 1" />
    </Register>
    <Register start="+0x48" size="0" name="SUSP2R" access="Read/Write" description="AES suspend register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP2R" description="AES suspend register 2" />
    </Register>
    <Register start="+0x4C" size="0" name="SUSP3R" access="Read/Write" description="AES suspend register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP3R" description="AES suspend register 3" />
    </Register>
    <Register start="+0x50" size="0" name="SUSP4R" access="Read/Write" description="AES suspend register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP4R" description="AES suspend register 4" />
    </Register>
    <Register start="+0x54" size="0" name="SUSP5R" access="Read/Write" description="AES suspend register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP5R" description="AES suspend register 5" />
    </Register>
    <Register start="+0x58" size="0" name="SUSP6R" access="Read/Write" description="AES suspend register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP6R" description="AES suspend register 6" />
    </Register>
    <Register start="+0x5C" size="0" name="SUSP7R" access="Read/Write" description="AES suspend register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AES_SUSP7R" description="AES suspend register 7" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IWDG" start="0x40003000" description="Independent watchdog">
    <Register start="+0x0" size="0" name="KR" access="WriteOnly" description="Key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="KEY" description="Key value (write only, read 0x0000)" />
    </Register>
    <Register start="+0x4" size="0" name="PR" access="Read/Write" description="Prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PR" description="Prescaler divider" />
    </Register>
    <Register start="+0x8" size="0" name="RLR" access="Read/Write" description="Reload register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RL" description="Watchdog counter reload value" />
    </Register>
    <Register start="+0xC" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVU" description="Watchdog prescaler value update" />
      <BitField start="1" size="1" name="RVU" description="Watchdog counter reload value update" />
      <BitField start="2" size="1" name="WVU" description="Watchdog counter window value update" />
    </Register>
    <Register start="+0x10" size="0" name="WINR" access="Read/Write" description="Window register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WIN" description="Watchdog counter window value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDG" start="0x40002C00" description="System window watchdog">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="T" description="7-bit counter (MSB to LSB)" />
      <BitField start="7" size="1" name="WDGA" description="Activation bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFR" access="Read/Write" description="Configuration register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="W" description="7-bit window value" />
      <BitField start="9" size="1" name="EWI" description="Early wakeup interrupt" />
      <BitField start="11" size="3" name="WDGTB" description="Timer base" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWIF" description="Early wakeup interrupt flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLASH" start="0x40022000" description="Flash">
    <Register start="+0x0" size="0" name="ACR" access="Read/Write" description="Access control register" reset_value="0x00000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Latency" />
      <BitField start="8" size="1" name="PRFTEN" description="Prefetch enable" />
      <BitField start="9" size="1" name="ICEN" description="Instruction cache enable" />
      <BitField start="11" size="1" name="ICRST" description="Instruction cache reset" />
      <BitField start="16" size="1" name="EMPTY" description="Flash User area empty" />
      <BitField start="18" size="1" name="DBG_SWEN" description="Debug access software enable" />
    </Register>
    <Register start="+0x8" size="0" name="KEYR" access="WriteOnly" description="Flash key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR" description="KEYR" />
    </Register>
    <Register start="+0xC" size="0" name="OPTKEYR" access="WriteOnly" description="Option byte key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Option byte key" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EOP" description="End of operation" />
      <BitField start="1" size="1" name="OPERR" description="Operation error" />
      <BitField start="3" size="1" name="PROGERR" description="Programming error" />
      <BitField start="4" size="1" name="WRPERR" description="Write protected error" />
      <BitField start="5" size="1" name="PGAERR" description="Programming alignment error" />
      <BitField start="6" size="1" name="SIZERR" description="Size error" />
      <BitField start="7" size="1" name="PGSERR" description="Programming sequence error" />
      <BitField start="8" size="1" name="MISERR" description="Fast programming data miss error" />
      <BitField start="9" size="1" name="FASTERR" description="Fast programming error" />
      <BitField start="14" size="1" name="RDERR" description="PCROP read error" />
      <BitField start="15" size="1" name="OPTVERR" description="Option and Engineering bits loading validity error" />
      <BitField start="16" size="1" name="BSY" description="Busy" />
      <BitField start="18" size="1" name="CFGBSY" description="Programming or erase configuration busy." />
    </Register>
    <Register start="+0x14" size="0" name="CR" access="Read/Write" description="Flash control register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PG" description="Programming" />
      <BitField start="1" size="1" name="PER" description="Page erase" />
      <BitField start="2" size="1" name="MER" description="Mass erase" />
      <BitField start="3" size="6" name="PNB" description="Page number" />
      <BitField start="16" size="1" name="STRT" description="Start" />
      <BitField start="17" size="1" name="OPTSTRT" description="Options modification start" />
      <BitField start="18" size="1" name="FSTPG" description="Fast programming" />
      <BitField start="24" size="1" name="EOPIE" description="End of operation interrupt enable" />
      <BitField start="25" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="26" size="1" name="RDERRIE" description="PCROP read error interrupt enable" />
      <BitField start="27" size="1" name="OBL_LAUNCH" description="Force the option byte loading" />
      <BitField start="28" size="1" name="SEC_PROT" description="Securable memory area protection enable" />
      <BitField start="30" size="1" name="OPTLOCK" description="Options Lock" />
      <BitField start="31" size="1" name="LOCK" description="FLASH_CR Lock" />
    </Register>
    <Register start="+0x18" size="0" name="ECCR" access="Read/Write" description="Flash ECC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="ADDR_ECC" description="ECC fail address" />
      <BitField start="20" size="1" name="SYSF_ECC" description="ECC fail for Corrected ECC Error or Double ECC Error in info block" />
      <BitField start="24" size="1" name="ECCIE" description="ECC correction interrupt enable" />
      <BitField start="30" size="1" name="ECCC" description="ECC correction" />
      <BitField start="31" size="1" name="ECCD" description="ECC detection" />
    </Register>
    <Register start="+0x1C" size="0" name="ECCR2" access="Read/Write" description="Flash ECC register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="ADDR_ECC" description="ECC fail address" />
      <BitField start="20" size="1" name="SYSF_ECC" description="ECC fail for Corrected ECC Error or Double ECC Error in info block" />
      <BitField start="24" size="1" name="ECCIE" description="ECC correction interrupt enable" />
      <BitField start="30" size="1" name="ECCC" description="ECC correction" />
      <BitField start="31" size="1" name="ECCD" description="ECC detection" />
    </Register>
    <Register start="+0x20" size="0" name="OPTR" access="Read/Write" description="Flash option register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RDP" description="Read protection level" />
      <BitField start="8" size="1" name="BOREN" description="BOR reset Level" />
      <BitField start="9" size="2" name="BORF_LEV" description="These bits contain the VDD supply level threshold that activates the reset" />
      <BitField start="11" size="2" name="BORR_LEV" description="These bits contain the VDD supply level threshold that releases the reset." />
      <BitField start="13" size="1" name="nRST_STOP" description="nRST_STOP" />
      <BitField start="14" size="1" name="nRST_STDBY" description="nRST_STDBY" />
      <BitField start="15" size="1" name="nRSTS_HDW" description="nRSTS_HDW" />
      <BitField start="16" size="1" name="IDWG_SW" description="Independent watchdog selection" />
      <BitField start="17" size="1" name="IWDG_STOP" description="Independent watchdog counter freeze in Stop mode" />
      <BitField start="18" size="1" name="IWDG_STDBY" description="Independent watchdog counter freeze in Standby mode" />
      <BitField start="19" size="1" name="WWDG_SW" description="Window watchdog selection" />
      <BitField start="22" size="1" name="RAM_PARITY_CHECK" description="SRAM parity check control" />
      <BitField start="24" size="1" name="nBOOT_SEL" description="nBOOT_SEL" />
      <BitField start="25" size="1" name="nBOOT1" description="Boot configuration" />
      <BitField start="26" size="1" name="nBOOT0" description="nBOOT0 option bit" />
      <BitField start="27" size="2" name="NRST_MODE" description="NRST_MODE" />
      <BitField start="29" size="1" name="IRHEN" description="Internal reset holder enable bit" />
    </Register>
    <Register start="+0x24" size="0" name="PCROP1ASR" access="ReadOnly" description="Flash PCROP zone A Start address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PCROP1A_STRT" description="PCROP1A area start offset" />
    </Register>
    <Register start="+0x28" size="0" name="PCROP1AER" access="ReadOnly" description="Flash PCROP zone A End address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PCROP1A_END" description="PCROP1A area end offset" />
      <BitField start="31" size="1" name="PCROP_RDP" description="PCROP area preserved when RDP level decreased" />
    </Register>
    <Register start="+0x2C" size="0" name="WRP1AR" access="ReadOnly" description="Flash WRP area A address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="WRP1A_STRT" description="WRP area A start offset" />
      <BitField start="16" size="6" name="WRP1A_END" description="WRP area A end offset" />
    </Register>
    <Register start="+0x30" size="0" name="WRP1BR" access="ReadOnly" description="Flash WRP area B address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="WRP1B_STRT" description="WRP area B start offset" />
      <BitField start="16" size="6" name="WRP1B_END" description="WRP area B end offset" />
    </Register>
    <Register start="+0x34" size="0" name="PCROP1BSR" access="ReadOnly" description="Flash PCROP zone B Start address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PCROP1B_STRT" description="PCROP1B area start offset" />
    </Register>
    <Register start="+0x38" size="0" name="PCROP1BER" access="ReadOnly" description="Flash PCROP zone B End address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PCROP1B_END" description="PCROP1B area end offset" />
    </Register>
    <Register start="+0x80" size="0" name="SECR" access="ReadOnly" description="Flash Security register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SEC_SIZE" description="Securable memory area size" />
      <BitField start="16" size="1" name="BOOT_LOCK" description="used to force boot from user area" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCC" start="0x40021000" description="Reset and clock control">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Clock control register" reset_value="0x00000063" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="HSION" description="HSI16 clock enable" />
      <BitField start="9" size="1" name="HSIKERON" description="HSI16 always enable for peripheral kernels" />
      <BitField start="10" size="1" name="HSIRDY" description="HSI16 clock ready flag" />
      <BitField start="11" size="3" name="HSIDIV" description="HSI16 clock division factor" />
      <BitField start="16" size="1" name="HSEON" description="HSE clock enable" />
      <BitField start="17" size="1" name="HSERDY" description="HSE clock ready flag" />
      <BitField start="18" size="1" name="HSEBYP" description="HSE crystal oscillator bypass" />
      <BitField start="19" size="1" name="CSSON" description="Clock security system enable" />
      <BitField start="24" size="1" name="PLLON" description="PLL enable" />
      <BitField start="25" size="1" name="PLLRDY" description="PLL clock ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="ICSCR" access="Read/Write" description="Internal clock sources calibration register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="HSICAL" description="HSI16 clock calibration" />
      <BitField start="8" size="7" name="HSITRIM" description="HSI16 clock trimming" />
    </Register>
    <Register start="+0x8" size="0" name="CFGR" access="Read/Write" description="Clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SW" description="System clock switch" />
      <BitField start="3" size="3" name="SWS" description="System clock switch status" />
      <BitField start="8" size="4" name="HPRE" description="AHB prescaler" />
      <BitField start="12" size="3" name="PPRE" description="APB prescaler" />
      <BitField start="24" size="3" name="MCOSEL" description="Microcontroller clock output" />
      <BitField start="28" size="3" name="MCOPRE" description="Microcontroller clock output prescaler" />
    </Register>
    <Register start="+0xC" size="0" name="PLLSYSCFGR" access="Read/Write" description="PLL configuration register" reset_value="0x00001000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PLLSRC" description="PLL input clock source" />
      <BitField start="4" size="3" name="PLLM" description="Division factor M of the PLL input clock divider" />
      <BitField start="8" size="7" name="PLLN" description="PLL frequency multiplication factor N" />
      <BitField start="16" size="1" name="PLLPEN" description="PLLPCLK clock output enable" />
      <BitField start="17" size="5" name="PLLP" description="PLL VCO division factor P for PLLPCLK clock output" />
      <BitField start="24" size="1" name="PLLQEN" description="PLLQCLK clock output enable" />
      <BitField start="25" size="3" name="PLLQ" description="PLL VCO division factor Q for PLLQCLK clock output" />
      <BitField start="28" size="1" name="PLLREN" description="PLLRCLK clock output enable" />
      <BitField start="29" size="3" name="PLLR" description="PLL VCO division factor R for PLLRCLK clock output" />
    </Register>
    <Register start="+0x18" size="0" name="CIER" access="Read/Write" description="Clock interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYIE" description="LSI ready interrupt enable" />
      <BitField start="1" size="1" name="LSERDYIE" description="LSE ready interrupt enable" />
      <BitField start="3" size="1" name="HSIRDYIE" description="HSI ready interrupt enable" />
      <BitField start="4" size="1" name="HSERDYIE" description="HSE ready interrupt enable" />
      <BitField start="5" size="1" name="PLLSYSRDYIE" description="PLL ready interrupt enable" />
    </Register>
    <Register start="+0x1C" size="0" name="CIFR" access="ReadOnly" description="Clock interrupt flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYF" description="LSI ready interrupt flag" />
      <BitField start="1" size="1" name="LSERDYF" description="LSE ready interrupt flag" />
      <BitField start="3" size="1" name="HSIRDYF" description="HSI ready interrupt flag" />
      <BitField start="4" size="1" name="HSERDYF" description="HSE ready interrupt flag" />
      <BitField start="5" size="1" name="PLLSYSRDYF" description="PLL ready interrupt flag" />
      <BitField start="8" size="1" name="CSSF" description="Clock security system interrupt flag" />
      <BitField start="9" size="1" name="LSECSSF" description="LSE Clock security system interrupt flag" />
    </Register>
    <Register start="+0x20" size="0" name="CICR" access="WriteOnly" description="Clock interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYC" description="LSI ready interrupt clear" />
      <BitField start="1" size="1" name="LSERDYC" description="LSE ready interrupt clear" />
      <BitField start="3" size="1" name="HSIRDYC" description="HSI ready interrupt clear" />
      <BitField start="4" size="1" name="HSERDYC" description="HSE ready interrupt clear" />
      <BitField start="5" size="1" name="PLLSYSRDYC" description="PLL ready interrupt clear" />
      <BitField start="8" size="1" name="CSSC" description="Clock security system interrupt clear" />
      <BitField start="9" size="1" name="LSECSSC" description="LSE Clock security system interrupt clear" />
    </Register>
    <Register start="+0x28" size="0" name="AHBRSTR" access="Read/Write" description="AHB peripheral reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMARST" description="DMA1 reset" />
      <BitField start="8" size="1" name="FLASHRST" description="FLITF reset" />
      <BitField start="12" size="1" name="CRCRST" description="CRC reset" />
    </Register>
    <Register start="+0x24" size="0" name="IOPRSTR" access="Read/Write" description="GPIO reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOPARST" description="I/O port A reset" />
      <BitField start="1" size="1" name="IOPBRST" description="I/O port B reset" />
      <BitField start="2" size="1" name="IOPCRST" description="I/O port C reset" />
      <BitField start="3" size="1" name="IOPDRST" description="I/O port D reset" />
      <BitField start="5" size="1" name="IOPFRST" description="I/O port F reset" />
    </Register>
    <Register start="+0x2C" size="0" name="APBRSTR1" access="Read/Write" description="APB peripheral reset register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2RST" description="TIM2 timer reset" />
      <BitField start="1" size="1" name="TIM3RST" description="TIM3 timer reset" />
      <BitField start="14" size="1" name="SPI2RST" description="SPI2 reset" />
      <BitField start="17" size="1" name="USART2RST" description="USART2 reset" />
      <BitField start="20" size="1" name="LPUART1RST" description="LPUART1 reset" />
      <BitField start="21" size="1" name="I2C1RST" description="I2C1 reset" />
      <BitField start="22" size="1" name="I2C2RST" description="I2C2 reset" />
      <BitField start="27" size="1" name="DBGRST" description="Debug support reset" />
      <BitField start="28" size="1" name="PWRRST" description="Power interface reset" />
      <BitField start="30" size="1" name="LPTIM2RST" description="Low Power Timer 2 reset" />
      <BitField start="31" size="1" name="LPTIM1RST" description="Low Power Timer 1 reset" />
    </Register>
    <Register start="+0x30" size="0" name="APBRSTR2" access="Read/Write" description="APB peripheral reset register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGRST" description="SYSCFG, COMP and VREFBUF reset" />
      <BitField start="11" size="1" name="TIM1RST" description="TIM1 timer reset" />
      <BitField start="12" size="1" name="SPI1RST" description="SPI1 reset" />
      <BitField start="14" size="1" name="USART1RST" description="USART1 reset" />
      <BitField start="15" size="1" name="TIM14RST" description="TIM14 timer reset" />
      <BitField start="17" size="1" name="TIM16RST" description="TIM16 timer reset" />
      <BitField start="18" size="1" name="TIM17RST" description="TIM17 timer reset" />
      <BitField start="20" size="1" name="ADCRST" description="ADC reset" />
    </Register>
    <Register start="+0x34" size="0" name="IOPENR" access="Read/Write" description="GPIO clock enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOPAEN" description="I/O port A clock enable" />
      <BitField start="1" size="1" name="IOPBEN" description="I/O port B clock enable" />
      <BitField start="2" size="1" name="IOPCEN" description="I/O port C clock enable" />
      <BitField start="3" size="1" name="IOPDEN" description="I/O port D clock enable" />
      <BitField start="5" size="1" name="IOPFEN" description="I/O port F clock enable" />
    </Register>
    <Register start="+0x38" size="0" name="AHBENR" access="Read/Write" description="AHB peripheral clock enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA clock enable" />
      <BitField start="8" size="1" name="FLASHEN" description="Flash memory interface clock enable" />
      <BitField start="12" size="1" name="CRCEN" description="CRC clock enable" />
    </Register>
    <Register start="+0x3C" size="0" name="APBENR1" access="Read/Write" description="APB peripheral clock enable register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM2 timer clock enable" />
      <BitField start="1" size="1" name="TIM3EN" description="TIM3 timer clock enable" />
      <BitField start="10" size="1" name="RTCAPBEN" description="RTC APB clock enable" />
      <BitField start="11" size="1" name="WWDGEN" description="WWDG clock enable" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 clock enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 clock enable" />
      <BitField start="20" size="1" name="LPUART1EN" description="LPUART1 clock enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 clock enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 clock enable" />
      <BitField start="27" size="1" name="DBGEN" description="Debug support clock enable" />
      <BitField start="28" size="1" name="PWREN" description="Power interface clock enable" />
      <BitField start="30" size="1" name="LPTIM2EN" description="LPTIM2 clock enable" />
      <BitField start="31" size="1" name="LPTIM1EN" description="LPTIM1 clock enable" />
    </Register>
    <Register start="+0x40" size="0" name="APBENR2" access="Read/Write" description="APB peripheral clock enable register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGEN" description="SYSCFG, COMP and VREFBUF clock enable" />
      <BitField start="11" size="1" name="TIM1EN" description="TIM1 timer clock enable" />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 clock enable" />
      <BitField start="14" size="1" name="USART1EN" description="USART1 clock enable" />
      <BitField start="15" size="1" name="TIM14EN" description="TIM14 timer clock enable" />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 timer clock enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM16 timer clock enable" />
      <BitField start="20" size="1" name="ADCEN" description="ADC clock enable" />
    </Register>
    <Register start="+0x44" size="0" name="IOPSMENR" access="Read/Write" description="GPIO in Sleep mode clock enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOPASMEN" description="I/O port A clock enable during Sleep mode" />
      <BitField start="1" size="1" name="IOPBSMEN" description="I/O port B clock enable during Sleep mode" />
      <BitField start="2" size="1" name="IOPCSMEN" description="I/O port C clock enable during Sleep mode" />
      <BitField start="3" size="1" name="IOPDSMEN" description="I/O port D clock enable during Sleep mode" />
      <BitField start="5" size="1" name="IOPFSMEN" description="I/O port F clock enable during Sleep mode" />
    </Register>
    <Register start="+0x48" size="0" name="AHBSMENR" access="Read/Write" description="AHB peripheral clock enable in Sleep mode register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMASMEN" description="DMA clock enable during Sleep mode" />
      <BitField start="8" size="1" name="FLASHSMEN" description="Flash memory interface clock enable during Sleep mode" />
      <BitField start="9" size="1" name="SRAMSMEN" description="SRAM clock enable during Sleep mode" />
      <BitField start="12" size="1" name="CRCSMEN" description="CRC clock enable during Sleep mode" />
    </Register>
    <Register start="+0x4C" size="0" name="APBSMENR1" access="Read/Write" description="APB peripheral clock enable in Sleep mode register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2SMEN" description="TIM2 timer clock enable during Sleep mode" />
      <BitField start="1" size="1" name="TIM3SMEN" description="TIM3 timer clock enable during Sleep mode" />
      <BitField start="10" size="1" name="RTCAPBSMEN" description="RTC APB clock enable during Sleep mode" />
      <BitField start="11" size="1" name="WWDGSMEN" description="WWDG clock enable during Sleep mode" />
      <BitField start="14" size="1" name="SPI2SMEN" description="SPI2 clock enable during Sleep mode" />
      <BitField start="17" size="1" name="USART2SMEN" description="USART2 clock enable during Sleep mode" />
      <BitField start="20" size="1" name="LPUART1SMEN" description="LPUART1 clock enable during Sleep mode" />
      <BitField start="21" size="1" name="I2C1SMEN" description="I2C1 clock enable during Sleep mode" />
      <BitField start="22" size="1" name="I2C2SMEN" description="I2C2 clock enable during Sleep mode" />
      <BitField start="27" size="1" name="DBGSMEN" description="Debug support clock enable during Sleep mode" />
      <BitField start="28" size="1" name="PWRSMEN" description="Power interface clock enable during Sleep mode" />
      <BitField start="30" size="1" name="LPTIM2SMEN" description="Low Power Timer 2 clock enable during Sleep mode" />
      <BitField start="31" size="1" name="LPTIM1SMEN" description="Low Power Timer 1 clock enable during Sleep mode" />
    </Register>
    <Register start="+0x50" size="0" name="APBSMENR2" access="Read/Write" description="APB peripheral clock enable in Sleep mode register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGSMEN" description="SYSCFG, COMP and VREFBUF clock enable during Sleep mode" />
      <BitField start="11" size="1" name="TIM1SMEN" description="TIM1 timer clock enable during Sleep mode" />
      <BitField start="12" size="1" name="SPI1SMEN" description="SPI1 clock enable during Sleep mode" />
      <BitField start="14" size="1" name="USART1SMEN" description="USART1 clock enable during Sleep mode" />
      <BitField start="15" size="1" name="TIM14SMEN" description="TIM14 timer clock enable during Sleep mode" />
      <BitField start="17" size="1" name="TIM16SMEN" description="TIM16 timer clock enable during Sleep mode" />
      <BitField start="18" size="1" name="TIM17SMEN" description="TIM16 timer clock enable during Sleep mode" />
      <BitField start="20" size="1" name="ADCSMEN" description="ADC clock enable during Sleep mode" />
    </Register>
    <Register start="+0x54" size="0" name="CCIPR" access="Read/Write" description="Peripherals independent clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="USART1SEL" description="USART1 clock source selection" />
      <BitField start="10" size="2" name="LPUART1SEL" description="LPUART1 clock source selection" />
      <BitField start="12" size="2" name="I2C1SEL" description="I2C1 clock source selection" />
      <BitField start="14" size="2" name="I2S2SEL" description="I2S1 clock source selection" />
      <BitField start="18" size="2" name="LPTIM1SEL" description="LPTIM1 clock source selection" />
      <BitField start="20" size="2" name="LPTIM2SEL" description="LPTIM2 clock source selection" />
      <BitField start="22" size="1" name="TIM1SEL" description="TIM1 clock source selection" />
      <BitField start="26" size="2" name="RNGSEL" description="RNG clock source selection" />
      <BitField start="28" size="2" name="RNGDIV" description="Division factor of RNG clock divider" />
      <BitField start="30" size="2" name="ADCSEL" description="ADCs clock source selection" />
    </Register>
    <Register start="+0x5C" size="0" name="BDCR" access="Read/Write" description="RTC domain control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSEON" description="LSE oscillator enable" />
      <BitField start="1" size="1" name="LSERDY" description="LSE oscillator ready" />
      <BitField start="2" size="1" name="LSEBYP" description="LSE oscillator bypass" />
      <BitField start="3" size="2" name="LSEDRV" description="LSE oscillator drive capability" />
      <BitField start="5" size="1" name="LSECSSON" description="CSS on LSE enable" />
      <BitField start="6" size="1" name="LSECSSD" description="CSS on LSE failure Detection" />
      <BitField start="8" size="2" name="RTCSEL" description="RTC clock source selection" />
      <BitField start="15" size="1" name="RTCEN" description="RTC clock enable" />
      <BitField start="16" size="1" name="BDRST" description="RTC domain software reset" />
      <BitField start="24" size="1" name="LSCOEN" description="Low-speed clock output (LSCO) enable" />
      <BitField start="25" size="1" name="LSCOSEL" description="Low-speed clock output selection" />
    </Register>
    <Register start="+0x60" size="0" name="CSR" access="Read/Write" description="Control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSION" description="LSI oscillator enable" />
      <BitField start="1" size="1" name="LSIRDY" description="LSI oscillator ready" />
      <BitField start="23" size="1" name="RMVF" description="Remove reset flags" />
      <BitField start="25" size="1" name="OBLRSTF" description="Option byte loader reset flag" />
      <BitField start="26" size="1" name="PINRSTF" description="Pin reset flag" />
      <BitField start="27" size="1" name="PWRRSTF" description="BOR or POR/PDR flag" />
      <BitField start="28" size="1" name="SFTRSTF" description="Software reset flag" />
      <BitField start="29" size="1" name="IWDGRSTF" description="Independent window watchdog reset flag" />
      <BitField start="30" size="1" name="WWDGRSTF" description="Window watchdog reset flag" />
      <BitField start="31" size="1" name="LPWRRSTF" description="Low-power reset flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWR" start="0x40007000" description="Power control">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Power control register 1" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPMS" description="Low-power mode selection" />
      <BitField start="3" size="1" name="FPD_STOP" description="Flash memory powered down during Stop mode" />
      <BitField start="4" size="1" name="FPD_LPRUN" description="Flash memory powered down during Low-power run mode" />
      <BitField start="5" size="1" name="FPD_LPSLP" description="Flash memory powered down during Low-power sleep mode" />
      <BitField start="8" size="1" name="DBP" description="Disable backup domain write protection" />
      <BitField start="9" size="2" name="VOS" description="Voltage scaling range selection" />
      <BitField start="14" size="1" name="LPR" description="Low-power run" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Power control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVDE" description="Power voltage detector enable" />
      <BitField start="1" size="3" name="PVDFT" description="Power voltage detector falling threshold selection" />
      <BitField start="4" size="3" name="PVDRT" description="Power voltage detector rising threshold selection" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Power control register 3" reset_value="0X00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWUP1" description="Enable Wakeup pin WKUP1" />
      <BitField start="1" size="1" name="EWUP2" description="Enable Wakeup pin WKUP2" />
      <BitField start="3" size="1" name="EWUP4" description="Enable Wakeup pin WKUP4" />
      <BitField start="4" size="1" name="EWUP5" description="Enable WKUP5 wakeup pin" />
      <BitField start="5" size="1" name="EWUP6" description="Enable WKUP6 wakeup pin" />
      <BitField start="8" size="1" name="RRS" description="SRAM retention in Standby mode" />
      <BitField start="9" size="1" name="ULPEN" description="Enable the periodical sampling mode for PDR detection" />
      <BitField start="10" size="1" name="APC" description="Apply pull-up and pull-down configuration" />
      <BitField start="15" size="1" name="EIWUL" description="Enable internal wakeup line" />
    </Register>
    <Register start="+0xC" size="0" name="CR4" access="Read/Write" description="Power control register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WP1" description="Wakeup pin WKUP1 polarity" />
      <BitField start="1" size="1" name="WP2" description="Wakeup pin WKUP2 polarity" />
      <BitField start="3" size="1" name="WP4" description="Wakeup pin WKUP4 polarity" />
      <BitField start="4" size="1" name="WP5" description="Wakeup pin WKUP5 polarity" />
      <BitField start="5" size="1" name="WP6" description="WKUP6 wakeup pin polarity" />
      <BitField start="8" size="1" name="VBE" description="VBAT battery charging enable" />
      <BitField start="9" size="1" name="VBRS" description="VBAT battery charging resistor selection" />
    </Register>
    <Register start="+0x10" size="0" name="SR1" access="ReadOnly" description="Power status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUF1" description="Wakeup flag 1" />
      <BitField start="1" size="1" name="WUF2" description="Wakeup flag 2" />
      <BitField start="3" size="1" name="WUF4" description="Wakeup flag 4" />
      <BitField start="4" size="1" name="WUF5" description="Wakeup flag 5" />
      <BitField start="5" size="1" name="WUF6" description="Wakeup flag 6" />
      <BitField start="8" size="1" name="SBF" description="Standby flag" />
      <BitField start="15" size="1" name="WUFI" description="Wakeup flag internal" />
    </Register>
    <Register start="+0x14" size="0" name="SR2" access="ReadOnly" description="Power status register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FLASH_RDY" description="Flash ready flag" />
      <BitField start="8" size="1" name="REGLPS" description="Low-power regulator started" />
      <BitField start="9" size="1" name="REGLPF" description="Low-power regulator flag" />
      <BitField start="10" size="1" name="VOSF" description="Voltage scaling flag" />
      <BitField start="11" size="1" name="PVDO" description="Power voltage detector output" />
    </Register>
    <Register start="+0x18" size="0" name="SCR" access="WriteOnly" description="Power status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CWUF1" description="Clear wakeup flag 1" />
      <BitField start="1" size="1" name="CWUF2" description="Clear wakeup flag 2" />
      <BitField start="3" size="1" name="CWUF4" description="Clear wakeup flag 4" />
      <BitField start="4" size="1" name="CWUF5" description="Clear wakeup flag 5" />
      <BitField start="5" size="1" name="CWUF6" description="Clear wakeup flag 6" />
      <BitField start="8" size="1" name="CSBF" description="Clear standby flag" />
    </Register>
    <Register start="+0x20" size="0" name="PUCRA" access="Read/Write" description="Power Port A pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port A pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x24" size="0" name="PDCRA" access="Read/Write" description="Power Port A pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port A pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x28" size="0" name="PUCRB" access="Read/Write" description="Power Port B pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port B pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x2C" size="0" name="PDCRB" access="Read/Write" description="Power Port B pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port B pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x30" size="0" name="PUCRC" access="Read/Write" description="Power Port C pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="PU6" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port C pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x34" size="0" name="PDCRC" access="Read/Write" description="Power Port C pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port C pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x38" size="0" name="PUCRD" access="Read/Write" description="Power Port D pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port D pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x3C" size="0" name="PDCRD" access="Read/Write" description="Power Port D pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port D pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x48" size="0" name="PUCRF" access="Read/Write" description="Power Port F pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port F pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x4C" size="0" name="PDCRF" access="Read/Write" description="Power Port F pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port F pull-down bit y (y=0..15)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA1" start="0x40020000" description="DMA controller">
    <Register start="+0x0" size="0" name="DMA_ISR" access="Read/Write" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="global interrupt flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="1" size="1" name="TCIF1" description="transfer complete (TC) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="2" size="1" name="HTIF1" description="half transfer (HT) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="3" size="1" name="TEIF1" description="transfer error (TE) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="4" size="1" name="GIF2" description="global interrupt flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="5" size="1" name="TCIF2" description="transfer complete (TC) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="6" size="1" name="HTIF2" description="half transfer (HT) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="7" size="1" name="TEIF2" description="transfer error (TE) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="8" size="1" name="GIF3" description="global interrupt flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="9" size="1" name="TCIF3" description="transfer complete (TC) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="10" size="1" name="HTIF3" description="half transfer (HT) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="11" size="1" name="TEIF3" description="transfer error (TE) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="12" size="1" name="GIF4" description="global interrupt flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="13" size="1" name="TCIF4" description="transfer complete (TC) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="14" size="1" name="HTIF4" description="half transfer (HT) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="15" size="1" name="TEIF4" description="transfer error (TE) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="16" size="1" name="GIF5" description="global interrupt flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="17" size="1" name="TCIF5" description="transfer complete (TC) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="18" size="1" name="HTIF5" description="half transfer (HT) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="19" size="1" name="TEIF5" description="transfer error (TE) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="20" size="1" name="GIF6" description="global interrupt flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="21" size="1" name="TCIF6" description="transfer complete (TC) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="22" size="1" name="HTIF6" description="half transfer (HT) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="23" size="1" name="TEIF6" description="transfer error (TE) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="24" size="1" name="GIF7" description="global interrupt flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="25" size="1" name="TCIF7" description="transfer complete (TC) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="26" size="1" name="HTIF7" description="half transfer (HT) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="27" size="1" name="TEIF7" description="transfer error (TE) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DMA_IFCR" access="Read/Write" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="global interrupt flag clear for channel 1" />
      <BitField start="1" size="1" name="CTCIF1" description="transfer complete flag clear for channel 1" />
      <BitField start="2" size="1" name="CHTIF1" description="half transfer flag clear for channel 1" />
      <BitField start="3" size="1" name="CTEIF1" description="transfer error flag clear for channel 1" />
      <BitField start="4" size="1" name="CGIF2" description="global interrupt flag clear for channel 2" />
      <BitField start="5" size="1" name="CTCIF2" description="transfer complete flag clear for channel 2" />
      <BitField start="6" size="1" name="CHTIF2" description="half transfer flag clear for channel 2" />
      <BitField start="7" size="1" name="CTEIF2" description="transfer error flag clear for channel 2" />
      <BitField start="8" size="1" name="CGIF3" description="global interrupt flag clear for channel 3" />
      <BitField start="9" size="1" name="CTCIF3" description="transfer complete flag clear for channel 3" />
      <BitField start="10" size="1" name="CHTIF3" description="half transfer flag clear for channel 3" />
      <BitField start="11" size="1" name="CTEIF3" description="transfer error flag clear for channel 3" />
      <BitField start="12" size="1" name="CGIF4" description="global interrupt flag clear for channel 4" />
      <BitField start="13" size="1" name="CTCIF4" description="transfer complete flag clear for channel 4" />
      <BitField start="14" size="1" name="CHTIF4" description="half transfer flag clear for channel 4" />
      <BitField start="15" size="1" name="CTEIF4" description="transfer error flag clear for channel 4" />
      <BitField start="16" size="1" name="CGIF5" description="global interrupt flag clear for channel 5" />
      <BitField start="17" size="1" name="CTCIF5" description="transfer complete flag clear for channel 5" />
      <BitField start="18" size="1" name="CHTIF5" description="half transfer flag clear for channel 5" />
      <BitField start="19" size="1" name="CTEIF5" description="transfer error flag clear for channel 5" />
      <BitField start="20" size="1" name="CGIF6" description="global interrupt flag clear for channel 6" />
      <BitField start="21" size="1" name="CTCIF6" description="transfer complete flag clear for channel 6" />
      <BitField start="22" size="1" name="CHTIF6" description="half transfer flag clear for channel 6" />
      <BitField start="23" size="1" name="CTEIF6" description="transfer error flag clear for channel 6" />
      <BitField start="24" size="1" name="CGIF7" description="global interrupt flag clear for channel 7" />
      <BitField start="25" size="1" name="CTCIF7" description="transfer complete flag clear for channel 7" />
      <BitField start="26" size="1" name="CHTIF7" description="half transfer flag clear for channel 7" />
      <BitField start="27" size="1" name="CTEIF7" description="transfer error flag clear for channel 7" />
    </Register>
    <Register start="+0x8" size="0" name="DMA_CCR1" access="Read/Write" description="DMA channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x10" size="0" name="DMA_CPAR1" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x14" size="0" name="DMA_CMAR1" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA_CCR2" access="Read/Write" description="DMA channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="DMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x24" size="0" name="DMA_CPAR2" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x28" size="0" name="DMA_CMAR2" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x30" size="0" name="DMA_CCR3" access="Read/Write" description="DMA channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="DMA_CNDTR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x38" size="0" name="DMA_CPAR3" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA_CMAR3" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x44" size="0" name="DMA_CCR4" access="Read/Write" description="DMA channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="DMA_CNDTR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA_CPAR4" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x50" size="0" name="DMA_CMAR4" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x58" size="0" name="DMA_CCR5" access="Read/Write" description="DMA channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="0" name="DMA_CNDTR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x60" size="0" name="DMA_CPAR5" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x64" size="0" name="DMA_CMAR5" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x6C" size="0" name="DMA_CCR6" access="Read/Write" description="DMA channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="DMA_CNDTR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x74" size="0" name="DMA_CPAR6" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x78" size="0" name="DMA_CMAR6" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x80" size="0" name="DMA_CCR7" access="Read/Write" description="DMA channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DMA_CNDTR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x88" size="0" name="DMA_CPAR7" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x8C" size="0" name="DMA_CMAR7" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2" start="0x40020400" description="DMA controller">
    <Register start="+0x0" size="0" name="DMA_ISR" access="Read/Write" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="global interrupt flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="1" size="1" name="TCIF1" description="transfer complete (TC) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="2" size="1" name="HTIF1" description="half transfer (HT) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="3" size="1" name="TEIF1" description="transfer error (TE) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="4" size="1" name="GIF2" description="global interrupt flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="5" size="1" name="TCIF2" description="transfer complete (TC) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="6" size="1" name="HTIF2" description="half transfer (HT) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="7" size="1" name="TEIF2" description="transfer error (TE) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="8" size="1" name="GIF3" description="global interrupt flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="9" size="1" name="TCIF3" description="transfer complete (TC) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="10" size="1" name="HTIF3" description="half transfer (HT) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="11" size="1" name="TEIF3" description="transfer error (TE) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="12" size="1" name="GIF4" description="global interrupt flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="13" size="1" name="TCIF4" description="transfer complete (TC) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="14" size="1" name="HTIF4" description="half transfer (HT) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="15" size="1" name="TEIF4" description="transfer error (TE) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="16" size="1" name="GIF5" description="global interrupt flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="17" size="1" name="TCIF5" description="transfer complete (TC) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="18" size="1" name="HTIF5" description="half transfer (HT) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="19" size="1" name="TEIF5" description="transfer error (TE) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="20" size="1" name="GIF6" description="global interrupt flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="21" size="1" name="TCIF6" description="transfer complete (TC) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="22" size="1" name="HTIF6" description="half transfer (HT) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="23" size="1" name="TEIF6" description="transfer error (TE) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="24" size="1" name="GIF7" description="global interrupt flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="25" size="1" name="TCIF7" description="transfer complete (TC) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="26" size="1" name="HTIF7" description="half transfer (HT) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="27" size="1" name="TEIF7" description="transfer error (TE) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DMA_IFCR" access="Read/Write" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="global interrupt flag clear for channel 1" />
      <BitField start="1" size="1" name="CTCIF1" description="transfer complete flag clear for channel 1" />
      <BitField start="2" size="1" name="CHTIF1" description="half transfer flag clear for channel 1" />
      <BitField start="3" size="1" name="CTEIF1" description="transfer error flag clear for channel 1" />
      <BitField start="4" size="1" name="CGIF2" description="global interrupt flag clear for channel 2" />
      <BitField start="5" size="1" name="CTCIF2" description="transfer complete flag clear for channel 2" />
      <BitField start="6" size="1" name="CHTIF2" description="half transfer flag clear for channel 2" />
      <BitField start="7" size="1" name="CTEIF2" description="transfer error flag clear for channel 2" />
      <BitField start="8" size="1" name="CGIF3" description="global interrupt flag clear for channel 3" />
      <BitField start="9" size="1" name="CTCIF3" description="transfer complete flag clear for channel 3" />
      <BitField start="10" size="1" name="CHTIF3" description="half transfer flag clear for channel 3" />
      <BitField start="11" size="1" name="CTEIF3" description="transfer error flag clear for channel 3" />
      <BitField start="12" size="1" name="CGIF4" description="global interrupt flag clear for channel 4" />
      <BitField start="13" size="1" name="CTCIF4" description="transfer complete flag clear for channel 4" />
      <BitField start="14" size="1" name="CHTIF4" description="half transfer flag clear for channel 4" />
      <BitField start="15" size="1" name="CTEIF4" description="transfer error flag clear for channel 4" />
      <BitField start="16" size="1" name="CGIF5" description="global interrupt flag clear for channel 5" />
      <BitField start="17" size="1" name="CTCIF5" description="transfer complete flag clear for channel 5" />
      <BitField start="18" size="1" name="CHTIF5" description="half transfer flag clear for channel 5" />
      <BitField start="19" size="1" name="CTEIF5" description="transfer error flag clear for channel 5" />
      <BitField start="20" size="1" name="CGIF6" description="global interrupt flag clear for channel 6" />
      <BitField start="21" size="1" name="CTCIF6" description="transfer complete flag clear for channel 6" />
      <BitField start="22" size="1" name="CHTIF6" description="half transfer flag clear for channel 6" />
      <BitField start="23" size="1" name="CTEIF6" description="transfer error flag clear for channel 6" />
      <BitField start="24" size="1" name="CGIF7" description="global interrupt flag clear for channel 7" />
      <BitField start="25" size="1" name="CTCIF7" description="transfer complete flag clear for channel 7" />
      <BitField start="26" size="1" name="CHTIF7" description="half transfer flag clear for channel 7" />
      <BitField start="27" size="1" name="CTEIF7" description="transfer error flag clear for channel 7" />
    </Register>
    <Register start="+0x8" size="0" name="DMA_CCR1" access="Read/Write" description="DMA channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x10" size="0" name="DMA_CPAR1" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x14" size="0" name="DMA_CMAR1" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA_CCR2" access="Read/Write" description="DMA channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="DMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x24" size="0" name="DMA_CPAR2" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x28" size="0" name="DMA_CMAR2" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x30" size="0" name="DMA_CCR3" access="Read/Write" description="DMA channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="DMA_CNDTR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x38" size="0" name="DMA_CPAR3" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA_CMAR3" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x44" size="0" name="DMA_CCR4" access="Read/Write" description="DMA channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="DMA_CNDTR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA_CPAR4" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x50" size="0" name="DMA_CMAR4" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x58" size="0" name="DMA_CCR5" access="Read/Write" description="DMA channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="0" name="DMA_CNDTR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x60" size="0" name="DMA_CPAR5" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x64" size="0" name="DMA_CMAR5" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x6C" size="0" name="DMA_CCR6" access="Read/Write" description="DMA channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="DMA_CNDTR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x74" size="0" name="DMA_CPAR6" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x78" size="0" name="DMA_CMAR6" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x80" size="0" name="DMA_CCR7" access="Read/Write" description="DMA channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DMA_CNDTR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x88" size="0" name="DMA_CPAR7" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x8C" size="0" name="DMA_CMAR7" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40020800" description="DMAMUX">
    <Register start="+0x0" size="0" name="C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x4" size="0" name="C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x8" size="0" name="C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0xC" size="0" name="C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x10" size="0" name="C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x14" size="0" name="C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x18" size="0" name="C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x100" size="0" name="RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x104" size="0" name="RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x108" size="0" name="RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x10C" size="0" name="RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x140" size="0" name="RGSR" access="ReadOnly" description="DMAMux - DMA request generator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OF" description="Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="COF" description="Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x50000000" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xEBFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x24000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x50000400" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x50000800" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x50000C00" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x50001400" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40023000" description="Cyclic redundancy check calculation unit">
    <Register start="+0x0" size="0" name="DR" access="Read/Write" description="Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="Data register bits" />
    </Register>
    <Register start="+0x4" size="0" name="IDR" access="Read/Write" description="Independent data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDR" description="General-purpose 32-bit data register bits" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET" description="RESET bit" />
      <BitField start="3" size="2" name="POLYSIZE" description="Polynomial size" />
      <BitField start="5" size="2" name="REV_IN" description="Reverse input data" />
      <BitField start="7" size="1" name="REV_OUT" description="Reverse output data" />
    </Register>
    <Register start="+0x10" size="0" name="INIT" access="Read/Write" description="Initial CRC value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_INIT" description="Programmable initial CRC value" />
    </Register>
    <Register start="+0x14" size="0" name="POL" access="Read/Write" description="polynomial" reset_value="0x04C11DB7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="POL" description="Programmable polynomial" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EXTI" start="0x40021800" description="External interrupt/event controller">
    <Register start="+0x0" size="0" name="RTSR1" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x4" size="0" name="FTSR1" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x8" size="0" name="SWIER1" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWIER0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="SWIER1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="SWIER2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="SWIER3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="SWIER4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="SWIER5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="SWIER6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="SWIER7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="SWIER8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="SWIER9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="SWIER10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="SWIER11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="SWIER12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="SWIER13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="SWIER14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="SWIER15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="SWIER16" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0xC" size="0" name="RPR1" access="Read/Write" description="EXTI rising edge pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RPIF0" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="1" size="1" name="RPIF1" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="2" size="1" name="RPIF2" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="3" size="1" name="RPIF3" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="4" size="1" name="RPIF4" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="5" size="1" name="RPIF5" description="configurable event inputs x rising edge Pending bit" />
      <BitField start="6" size="1" name="RPIF6" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="7" size="1" name="RPIF7" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="8" size="1" name="RPIF8" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="9" size="1" name="RPIF9" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="10" size="1" name="RPIF10" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="11" size="1" name="RPIF11" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="12" size="1" name="RPIF12" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="13" size="1" name="RPIF13" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="14" size="1" name="RPIF14" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="15" size="1" name="RPIF15" description="configurable event inputs x rising edge Pending bit." />
      <BitField start="16" size="1" name="RPIF16" description="configurable event inputs x rising edge Pending bit." />
    </Register>
    <Register start="+0x10" size="0" name="FPR1" access="Read/Write" description="EXTI falling edge pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FPIF0" description="configurable event inputs x falling edge pending bit." />
      <BitField start="1" size="1" name="FPIF1" description="configurable event inputs x falling edge pending bit." />
      <BitField start="2" size="1" name="FPIF2" description="configurable event inputs x falling edge pending bit." />
      <BitField start="3" size="1" name="FPIF3" description="configurable event inputs x falling edge pending bit." />
      <BitField start="4" size="1" name="FPIF4" description="configurable event inputs x falling edge pending bit." />
      <BitField start="5" size="1" name="FPIF5" description="configurable event inputs x falling edge pending bit." />
      <BitField start="6" size="1" name="FPIF6" description="configurable event inputs x falling edge pending bit." />
      <BitField start="7" size="1" name="FPIF7" description="configurable event inputs x falling edge pending bit." />
      <BitField start="8" size="1" name="FPIF8" description="configurable event inputs x falling edge pending bit." />
      <BitField start="9" size="1" name="FPIF9" description="configurable event inputs x falling edge pending bit." />
      <BitField start="10" size="1" name="FPIF10" description="configurable event inputs x falling edge pending bit." />
      <BitField start="11" size="1" name="FPIF11" description="configurable event inputs x falling edge pending bit." />
      <BitField start="12" size="1" name="FPIF12" description="configurable event inputs x falling edge pending bit." />
      <BitField start="13" size="1" name="FPIF13" description="configurable event inputs x falling edge pending bit." />
      <BitField start="14" size="1" name="FPIF14" description="configurable event inputs x falling edge pending bit." />
      <BitField start="15" size="1" name="FPIF15" description="configurable event inputs x falling edge pending bit." />
      <BitField start="16" size="1" name="FPIF16" description="configurable event inputs x falling edge pending bit." />
    </Register>
    <Register start="+0x60" size="0" name="EXTICR1" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI0[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI1[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI2[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI3[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x64" size="0" name="EXTICR2" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI4[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI5[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI6[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI7[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x68" size="0" name="EXTICR3" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI8[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI9[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI10[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI11[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x6C" size="0" name="EXTICR4" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI12[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI13[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI14[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI15[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x80" size="0" name="IMR1" access="Read/Write" description="EXTI CPU wakeup with interrupt mask register" reset_value="0xFFF80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IM0" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="1" size="1" name="IM1" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="2" size="1" name="IM2" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="3" size="1" name="IM3" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="4" size="1" name="IM4" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="5" size="1" name="IM5" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="6" size="1" name="IM6" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="7" size="1" name="IM7" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="8" size="1" name="IM8" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="9" size="1" name="IM9" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="10" size="1" name="IM10" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="11" size="1" name="IM11" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="12" size="1" name="IM12" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="13" size="1" name="IM13" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="14" size="1" name="IM14" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="15" size="1" name="IM15" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="16" size="1" name="IM16" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="19" size="1" name="IM19" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="20" size="1" name="IM20" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="21" size="1" name="IM21" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="22" size="1" name="IM22" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="23" size="1" name="IM23" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="24" size="1" name="IM24" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="25" size="1" name="IM25" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="26" size="1" name="IM26" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="28" size="1" name="IM28" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="29" size="1" name="IM29" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="30" size="1" name="IM30" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="31" size="1" name="IM31" description="CPU wakeup with interrupt mask on event input" />
    </Register>
    <Register start="+0x84" size="0" name="EMR1" access="Read/Write" description="EXTI CPU wakeup with event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EM0" description="CPU wakeup with event mask on event input" />
      <BitField start="1" size="1" name="EM1" description="CPU wakeup with event mask on event input" />
      <BitField start="2" size="1" name="EM2" description="CPU wakeup with event mask on event input" />
      <BitField start="3" size="1" name="EM3" description="CPU wakeup with event mask on event input" />
      <BitField start="4" size="1" name="EM4" description="CPU wakeup with event mask on event input" />
      <BitField start="5" size="1" name="EM5" description="CPU wakeup with event mask on event input" />
      <BitField start="6" size="1" name="EM6" description="CPU wakeup with event mask on event input" />
      <BitField start="7" size="1" name="EM7" description="CPU wakeup with event mask on event input" />
      <BitField start="8" size="1" name="EM8" description="CPU wakeup with event mask on event input" />
      <BitField start="9" size="1" name="EM9" description="CPU wakeup with event mask on event input" />
      <BitField start="10" size="1" name="EM10" description="CPU wakeup with event mask on event input" />
      <BitField start="11" size="1" name="EM11" description="CPU wakeup with event mask on event input" />
      <BitField start="12" size="1" name="EM12" description="CPU wakeup with event mask on event input" />
      <BitField start="13" size="1" name="EM13" description="CPU wakeup with event mask on event input" />
      <BitField start="14" size="1" name="EM14" description="CPU wakeup with event mask on event input" />
      <BitField start="15" size="1" name="EM15" description="CPU wakeup with event mask on event input" />
      <BitField start="16" size="1" name="EM16" description="CPU wakeup with event mask on event input" />
      <BitField start="19" size="1" name="EM19" description="CPU wakeup with event mask on event input" />
      <BitField start="21" size="1" name="EM21" description="CPU wakeup with event mask on event input" />
      <BitField start="23" size="1" name="EM23" description="CPU wakeup with event mask on event input" />
      <BitField start="25" size="1" name="EM25" description="CPU wakeup with event mask on event input" />
      <BitField start="26" size="1" name="EM26" description="CPU wakeup with event mask on event input" />
      <BitField start="28" size="1" name="EM28" description="CPU wakeup with event mask on event input" />
      <BitField start="29" size="1" name="EM29" description="CPU wakeup with event mask on event input" />
      <BitField start="30" size="1" name="EM30" description="CPU wakeup with event mask on event input" />
      <BitField start="31" size="1" name="EM31" description="CPU wakeup with event mask on event input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM16" start="0x40014400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_2" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM17 option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK DFSDM_BREAK1 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarit" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM17" start="0x40014800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_2" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM17 option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK DFSDM_BREAK1 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarit" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART1" start="0x40013800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="5" name="DEDT" description="DEDT" />
      <BitField start="21" size="5" name="DEAT" description="DEAT" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input will be ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="2" name="ABRMOD" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Tr Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="BRR_0_3" />
      <BitField start="4" size="12" name="BRR_4_15" description="BRR_4_15" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTCF" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART2" start="0x40004400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="5" name="DEDT" description="DEDT" />
      <BitField start="21" size="5" name="DEAT" description="DEAT" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input will be ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="2" name="ABRMOD" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Tr Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="BRR_0_3" />
      <BitField start="4" size="12" name="BRR_4_15" description="BRR_4_15" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTCF" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x40025000" description="Random number generator">
    <Register start="+0x0" size="0" name="RNG_CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="RNGEN" description="True random number generator enable">
        <Enum name="B_0x0" start="0x0" description="True random number generator is disabled. Analog noise sources are powered off and logic clocked by the RNG clock is gated." />
        <Enum name="B_0x1" start="0x1" description="True random number generator is enabled." />
      </BitField>
      <BitField start="3" size="1" name="IE" description="Interrupt Enable">
        <Enum name="B_0x0" start="0x0" description="RNG Interrupt is disabled" />
        <Enum name="B_0x1" start="0x1" description="RNG Interrupt is enabled. An interrupt is pending as soon as DRDY='1', SEIS='1' or CEIS=1 in the RNG_SR register." />
      </BitField>
      <BitField start="5" size="1" name="CED" description="Clock error detection The clock error detection cannot be enabled nor disabled on-the-fly when the RNG is enabled, i.e. to enable or disable CED the RNG must be disabled.">
        <Enum name="B_0x0" start="0x0" description="Clock error detection is enable" />
        <Enum name="B_0x1" start="0x1" description="Clock error detection is disable" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="RNG_SR" access="Read/Write" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DRDY" description="Data Ready Once the output buffer becomes empty (after reading the RNG_DR register), this bit returns to 0 until a new random value is generated. Note: The DRDY bit can rise when the peripheral is disabled (RNGEN=0 in the RNG_CR register). If IE=1 in the RNG_CR register, an interrupt is generated when DRDY=1.">
        <Enum name="B_0x0" start="0x0" description="The RNG_DR register is not yet valid, no random data is available." />
        <Enum name="B_0x1" start="0x1" description="The RNG_DR register contains valid random data." />
      </BitField>
      <BitField start="1" size="1" name="CECS" description="Clock error current status Note: CECS bit is valid only if the CED bit in the RNG_CR register is set to 0.">
        <Enum name="B_0x0" start="0x0" description="The RNG clock is correct (fRNGCLK&gt; fHCLK/32). If the CEIS bit is set, this means that a slow clock was detected and the situation has been recovered." />
        <Enum name="B_0x1" start="0x1" description="The RNG clock is too slow (fRNGCLK&lt; fHCLK/32)." />
      </BitField>
      <BitField start="2" size="1" name="SECS" description="Seed error current status One of the noise source has provided more than 64 consecutive bits at a constant value (&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; or &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d;), or more than 32 consecutive occurrence of two bit patterns (&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;01&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; or &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;10&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d;) Both noise sources have delivered more than 32 consecutive bits at a constant value (&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;0&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; or &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d;), or more than 16 consecutive occurrence of two bit patterns (&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;01&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; or &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;10&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d;)">
        <Enum name="B_0x0" start="0x0" description="No faulty sequence has currently been detected. If the SEIS bit is set, this means that a faulty sequence was detected and the situation has been recovered." />
        <Enum name="B_0x1" start="0x1" description="At least one of the following faulty sequence has been detected:" />
      </BitField>
      <BitField start="5" size="1" name="CEIS" description="Clock error interrupt status This bit is set at the same time as CECS. It is cleared by writing 0. Writing 1 has no effect. An interrupt is pending if IE = 1 in the RNG_CR register.">
        <Enum name="B_0x0" start="0x0" description="The RNG clock is correct (fRNGCLK&gt; fHCLK/32)" />
        <Enum name="B_0x1" start="0x1" description="The RNG has been detected too slow (fRNGCLK&lt; fHCLK/32)" />
      </BitField>
      <BitField start="6" size="1" name="SEIS" description="Seed error interrupt status This bit is set at the same time as SECS. It is cleared by writing 0. Writing 1 has no effect. An interrupt is pending if IE = 1 in the RNG_CR register.">
        <Enum name="B_0x0" start="0x0" description="No faulty sequence detected" />
        <Enum name="B_0x1" start="0x1" description="At least one faulty sequence has been detected. See SECS bit description for details." />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="RNG_DR" access="ReadOnly" description="data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RNDATA" description="Random data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40013000" description="Serial peripheral interface/Inter-IC sound">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPHA" description="Clock phase" />
      <BitField start="1" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="2" size="1" name="MSTR" description="Master selection" />
      <BitField start="3" size="3" name="BR" description="Baud rate control" />
      <BitField start="6" size="1" name="SPE" description="SPI enable" />
      <BitField start="7" size="1" name="LSBFIRST" description="Frame format" />
      <BitField start="8" size="1" name="SSI" description="Internal slave select" />
      <BitField start="9" size="1" name="SSM" description="Software slave management" />
      <BitField start="10" size="1" name="RXONLY" description="Receive only" />
      <BitField start="11" size="1" name="DFF" description="Data frame format" />
      <BitField start="12" size="1" name="CRCNEXT" description="CRC transfer next" />
      <BitField start="13" size="1" name="CRCEN" description="Hardware CRC calculation enable" />
      <BitField start="14" size="1" name="BIDIOE" description="Output enable in bidirectional mode" />
      <BitField start="15" size="1" name="BIDIMODE" description="Bidirectional data mode enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMAEN" description="Rx buffer DMA enable" />
      <BitField start="1" size="1" name="TXDMAEN" description="Tx buffer DMA enable" />
      <BitField start="2" size="1" name="SSOE" description="SS output enable" />
      <BitField start="3" size="1" name="NSSP" description="NSS pulse management" />
      <BitField start="4" size="1" name="FRF" description="Frame format" />
      <BitField start="5" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="6" size="1" name="RXNEIE" description="RX buffer not empty interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="Tx buffer empty interrupt enable" />
      <BitField start="8" size="4" name="DS" description="Data size" />
      <BitField start="12" size="1" name="FRXTH" description="FIFO reception threshold" />
      <BitField start="13" size="1" name="LDMA_RX" description="Last DMA transfer for reception" />
      <BitField start="14" size="1" name="LDMA_TX" description="Last DMA transfer for transmission" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Receive buffer not empty" />
      <BitField start="1" size="1" name="TXE" description="Transmit buffer empty" />
      <BitField start="2" size="1" name="CHSIDE" description="Channel side" />
      <BitField start="3" size="1" name="UDR" description="Underrun flag" />
      <BitField start="4" size="1" name="CRCERR" description="CRC error flag" />
      <BitField start="5" size="1" name="MODF" description="Mode fault" />
      <BitField start="6" size="1" name="OVR" description="Overrun flag" />
      <BitField start="7" size="1" name="BSY" description="Busy flag" />
      <BitField start="8" size="1" name="TIFRFE" description="TI frame format error" />
      <BitField start="9" size="2" name="FRLVL" description="FIFO reception level" />
      <BitField start="11" size="2" name="FTLVL" description="FIFO transmission level" />
    </Register>
    <Register start="+0xC" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DR" description="Data register" />
    </Register>
    <Register start="+0x10" size="0" name="CRCPR" access="Read/Write" description="CRC polynomial register" reset_value="0x0007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x14" size="0" name="RXCRCR" access="ReadOnly" description="RX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RxCRC" description="Rx CRC register" />
    </Register>
    <Register start="+0x18" size="0" name="TXCRCR" access="ReadOnly" description="TX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TxCRC" description="Tx CRC register" />
    </Register>
    <Register start="+0x1C" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="1" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="3" size="1" name="CKPOL" description="Inactive state clock polarity" />
      <BitField start="4" size="2" name="I2SSTD" description="standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="10" size="1" name="SE2" description="I2S enable" />
      <BitField start="11" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
    <Register start="+0x20" size="0" name="I2SPR" access="Read/Write" description="prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="I2SDIV" description="linear prescaler" />
      <BitField start="8" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="9" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40003800" description="Serial peripheral interface/Inter-IC sound">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPHA" description="Clock phase" />
      <BitField start="1" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="2" size="1" name="MSTR" description="Master selection" />
      <BitField start="3" size="3" name="BR" description="Baud rate control" />
      <BitField start="6" size="1" name="SPE" description="SPI enable" />
      <BitField start="7" size="1" name="LSBFIRST" description="Frame format" />
      <BitField start="8" size="1" name="SSI" description="Internal slave select" />
      <BitField start="9" size="1" name="SSM" description="Software slave management" />
      <BitField start="10" size="1" name="RXONLY" description="Receive only" />
      <BitField start="11" size="1" name="DFF" description="Data frame format" />
      <BitField start="12" size="1" name="CRCNEXT" description="CRC transfer next" />
      <BitField start="13" size="1" name="CRCEN" description="Hardware CRC calculation enable" />
      <BitField start="14" size="1" name="BIDIOE" description="Output enable in bidirectional mode" />
      <BitField start="15" size="1" name="BIDIMODE" description="Bidirectional data mode enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMAEN" description="Rx buffer DMA enable" />
      <BitField start="1" size="1" name="TXDMAEN" description="Tx buffer DMA enable" />
      <BitField start="2" size="1" name="SSOE" description="SS output enable" />
      <BitField start="3" size="1" name="NSSP" description="NSS pulse management" />
      <BitField start="4" size="1" name="FRF" description="Frame format" />
      <BitField start="5" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="6" size="1" name="RXNEIE" description="RX buffer not empty interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="Tx buffer empty interrupt enable" />
      <BitField start="8" size="4" name="DS" description="Data size" />
      <BitField start="12" size="1" name="FRXTH" description="FIFO reception threshold" />
      <BitField start="13" size="1" name="LDMA_RX" description="Last DMA transfer for reception" />
      <BitField start="14" size="1" name="LDMA_TX" description="Last DMA transfer for transmission" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Receive buffer not empty" />
      <BitField start="1" size="1" name="TXE" description="Transmit buffer empty" />
      <BitField start="2" size="1" name="CHSIDE" description="Channel side" />
      <BitField start="3" size="1" name="UDR" description="Underrun flag" />
      <BitField start="4" size="1" name="CRCERR" description="CRC error flag" />
      <BitField start="5" size="1" name="MODF" description="Mode fault" />
      <BitField start="6" size="1" name="OVR" description="Overrun flag" />
      <BitField start="7" size="1" name="BSY" description="Busy flag" />
      <BitField start="8" size="1" name="TIFRFE" description="TI frame format error" />
      <BitField start="9" size="2" name="FRLVL" description="FIFO reception level" />
      <BitField start="11" size="2" name="FTLVL" description="FIFO transmission level" />
    </Register>
    <Register start="+0xC" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DR" description="Data register" />
    </Register>
    <Register start="+0x10" size="0" name="CRCPR" access="Read/Write" description="CRC polynomial register" reset_value="0x0007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x14" size="0" name="RXCRCR" access="ReadOnly" description="RX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RxCRC" description="Rx CRC register" />
    </Register>
    <Register start="+0x18" size="0" name="TXCRCR" access="ReadOnly" description="TX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TxCRC" description="Tx CRC register" />
    </Register>
    <Register start="+0x1C" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="1" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="3" size="1" name="CKPOL" description="Inactive state clock polarity" />
      <BitField start="4" size="2" name="I2SSTD" description="standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="10" size="1" name="SE2" description="I2S enable" />
      <BitField start="11" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
    <Register start="+0x20" size="0" name="I2SPR" access="Read/Write" description="prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="I2SDIV" description="linear prescaler" />
      <BitField start="8" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="9" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM1" start="0x40012C00" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5 (OC5 output)" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6 (OC6 output)" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS_4" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="27" size="1" name="BK2DSRM" description="Break2 Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
      <BitField start="29" size="1" name="BK2ID" description="Break2 bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OCREF_CLR" description="Ocref_clr source selection" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M_bit3" description="Output Compare 5 mode bit 3" />
      <BitField start="24" size="1" name="OC6M_bit3" description="Output Compare 6 mode bit 3" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CCR6" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="3" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DFBK0E" description="BRK2 DFSDM_BREAK0 enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarity" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL3_0" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL3_0" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL3_0" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL3_0" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC" start="0x40012400" description="Analog to Digital Converter instance 1">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary conversion flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence conversions flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="11" size="1" name="EOCAL" description="End Of Calibration flag" />
      <BitField start="13" size="1" name="CCRDY" description="Channel Configuration Ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary conversion interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence conversions interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1 interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2 interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3 interrupt" />
      <BitField start="11" size="1" name="EOCALIE" description="End of calibration interrupt enable" />
      <BitField start="13" size="1" name="CCRDYIE" description="Channel Configuration Ready Interrupt enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion start" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion stop" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable" />
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
    </Register>
    <Register start="+0xC" size="0" name="ADC_CFGR1" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="ADC DMA transfer enable" />
      <BitField start="1" size="1" name="DMACFG" description="ADC DMA transfer configuration" />
      <BitField start="2" size="1" name="SCANDIR" description="Scan sequence direction" />
      <BitField start="3" size="2" name="RES" description="ADC data resolution" />
      <BitField start="5" size="1" name="ALIGN" description="ADC data alignement" />
      <BitField start="6" size="3" name="EXTSEL" description="ADC group regular external trigger source" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger polarity" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun configuration" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion mode" />
      <BitField start="14" size="1" name="WAIT" description="Wait conversion mode" />
      <BitField start="15" size="1" name="AUTOFF" description="Auto-off mode" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer discontinuous mode" />
      <BitField start="21" size="1" name="CHSELRMOD" description="Mode selection of the ADC_CHSELR register" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a single channel or all channels" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope ADC group regular" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel selection" />
    </Register>
    <Register start="+0x10" size="0" name="ADC_CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVSE" description="ADC oversampler enable on scope ADC group regular" />
      <BitField start="2" size="3" name="OVSR" description="ADC oversampling ratio" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TOVS" description="ADC oversampling discontinuous mode (triggered mode) for ADC group regular" />
      <BitField start="29" size="1" name="LFTRIG" description="Low frequency trigger mode enable" />
      <BitField start="30" size="2" name="CKMODE" description="ADC clock mode" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR" access="Read/Write" description="ADC sampling time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP1" description="Sampling time selection" />
      <BitField start="4" size="3" name="SMP2" description="Sampling time selection" />
      <BitField start="8" size="19" name="SMPSEL" description="Channel sampling time selection" />
    </Register>
    <Register start="+0x20" size="0" name="AWD1TR" access="Read/Write" description="watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT1" description="ADC analog watchdog 1 threshold low" />
      <BitField start="16" size="12" name="HT1" description="ADC analog watchdog 1 threshold high" />
    </Register>
    <Register start="+0x24" size="0" name="AWD2TR" access="Read/Write" description="watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT2" description="ADC analog watchdog 2 threshold low" />
      <BitField start="16" size="12" name="HT2" description="ADC analog watchdog 2 threshold high" />
    </Register>
    <Register start="+0x28" size="0" name="CHSELR" access="Read/Write" description="channel selection register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="CHSEL" description="Channel-x selection" />
    </Register>
    <Register start="+0x28" size="0" name="CHSELR_1" access="Read/Write" description="channel selection register CHSELRMOD = 1 in ADC_CFGR1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SQ1" description="conversion of the sequence" />
      <BitField start="4" size="4" name="SQ2" description="conversion of the sequence" />
      <BitField start="8" size="4" name="SQ3" description="conversion of the sequence" />
      <BitField start="12" size="4" name="SQ4" description="conversion of the sequence" />
      <BitField start="16" size="4" name="SQ5" description="conversion of the sequence" />
      <BitField start="20" size="4" name="SQ6" description="conversion of the sequence" />
      <BitField start="24" size="4" name="SQ7" description="conversion of the sequence" />
      <BitField start="28" size="4" name="SQ8" description="conversion of the sequence" />
    </Register>
    <Register start="+0x2C" size="0" name="AWD3TR" access="Read/Write" description="watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT3" description="ADC analog watchdog 3 threshold high" />
      <BitField start="16" size="12" name="HT3" description="ADC analog watchdog 3 threshold high" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="regularDATA" description="ADC group regular conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="AWD2CH" description="ADC analog watchdog 2 monitored channel selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="AWD3CH" description="ADC analog watchdog 3 monitored channel selection" />
    </Register>
    <Register start="+0xB4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CALFACT" description="ADC calibration factor in single-ended mode" />
    </Register>
    <Register start="+0x308" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG" start="0x40010000" description="System configuration controller">
    <Register start="+0x0" size="0" name="CFGR1" access="Read/Write" description="SYSCFG configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MEM_MODE" description="Memory mapping selection bits" />
      <BitField start="3" size="1" name="PA11_RMP" description="PA11_RMP" />
      <BitField start="4" size="1" name="PA12_RMP" description="PA11 and PA12 remapping bit." />
      <BitField start="5" size="1" name="IR_POL" description="IR output polarity selection" />
      <BitField start="6" size="2" name="IR_MOD" description="IR Modulation Envelope signal selection." />
      <BitField start="8" size="1" name="BOOSTEN" description="I/O analog switch voltage booster enable" />
      <BitField start="9" size="1" name="UCPD1_STROBE" description="Strobe signal bit for UCPD1" />
      <BitField start="10" size="1" name="UCPD2_STROBE" description="Strobe signal bit for UCPD2" />
      <BitField start="16" size="1" name="I2C_PBx_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="17" size="1" name="I2C_PB7_FMP" description="I2C_PB7_FMP" />
      <BitField start="18" size="1" name="I2C_PB8_FMP" description="I2C_PB8_FMP" />
      <BitField start="19" size="1" name="I2C_PB9_FMP" description="I2C_PB9_FMP" />
      <BitField start="20" size="1" name="I2C1_FMP" description="FM+ driving capability activation for I2C1" />
      <BitField start="21" size="1" name="I2C2_FMP" description="FM+ driving capability activation for I2C2" />
      <BitField start="22" size="1" name="I2C_PA9_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="23" size="1" name="I2C_PA10_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="24" size="1" name="I2C3_FMP" description="I2C3_FMP" />
    </Register>
    <Register start="+0x18" size="0" name="CFGR2" access="Read/Write" description="SYSCFG configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCKUP_LOCK" description="Cortex-M0+ LOCKUP bit enable bit" />
      <BitField start="1" size="1" name="SRAM_PARITY_LOCK" description="SRAM parity lock bit" />
      <BitField start="3" size="1" name="ECC_LOCK" description="ECC error lock bit" />
      <BitField start="8" size="1" name="SRAM_PEF" description="SRAM parity error flag" />
    </Register>
    <Register start="+0x80" size="0" name="ITLINE0" access="ReadOnly" description="interrupt line 0 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WWDG" description="Window watchdog interrupt pending flag" />
    </Register>
    <Register start="+0x88" size="0" name="ITLINE2" access="ReadOnly" description="interrupt line 2 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP" description="TAMP" />
      <BitField start="1" size="1" name="RTC" description="RTC" />
    </Register>
    <Register start="+0x8C" size="0" name="ITLINE3" access="ReadOnly" description="interrupt line 3 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASH_ITF" description="FLASH_ITF" />
      <BitField start="1" size="1" name="FLASH_ECC" description="FLASH_ECC" />
    </Register>
    <Register start="+0x90" size="0" name="ITLINE4" access="ReadOnly" description="interrupt line 4 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RCC" description="RCC" />
      <BitField start="1" size="1" name="CRS" description="CRS" />
    </Register>
    <Register start="+0x94" size="0" name="ITLINE5" access="ReadOnly" description="interrupt line 5 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI0" description="EXTI0" />
      <BitField start="1" size="1" name="EXTI1" description="EXTI1" />
    </Register>
    <Register start="+0x98" size="0" name="ITLINE6" access="ReadOnly" description="interrupt line 6 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI2" description="EXTI2" />
      <BitField start="1" size="1" name="EXTI3" description="EXTI3" />
    </Register>
    <Register start="+0x9C" size="0" name="ITLINE7" access="ReadOnly" description="interrupt line 7 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI4" description="EXTI4" />
      <BitField start="1" size="1" name="EXTI5" description="EXTI5" />
      <BitField start="2" size="1" name="EXTI6" description="EXTI6" />
      <BitField start="3" size="1" name="EXTI7" description="EXTI7" />
      <BitField start="4" size="1" name="EXTI8" description="EXTI8" />
      <BitField start="5" size="1" name="EXTI9" description="EXTI9" />
      <BitField start="6" size="1" name="EXTI10" description="EXTI10" />
      <BitField start="7" size="1" name="EXTI11" description="EXTI11" />
      <BitField start="8" size="1" name="EXTI12" description="EXTI12" />
      <BitField start="9" size="1" name="EXTI13" description="EXTI13" />
      <BitField start="10" size="1" name="EXTI14" description="EXTI14" />
      <BitField start="11" size="1" name="EXTI15" description="EXTI15" />
    </Register>
    <Register start="+0xA0" size="0" name="ITLINE8" access="ReadOnly" description="interrupt line 8 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UCPD1" description="UCPD1" />
      <BitField start="1" size="1" name="UCPD2" description="UCPD2" />
      <BitField start="2" size="1" name="USB" description="USB" />
    </Register>
    <Register start="+0xA4" size="0" name="ITLINE9" access="ReadOnly" description="interrupt line 9 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH1" description="DMA1_CH1" />
    </Register>
    <Register start="+0xA8" size="0" name="ITLINE10" access="ReadOnly" description="interrupt line 10 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH2" description="DMA1_CH1" />
      <BitField start="1" size="1" name="DMA1_CH3" description="DMA1_CH3" />
    </Register>
    <Register start="+0xAC" size="0" name="ITLINE11" access="ReadOnly" description="interrupt line 11 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAMUX" description="DMAMUX" />
      <BitField start="1" size="1" name="DMA1_CH4" description="DMA1_CH4" />
      <BitField start="2" size="1" name="DMA1_CH5" description="DMA1_CH5" />
      <BitField start="3" size="1" name="DMA1_CH6" description="DMA1_CH6" />
      <BitField start="4" size="1" name="DMA1_CH7" description="DMA1_CH7" />
      <BitField start="5" size="1" name="DMA2_CH1" description="DMA2_CH1" />
      <BitField start="6" size="1" name="DMA2_CH2" description="DMA2_CH2" />
      <BitField start="7" size="1" name="DMA2_CH3" description="DMA2_CH3" />
      <BitField start="8" size="1" name="DMA2_CH4" description="DMA2_CH4" />
      <BitField start="9" size="1" name="DMA2_CH5" description="DMA2_CH5" />
    </Register>
    <Register start="+0xB0" size="0" name="ITLINE12" access="ReadOnly" description="interrupt line 12 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC" description="ADC" />
      <BitField start="1" size="1" name="COMP1" description="COMP1" />
      <BitField start="2" size="1" name="COMP2" description="COMP2" />
      <BitField start="3" size="1" name="COMP3" description="COMP3" />
    </Register>
    <Register start="+0xB4" size="0" name="ITLINE13" access="ReadOnly" description="interrupt line 13 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CCU" description="TIM1_CCU" />
      <BitField start="1" size="1" name="TIM1_TRG" description="TIM1_TRG" />
      <BitField start="2" size="1" name="TIM1_UPD" description="TIM1_UPD" />
      <BitField start="3" size="1" name="TIM1_BRK" description="TIM1_BRK" />
    </Register>
    <Register start="+0xB8" size="0" name="ITLINE14" access="ReadOnly" description="interrupt line 14 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CC" description="TIM1_CC" />
    </Register>
    <Register start="+0xBC" size="0" name="ITLINE15" access="ReadOnly" description="interrupt line 15 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2" description="TIM2" />
    </Register>
    <Register start="+0xC0" size="0" name="ITLINE16" access="ReadOnly" description="interrupt line 16 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM3" description="TIM3" />
      <BitField start="1" size="1" name="TIM4" description="TIM4" />
    </Register>
    <Register start="+0xC4" size="0" name="ITLINE17" access="ReadOnly" description="interrupt line 17 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM6" description="TIM6" />
      <BitField start="1" size="1" name="DAC" description="DAC" />
      <BitField start="2" size="1" name="LPTIM1" description="LPTIM1" />
    </Register>
    <Register start="+0xC8" size="0" name="ITLINE18" access="ReadOnly" description="interrupt line 18 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM7" description="TIM7" />
      <BitField start="1" size="1" name="LPTIM2" description="LPTIM2" />
    </Register>
    <Register start="+0xCC" size="0" name="ITLINE19" access="ReadOnly" description="interrupt line 19 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM14" description="TIM14" />
    </Register>
    <Register start="+0xD0" size="0" name="ITLINE20" access="ReadOnly" description="interrupt line 20 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM15" description="TIM15" />
    </Register>
    <Register start="+0xD4" size="0" name="ITLINE21" access="ReadOnly" description="interrupt line 21 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM16" description="TIM16" />
      <BitField start="1" size="1" name="FDCAN1_IT0" description="FDCAN1_IT0" />
      <BitField start="2" size="1" name="FDCAN2_IT0" description="FDCAN2_IT0" />
    </Register>
    <Register start="+0xD8" size="0" name="ITLINE22" access="ReadOnly" description="interrupt line 22 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM17" description="TIM17" />
      <BitField start="1" size="1" name="FDCAN1_IT1" description="FDCAN1_IT1" />
      <BitField start="2" size="1" name="FDCAN2_IT1" description="FDCAN2_IT1" />
    </Register>
    <Register start="+0xDC" size="0" name="ITLINE23" access="ReadOnly" description="interrupt line 23 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1" description="I2C1" />
    </Register>
    <Register start="+0xE0" size="0" name="ITLINE24" access="ReadOnly" description="interrupt line 24 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C2" description="I2C2" />
      <BitField start="1" size="1" name="I2C3" description="I2C3" />
    </Register>
    <Register start="+0xE4" size="0" name="ITLINE25" access="ReadOnly" description="interrupt line 25 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI1" description="SPI1" />
    </Register>
    <Register start="+0xE8" size="0" name="ITLINE26" access="ReadOnly" description="interrupt line 26 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI2" description="SPI2" />
      <BitField start="14" size="1" name="SPI3" description="SPI3" />
    </Register>
    <Register start="+0xEC" size="0" name="ITLINE27" access="ReadOnly" description="interrupt line 27 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART1" description="USART1" />
    </Register>
    <Register start="+0xF0" size="0" name="ITLINE28" access="ReadOnly" description="interrupt line 28 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART2" description="USART2" />
      <BitField start="1" size="1" name="LPUART2" description="LPUART2" />
    </Register>
    <Register start="+0xF4" size="0" name="ITLINE29" access="ReadOnly" description="interrupt line 29 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART3" description="USART3" />
      <BitField start="1" size="1" name="USART4" description="USART4" />
      <BitField start="2" size="1" name="LPUART1" description="LPUART1" />
      <BitField start="3" size="1" name="USART5" description="USART5" />
      <BitField start="4" size="1" name="USART6" description="USART6" />
    </Register>
    <Register start="+0xF8" size="0" name="ITLINE30" access="ReadOnly" description="interrupt line 25 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEC" description="CEC" />
    </Register>
    <Register start="+0xFC" size="0" name="ITLINE31" access="ReadOnly" description="interrupt line 25 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RNG" description="RNG" />
      <BitField start="1" size="1" name="AES" description="AES" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TAMP" start="0x4000B000" description="Tamper and backup registers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1E" description="TAMP1E" />
      <BitField start="1" size="1" name="TAMP2E" description="TAMP2E" />
      <BitField start="16" size="1" name="ITAMP1E" description="ITAMP1E" />
      <BitField start="18" size="1" name="ITAMP3E" description="ITAMP3E" />
      <BitField start="19" size="1" name="ITAMP4E" description="ITAMP4E" />
      <BitField start="20" size="1" name="ITAMP5E" description="ITAMP5E" />
      <BitField start="21" size="1" name="ITAMP6E" description="ITAMP6E" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1NOER" description="TAMP1NOER" />
      <BitField start="1" size="1" name="TAMP2NOER" description="TAMP2NOER" />
      <BitField start="16" size="1" name="TAMP1MSK" description="TAMP1MSK" />
      <BitField start="17" size="1" name="TAMP2MSK" description="TAMP2MSK" />
      <BitField start="24" size="1" name="TAMP1TRG" description="TAMP1TRG" />
      <BitField start="25" size="1" name="TAMP2TRG" description="TAMP2TRG" />
    </Register>
    <Register start="+0xC" size="0" name="FLTCR" access="Read/Write" description="TAMP filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TAMPFREQ" description="TAMPFREQ" />
      <BitField start="3" size="2" name="TAMPFLT" description="TAMPFLT" />
      <BitField start="5" size="2" name="TAMPPRCH" description="TAMPPRCH" />
      <BitField start="7" size="1" name="TAMPPUDIS" description="TAMPPUDIS" />
    </Register>
    <Register start="+0x2C" size="0" name="IER" access="Read/Write" description="TAMP interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1IE" description="TAMP1IE" />
      <BitField start="1" size="1" name="TAMP2IE" description="TAMP2IE" />
      <BitField start="16" size="1" name="ITAMP1IE" description="ITAMP1IE" />
      <BitField start="18" size="1" name="ITAMP3IE" description="ITAMP3IE" />
      <BitField start="19" size="1" name="ITAMP4IE" description="ITAMP4IE" />
      <BitField start="20" size="1" name="ITAMP5IE" description="ITAMP5IE" />
      <BitField start="21" size="1" name="ITAMP6IE" description="ITAMP6IE" />
    </Register>
    <Register start="+0x30" size="0" name="SR" access="ReadOnly" description="TAMP status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1F" description="TAMP1F" />
      <BitField start="1" size="1" name="TAMP2F" description="TAMP2F" />
      <BitField start="16" size="1" name="ITAMP1F" description="ITAMP1F" />
      <BitField start="18" size="1" name="ITAMP3F" description="ITAMP3F" />
      <BitField start="19" size="1" name="ITAMP4F" description="ITAMP4F" />
      <BitField start="20" size="1" name="ITAMP5F" description="ITAMP5F" />
      <BitField start="21" size="1" name="ITAMP6F" description="ITAMP6F" />
      <BitField start="22" size="1" name="ITAMP7F" description="ITAMP7F" />
    </Register>
    <Register start="+0x34" size="0" name="MISR" access="ReadOnly" description="TAMP masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1MF" description="TAMP1MF:" />
      <BitField start="1" size="1" name="TAMP2MF" description="TAMP2MF" />
      <BitField start="16" size="1" name="ITAMP1MF" description="ITAMP1MF" />
      <BitField start="18" size="1" name="ITAMP3MF" description="ITAMP3MF" />
      <BitField start="19" size="1" name="ITAMP4MF" description="ITAMP4MF" />
      <BitField start="20" size="1" name="ITAMP5MF" description="ITAMP5MF" />
      <BitField start="21" size="1" name="ITAMP6MF" description="ITAMP6MF" />
    </Register>
    <Register start="+0x3C" size="0" name="SCR" access="WriteOnly" description="TAMP status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTAMP1F" description="CTAMP1F" />
      <BitField start="1" size="1" name="CTAMP2F" description="CTAMP2F" />
      <BitField start="16" size="1" name="CITAMP1F" description="CITAMP1F" />
      <BitField start="18" size="1" name="CITAMP3F" description="CITAMP3F" />
      <BitField start="19" size="1" name="CITAMP4F" description="CITAMP4F" />
      <BitField start="20" size="1" name="CITAMP5F" description="CITAMP5F" />
      <BitField start="21" size="1" name="CITAMP6F" description="CITAMP6F" />
      <BitField start="22" size="1" name="CITAMP7F" description="CITAMP7F" />
    </Register>
    <Register start="+0x100" size="0" name="BKP0R" access="Read/Write" description="TAMP backup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="BKP" />
    </Register>
    <Register start="+0x104" size="0" name="BKP1R" access="Read/Write" description="TAMP backup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="BKP" />
    </Register>
    <Register start="+0x108" size="0" name="BKP2R" access="Read/Write" description="TAMP backup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="BKP" />
    </Register>
    <Register start="+0x10C" size="0" name="BKP3R" access="Read/Write" description="TAMP backup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="BKP" />
    </Register>
    <Register start="+0x110" size="0" name="BKP4R" access="Read/Write" description="TAMP backup register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="BKP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM1" start="0x40007C00" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIMx Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM1 Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM2" start="0x40009400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIMx Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM1 Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART" start="0x40008000" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="16" size="5" name="DEDT0" description="DEDT0" />
      <BitField start="21" size="5" name="DEAT" description="DEAT0" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="threshold interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="BRR" description="BRR" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40005400" description="Inter-integrated circuit">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable" />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter" />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF" />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control" />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable" />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from STOP enable" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable" />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable" />
      <BitField start="22" size="1" name="ALERTEN" description="SMBUS alert enable" />
      <BitField start="23" size="1" name="PECEN" description="PEC enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SADD" description="Slave address bit (master mode)" />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode)" />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)" />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode)" />
      <BitField start="13" size="1" name="START" description="Start generation" />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode)" />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode)" />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes" />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode" />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode)" />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte" />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Own address register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OA1_0" description="Interface address" />
      <BitField start="1" size="7" name="OA1_7_1" description="Interface address" />
      <BitField start="8" size="2" name="OA1_8_9" description="Interface address" />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode" />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Own address register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address" />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks" />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Timing register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode)" />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode)" />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time" />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time" />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus timeout A" />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection" />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B" />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Interrupt and Status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters)" />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)" />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers)" />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode)" />
      <BitField start="4" size="1" name="NACKF" description="Not acknowledge received flag" />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag" />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode)" />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload" />
      <BitField start="8" size="1" name="BERR" description="Bus error" />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost" />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode)" />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception" />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or t_low detection flag" />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert" />
      <BitField start="15" size="1" name="BUSY" description="Bus busy" />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode)" />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode)" />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address Matched flag clear" />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear" />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear" />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear" />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration lost flag clear" />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear" />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear" />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear" />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="PEC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register" />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data" />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x40005800" description="Inter-integrated circuit">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable" />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter" />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF" />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control" />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable" />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from STOP enable" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable" />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable" />
      <BitField start="22" size="1" name="ALERTEN" description="SMBUS alert enable" />
      <BitField start="23" size="1" name="PECEN" description="PEC enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SADD" description="Slave address bit (master mode)" />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode)" />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)" />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode)" />
      <BitField start="13" size="1" name="START" description="Start generation" />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode)" />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode)" />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes" />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode" />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode)" />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte" />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Own address register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OA1_0" description="Interface address" />
      <BitField start="1" size="7" name="OA1_7_1" description="Interface address" />
      <BitField start="8" size="2" name="OA1_8_9" description="Interface address" />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode" />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Own address register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address" />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks" />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Timing register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode)" />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode)" />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time" />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time" />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus timeout A" />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection" />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B" />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Interrupt and Status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters)" />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)" />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers)" />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode)" />
      <BitField start="4" size="1" name="NACKF" description="Not acknowledge received flag" />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag" />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode)" />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload" />
      <BitField start="8" size="1" name="BERR" description="Bus error" />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost" />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode)" />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception" />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or t_low detection flag" />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert" />
      <BitField start="15" size="1" name="BUSY" description="Bus busy" />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode)" />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode)" />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address Matched flag clear" />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear" />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear" />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear" />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration lost flag clear" />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear" />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear" />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear" />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="PEC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register" />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data" />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40002800" description="Real-time clock">
    <Register start="+0x0" size="0" name="TR" access="Read/Write" description="time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x4" size="0" name="DR" access="Read/Write" description="date register" reset_value="0x00002101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
      <BitField start="16" size="4" name="YU" description="Year units in BCD format" />
      <BitField start="20" size="4" name="YT" description="Year tens in BCD format" />
    </Register>
    <Register start="+0x8" size="0" name="SSR" access="ReadOnly" description="sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value" />
    </Register>
    <Register start="+0xC" size="0" name="ICSR" access="Read/Write" description="initialization and status register" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAWF" description="Alarm A write flag" />
      <BitField start="1" size="1" name="ALRBWF" description="Alarm B write flag" />
      <BitField start="2" size="1" name="WUTWF" description="Wakeup timer write flag" />
      <BitField start="3" size="1" name="SHPF" description="Shift operation pending" />
      <BitField start="4" size="1" name="INITS" description="Initialization status flag" />
      <BitField start="5" size="1" name="RSF" description="Registers synchronization flag" />
      <BitField start="6" size="1" name="INITF" description="Initialization flag" />
      <BitField start="7" size="1" name="INIT" description="Initialization mode" />
      <BitField start="16" size="1" name="RECALPF" description="Recalibration pending Flag" />
    </Register>
    <Register start="+0x10" size="0" name="PRER" access="Read/Write" description="prescaler register" reset_value="0x007F00FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="PREDIV_S" description="Synchronous prescaler factor" />
      <BitField start="16" size="7" name="PREDIV_A" description="Asynchronous prescaler factor" />
    </Register>
    <Register start="+0x14" size="0" name="WUTR" access="Read/Write" description="wakeup timer register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUT" description="Wakeup auto-reload value bits" />
    </Register>
    <Register start="+0x18" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="WUCKSEL" description="WUCKSEL" />
      <BitField start="3" size="1" name="TSEDGE" description="TSEDGE" />
      <BitField start="4" size="1" name="REFCKON" description="REFCKON" />
      <BitField start="5" size="1" name="BYPSHAD" description="BYPSHAD" />
      <BitField start="6" size="1" name="FMT" description="FMT" />
      <BitField start="8" size="1" name="ALRAE" description="ALRAE" />
      <BitField start="9" size="1" name="ALRBE" description="ALRBE" />
      <BitField start="10" size="1" name="WUTE" description="WUTE" />
      <BitField start="11" size="1" name="TSE" description="TSE" />
      <BitField start="12" size="1" name="ALRAIE" description="ALRAIE" />
      <BitField start="13" size="1" name="ALRBIE" description="ALRBIE" />
      <BitField start="14" size="1" name="WUTIE" description="WUTIE" />
      <BitField start="15" size="1" name="TSIE" description="TSIE" />
      <BitField start="16" size="1" name="ADD1H" description="ADD1H" />
      <BitField start="17" size="1" name="SUB1H" description="SUB1H" />
      <BitField start="18" size="1" name="BKP" description="BKP" />
      <BitField start="19" size="1" name="COSEL" description="COSEL" />
      <BitField start="20" size="1" name="POL" description="POL" />
      <BitField start="21" size="2" name="OSEL" description="OSEL" />
      <BitField start="23" size="1" name="COE" description="COE" />
      <BitField start="24" size="1" name="ITSE" description="ITSE" />
      <BitField start="25" size="1" name="TAMPTS" description="TAMPTS" />
      <BitField start="26" size="1" name="TAMPOE" description="TAMPOE" />
      <BitField start="29" size="1" name="TAMPALRM_PU" description="TAMPALRM_PU" />
      <BitField start="30" size="1" name="TAMPALRM_TYPE" description="TAMPALRM_TYPE" />
      <BitField start="31" size="1" name="OUT2EN" description="OUT2EN" />
    </Register>
    <Register start="+0x24" size="0" name="WPR" access="WriteOnly" description="write protection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="KEY" description="Write protection key" />
    </Register>
    <Register start="+0x28" size="0" name="CALR" access="Read/Write" description="calibration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CALM" description="Calibration minus" />
      <BitField start="13" size="1" name="CALW16" description="Use a 16-second calibration cycle period" />
      <BitField start="14" size="1" name="CALW8" description="Use an 8-second calibration cycle period" />
      <BitField start="15" size="1" name="CALP" description="Increase frequency of RTC by 488.5 ppm" />
    </Register>
    <Register start="+0x2C" size="0" name="SHIFTR" access="WriteOnly" description="shift control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SUBFS" description="Subtract a fraction of a second" />
      <BitField start="31" size="1" name="ADD1S" description="Add one second" />
    </Register>
    <Register start="+0x30" size="0" name="TSTR" access="ReadOnly" description="time stamp time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x34" size="0" name="TSDR" access="ReadOnly" description="time stamp date register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
    </Register>
    <Register start="+0x38" size="0" name="TSSSR" access="ReadOnly" description="timestamp sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value" />
    </Register>
    <Register start="+0x40" size="0" name="ALRMAR" access="Read/Write" description="alarm A register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm A seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm A minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm A hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm A date mask" />
    </Register>
    <Register start="+0x44" size="0" name="ALRMASSR" access="Read/Write" description="alarm A sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value" />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit" />
    </Register>
    <Register start="+0x48" size="0" name="ALRMBR" access="Read/Write" description="alarm B register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm B seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm B minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm B hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm B date mask" />
    </Register>
    <Register start="+0x4C" size="0" name="ALRMBSSR" access="Read/Write" description="alarm B sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value" />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit" />
    </Register>
    <Register start="+0x50" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAF" description="ALRAF" />
      <BitField start="1" size="1" name="ALRBF" description="ALRBF" />
      <BitField start="2" size="1" name="WUTF" description="WUTF" />
      <BitField start="3" size="1" name="TSF" description="TSF" />
      <BitField start="4" size="1" name="TSOVF" description="TSOVF" />
      <BitField start="5" size="1" name="ITSF" description="ITSF" />
    </Register>
    <Register start="+0x54" size="0" name="MISR" access="ReadOnly" description="masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAMF" description="ALRAMF" />
      <BitField start="1" size="1" name="ALRBMF" description="ALRBMF" />
      <BitField start="2" size="1" name="WUTMF" description="WUTMF" />
      <BitField start="3" size="1" name="TSMF" description="TSMF" />
      <BitField start="4" size="1" name="TSOVMF" description="TSOVMF" />
      <BitField start="5" size="1" name="ITSMF" description="ITSMF" />
    </Register>
    <Register start="+0x5C" size="0" name="SCR" access="Read/Write" description="status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CALRAF" description="CALRAF" />
      <BitField start="1" size="1" name="CALRBF" description="CALRBF" />
      <BitField start="2" size="1" name="CWUTF" description="CWUTF" />
      <BitField start="3" size="1" name="CTSF" description="CTSF" />
      <BitField start="4" size="1" name="CTSOVF" description="CTSOVF" />
      <BitField start="5" size="1" name="CITSF" description="CITSF" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM14" start="0x40002000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Low Capture/Compare 1 value" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TISEL" description="TI1[0] to TI1[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM2" start="0x40000000" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="Low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value (TIM2 only)" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value (TIM2 only)" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value (TIM2 only)" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value (TIM2 only)" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="TIM option register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOCREF_CLR" description="IOCREF_CLR" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="External trigger source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1SEL" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2SEL" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM3" start="0x40000400" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="Low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value (TIM2 only)" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value (TIM2 only)" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value (TIM2 only)" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value (TIM2 only)" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="TIM option register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOCREF_CLR" description="IOCREF_CLR" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="External trigger source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1SEL" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2SEL" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREFBUF" start="0x40010030" description="System configuration controller">
    <Register start="+0x0" size="0" name="CSR" access="Read/Write" description="VREFBUF control and status register" reset_value="0x00000002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENVR" description="Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode." />
      <BitField start="1" size="1" name="HIZ" description="High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to Table196: VREF buffer modes for the mode descriptions depending on ENVR bit configuration." />
      <BitField start="3" size="1" name="VRR" description="Voltage reference buffer ready" />
      <BitField start="4" size="3" name="VRS" description="Voltage reference scale These bits select the value generated by the voltage reference buffer. Other: Reserved" />
    </Register>
    <Register start="+0x4" size="0" name="CCR" access="Read/Write" description="VREFBUF calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TRIM" description="Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows to tune the internal reference buffer voltage." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DBG" start="0x40015800" description="MCU debug component">
    <Register start="+0x0" size="0" name="IDCODE" access="ReadOnly" description="DBGMCU_IDCODE" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DEV_ID" description="Device identifier" />
      <BitField start="16" size="16" name="REV_ID" description="Revision identifie" />
    </Register>
    <Register start="+0x4" size="0" name="CR" access="Read/Write" description="Debug MCU configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DBG_STOP" description="Debug Stop mode" />
      <BitField start="2" size="1" name="DBG_STANDBY" description="Debug Standby mode" />
    </Register>
    <Register start="+0x8" size="0" name="APB_FZ1" access="Read/Write" description="Debug MCU APB1 freeze register1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM2_STOP" description="TIM2 counter stopped when core is halted" />
      <BitField start="1" size="1" name="DBG_TIM3_STOP" description="TIM3 counter stopped when core is halted" />
      <BitField start="10" size="1" name="DBG_RTC_STOP" description="RTC counter stopped when core is halted" />
      <BitField start="11" size="1" name="DBG_WWDG_STOP" description="Window watchdog counter stopped when core is halted" />
      <BitField start="12" size="1" name="DBG_IWDG_STOP" description="Independent watchdog counter stopped when core is halted" />
      <BitField start="21" size="1" name="DBG_I2C1_STOP" description="I2C1 SMBUS timeout counter stopped when core is halted" />
      <BitField start="30" size="1" name="DBG_LPTIM2_STOP" description="LPTIM2 counter stopped when core is halted" />
      <BitField start="31" size="1" name="DBG_LPTIM1_STOP" description="LPTIM1 counter stopped when core is halted" />
    </Register>
    <Register start="+0xC" size="0" name="APB_FZ2" access="Read/Write" description="Debug MCU APB1 freeze register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="DBG_TIM1_STOP" description="TIM1 counter stopped when core is halted" />
      <BitField start="15" size="1" name="DBG_TIM14_STOP" description="DBG_TIM14_STOP" />
      <BitField start="17" size="1" name="DBG_TIM16_STOP" description="DBG_TIM16_STOP" />
      <BitField start="18" size="1" name="DBG_TIM17_STOP" description="DBG_TIM17_STOP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG_ITLINE" start="0x40010080" description="System configuration controller">
    <Register start="+0x80" size="0" name="ITLINE0" access="ReadOnly" description="interrupt line 0 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WWDG" description="Window watchdog interrupt pending flag" />
    </Register>
    <Register start="+0x84" size="0" name="ITLINE1" access="ReadOnly" description="interrupt line 1 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVDOUT" description="PVD supply monitoring interrupt request pending (EXTI line 16)." />
    </Register>
    <Register start="+0x88" size="0" name="ITLINE2" access="ReadOnly" description="interrupt line 2 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP" description="TAMP" />
      <BitField start="1" size="1" name="RTC" description="RTC" />
    </Register>
    <Register start="+0x8C" size="0" name="ITLINE3" access="ReadOnly" description="interrupt line 3 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASH_ITF" description="FLASH_ITF" />
      <BitField start="1" size="1" name="FLASH_ECC" description="FLASH_ECC" />
    </Register>
    <Register start="+0x90" size="0" name="ITLINE4" access="ReadOnly" description="interrupt line 4 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RCC" description="RCC" />
    </Register>
    <Register start="+0x94" size="0" name="ITLINE5" access="ReadOnly" description="interrupt line 5 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI0" description="EXTI0" />
      <BitField start="1" size="1" name="EXTI1" description="EXTI1" />
    </Register>
    <Register start="+0x98" size="0" name="ITLINE6" access="ReadOnly" description="interrupt line 6 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI2" description="EXTI2" />
      <BitField start="1" size="1" name="EXTI3" description="EXTI3" />
    </Register>
    <Register start="+0x9C" size="0" name="ITLINE7" access="ReadOnly" description="interrupt line 7 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI4" description="EXTI4" />
      <BitField start="1" size="1" name="EXTI5" description="EXTI5" />
      <BitField start="2" size="1" name="EXTI6" description="EXTI6" />
      <BitField start="3" size="1" name="EXTI7" description="EXTI7" />
      <BitField start="4" size="1" name="EXTI8" description="EXTI8" />
      <BitField start="5" size="1" name="EXTI9" description="EXTI9" />
      <BitField start="6" size="1" name="EXTI10" description="EXTI10" />
      <BitField start="7" size="1" name="EXTI11" description="EXTI11" />
      <BitField start="8" size="1" name="EXTI12" description="EXTI12" />
      <BitField start="9" size="1" name="EXTI13" description="EXTI13" />
      <BitField start="10" size="1" name="EXTI14" description="EXTI14" />
      <BitField start="11" size="1" name="EXTI15" description="EXTI15" />
    </Register>
    <Register start="+0xA4" size="0" name="ITLINE9" access="ReadOnly" description="interrupt line 9 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH1" description="DMA1_CH1" />
    </Register>
    <Register start="+0xA8" size="0" name="ITLINE10" access="ReadOnly" description="interrupt line 10 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH2" description="DMA1_CH1" />
      <BitField start="1" size="1" name="DMA1_CH3" description="DMA1_CH3" />
    </Register>
    <Register start="+0xAC" size="0" name="ITLINE11" access="ReadOnly" description="interrupt line 11 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAMUX" description="DMAMUX" />
      <BitField start="1" size="1" name="DMA1_CH4" description="DMA1_CH4" />
      <BitField start="2" size="1" name="DMA1_CH5" description="DMA1_CH5" />
    </Register>
    <Register start="+0xB0" size="0" name="ITLINE12" access="ReadOnly" description="interrupt line 12 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC" description="ADC" />
    </Register>
    <Register start="+0xB4" size="0" name="ITLINE13" access="ReadOnly" description="interrupt line 13 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CCU" description="TIM1_CCU" />
      <BitField start="1" size="1" name="TIM1_TRG" description="TIM1_TRG" />
      <BitField start="2" size="1" name="TIM1_UPD" description="TIM1_UPD" />
      <BitField start="3" size="1" name="TIM1_BRK" description="TIM1_BRK" />
    </Register>
    <Register start="+0xB8" size="0" name="ITLINE14" access="ReadOnly" description="interrupt line 14 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CC" description="TIM1_CC" />
    </Register>
    <Register start="+0xBC" size="0" name="ITLINE15" access="ReadOnly" description="interrupt line 15 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2" description="TIM2" />
    </Register>
    <Register start="+0xC0" size="0" name="ITLINE16" access="ReadOnly" description="interrupt line 16 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM3" description="TIM3" />
    </Register>
    <Register start="+0xC4" size="0" name="ITLINE17" access="ReadOnly" description="interrupt line 17 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="LPTIM1" description="LPTIM1" />
    </Register>
    <Register start="+0xC8" size="0" name="ITLINE18" access="ReadOnly" description="interrupt line 18 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="LPTIM2" description="LPTIM2" />
    </Register>
    <Register start="+0xCC" size="0" name="ITLINE19" access="ReadOnly" description="interrupt line 19 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM14" description="TIM14" />
    </Register>
    <Register start="+0xD4" size="0" name="ITLINE21" access="ReadOnly" description="interrupt line 21 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM16" description="TIM16" />
    </Register>
    <Register start="+0xD8" size="0" name="ITLINE22" access="ReadOnly" description="interrupt line 22 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM17" description="TIM17" />
    </Register>
    <Register start="+0xDC" size="0" name="ITLINE23" access="ReadOnly" description="interrupt line 23 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1" description="I2C1" />
    </Register>
    <Register start="+0xE0" size="0" name="ITLINE24" access="ReadOnly" description="interrupt line 24 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C2" description="I2C2" />
    </Register>
    <Register start="+0xE4" size="0" name="ITLINE25" access="ReadOnly" description="interrupt line 25 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI1" description="SPI1" />
    </Register>
    <Register start="+0xE8" size="0" name="ITLINE26" access="ReadOnly" description="interrupt line 26 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI2" description="SPI2" />
    </Register>
    <Register start="+0xEC" size="0" name="ITLINE27" access="ReadOnly" description="interrupt line 27 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART1" description="USART1" />
    </Register>
    <Register start="+0xF0" size="0" name="ITLINE28" access="ReadOnly" description="interrupt line 28 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART2" description="USART2" />
    </Register>
    <Register start="+0xF4" size="0" name="ITLINE29" access="ReadOnly" description="interrupt line 29 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="USART5" description="USART5" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD" start="1" size="1" />
      <BitField name="RTC_TAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC_COMP" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="USART3_USART4_LPUART1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="AES_RNG" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD" start="1" size="1" />
      <BitField name="RTC_TAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC_COMP" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="USART3_USART4_LPUART1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="AES_RNG" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD" start="1" size="1" />
      <BitField name="RTC_TAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC_COMP" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="USART3_USART4_LPUART1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="AES_RNG" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD" start="1" size="1" />
      <BitField name="RTC_TAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC_COMP" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="USART3_USART4_LPUART1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="AES_RNG" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="PVD" start="1" size="1" />
      <BitField name="RTC_TAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC_COMP" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="USART3_USART4_LPUART1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="AES_RNG" start="31" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="WWDG" start="6" size="2" />
      <BitField name="PVD" start="14" size="2" />
      <BitField name="RTC_TAMP" start="22" size="2" />
      <BitField name="FLASH" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="RCC" start="6" size="2" />
      <BitField name="EXTI0_1" start="14" size="2" />
      <BitField name="EXTI2_3" start="22" size="2" />
      <BitField name="EXTI4_15" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA1_Channel1" start="14" size="2" />
      <BitField name="DMA1_Channel2_3" start="22" size="2" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="ADC_COMP" start="6" size="2" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="14" size="2" />
      <BitField name="TIM1_CC" start="22" size="2" />
      <BitField name="TIM2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="TIM3" start="6" size="2" />
      <BitField name="TIM14" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="TIM16" start="14" size="2" />
      <BitField name="TIM17" start="22" size="2" />
      <BitField name="I2C1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="I2C2" start="6" size="2" />
      <BitField name="SPI1" start="14" size="2" />
      <BitField name="SPI2" start="22" size="2" />
      <BitField name="USART1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="USART2" start="6" size="2" />
      <BitField name="USART3_USART4_LPUART1" start="14" size="2" />
      <BitField name="CEC" start="22" size="2" />
      <BitField name="AES_RNG" start="30" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xe000ed90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xe000ed90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xe000ed94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xe000ed98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xe000ed9c" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xe000eda0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
