{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670220697235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670220697235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  5 09:11:37 2022 " "Processing started: Mon Dec  5 09:11:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670220697235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220697235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_classroom -c FSM_traffic_light_classroom " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_classroom -c FSM_traffic_light_classroom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220697235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670220697477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670220697478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "src/traffic_light_top.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670220705234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220705234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "src/traffic_light.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670220705235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220705235 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(10) " "Verilog HDL information at timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/timer.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670220705236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "src/timer.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670220705236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220705236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_top " "Elaborating entity \"traffic_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670220705277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_light_top.v(16) " "Verilog HDL assignment warning at traffic_light_top.v(16): truncated value with size 32 to match size of target (1)" {  } { { "src/traffic_light_top.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light_top.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670220705278 "|traffic_light_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_light_top.v(18) " "Verilog HDL assignment warning at traffic_light_top.v(18): truncated value with size 32 to match size of target (1)" {  } { { "src/traffic_light_top.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light_top.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670220705278 "|traffic_light_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_light_top.v(20) " "Verilog HDL assignment warning at traffic_light_top.v(20): truncated value with size 32 to match size of target (1)" {  } { { "src/traffic_light_top.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light_top.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670220705278 "|traffic_light_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light traffic_light:DUT1 " "Elaborating entity \"traffic_light\" for hierarchy \"traffic_light:DUT1\"" {  } { { "src/traffic_light_top.v" "DUT1" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670220705283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txstate traffic_light.v(10) " "Verilog HDL or VHDL warning at traffic_light.v(10): object \"txstate\" assigned a value but never read" {  } { { "src/traffic_light.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670220705283 "|traffic_light_top|traffic_light:DUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 traffic_light.v(37) " "Verilog HDL assignment warning at traffic_light.v(37): truncated value with size 32 to match size of target (6)" {  } { { "src/traffic_light.v" "" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670220705284 "|traffic_light_top|traffic_light:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer traffic_light:DUT1\|timer:one_second " "Elaborating entity \"timer\" for hierarchy \"traffic_light:DUT1\|timer:one_second\"" {  } { { "src/traffic_light.v" "one_second" { Text "/home/abarinov/MyProject/DigitalDesign/labFSM/FSM_traffic_light/FSM_traffic_light_classroom/src/traffic_light.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670220705289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670220705780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670220706143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670220706220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670220706220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670220706252 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670220706252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670220706252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670220706252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670220706257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  5 09:11:46 2022 " "Processing ended: Mon Dec  5 09:11:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670220706257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670220706257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670220706257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670220706257 ""}
