<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1436">Control bus</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Control bus</h1>
<hr/>

<p>In <a href="computer_architecture" title="wikilink">computer architecture</a>, A <strong>control bus</strong> is (part of) a <a href="computer_bus" title="wikilink">computer bus</a>, used by <a href="central_processing_unit" title="wikilink">CPUs</a> for communicating with other devices within the computer. While the <a href="address_bus" title="wikilink">address bus</a> carries the information on which device the CPU is communicating with and the <a href="Bus_(computing)" title="wikilink">data bus</a> carries the actual data being processed, the control bus carries commands from the CPU and returns status signals from the devices. For example if the data is being read or written to the device the appropriate line (read or write) will be active (<a href="logic_zero" title="wikilink">logic zero</a>).</p>
<h2 id="lines">Lines</h2>

<p>The number and type of lines in a control bus varies but there are basic lines common to all microprocessors, such as:</p>
<ul>
<li><strong>Read</strong> (

<math display="inline" id="Control_bus:0">
 <semantics>
  <mover accent="true">
   <mi>R</mi>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <ci>R</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{R}
  </annotation>
 </semantics>
</math>

). A single line that when active (logic zero) indicates the device is being read by the CPU.</li>
<li><strong>Write</strong> (

<math display="inline" id="Control_bus:1">
 <semantics>
  <mover accent="true">
   <mi>W</mi>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <ci>W</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{W}
  </annotation>
 </semantics>
</math>

). A single line that when active (logic zero) indicates the device is being written by the CPU.</li>
<li><strong>Byte enable</strong> (

<math display="inline" id="Control_bus:2">
 <semantics>
  <mover accent="true">
   <mi>E</mi>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <ci>E</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{E}
  </annotation>
 </semantics>
</math>

). A group of lines that indicate the size of the data (8, 16, 32, 64 bytes).</li>
</ul>

<p>Additional lines are microprocessor-dependent, such as:</p>
<ul>
<li><strong>Transfer <a href="Acknowledgement_(data_networks)" title="wikilink">ACK</a></strong> ("acknowledgement"). Delivers information that the data was acknowledged (read) by the device.</li>
<li><strong>Bus request</strong>. Indicates a device is requesting the use of the (data) bus.</li>
<li><strong>Bus grant</strong>. Indicates the CPU has granted access to the bus.</li>
<li><strong><a class="uri" href="Interrupt" title="wikilink">Interrupt</a> request</strong>. A device with lower <a href="Scheduling_(computing)" title="wikilink">priority</a> is requesting access to the CPU.</li>
<li><strong>Clock signals</strong>. The signal on this line is used to synchronize data between the CPU and a device.</li>
<li><strong><a href="Reset_(computing)" title="wikilink">Reset</a></strong>. If this line is active, the CPU will perform a <a href="hard_reboot" title="wikilink">hard reboot</a>.</li>
</ul>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Address_bus" title="wikilink">Address bus</a></li>
<li><a href="Cache_bus" title="wikilink">Cache bus</a></li>
<li><a href="Bus_(computing)" title="wikilink">Data bus</a></li>
<li><a href="Bus_mastering" title="wikilink">Bus mastering</a></li>
</ul>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://www.webopedia.com/TERM/C/control_bus.html">Definition</a> by <a class="uri" href="Webopedia" title="wikilink">Webopedia</a>.</li>
<li><a href="http://webster.cs.ucr.edu/AoA/Windows/HTML/SystemOrganization.html">Computer system organization</a> at the <a href="University_of_California,_Riverside" title="wikilink">University of California, Riverside</a>.</li>
<li><a href="http://www.calstatela.edu/faculty/sxing/courses/w2012/cis410/lect/cis410_W12_lect6_4p.pdf">"Hardware and Software Architecture"</a>, a <a class="uri" href="PowerPoint" title="wikilink">PowerPoint</a> presentation at <a href="California_State_University,_Los_Angeles" title="wikilink">California State University, Los Angeles</a>.</li>
</ul>

<p>"</p>

<p><a href="Category:Computer_buses" title="wikilink">Category:Computer buses</a></p>
</body>
</html>
