{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "FPGA_OUT_A1",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A2",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A3",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A4",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A5",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A6",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A7",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A16",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A17",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A18",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A19",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_CPU_CLK",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sINTA",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sM1",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sWO-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sMEMR",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sINP",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sOUT",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_sHLTA",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_pDBIN",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_pWR-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_MWRT",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PHI",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_pSYNC",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_pSTVAL-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_RAM_WR-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_RAM_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO0",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO1",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO2",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO3",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO4",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO5",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO6",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO7",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A0",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A8",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A9",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A11",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A10",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A12",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A13",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A14",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_A15",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_STATUS_DISABLE",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_pHLDA",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_CTL_DISABLE",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_CTL_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_STATUS_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_ADD_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DO_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_DI_OE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_RAM_A16",
					"strict" : false
				},
				{
					"name" : "USB_TX",
					"strict" : false
				},
				{
					"name" : "F_BAR0",
					"strict" : false
				},
				{
					"name" : "F_BAR1",
					"strict" : false
				},
				{
					"name" : "F_BAR2",
					"strict" : false
				},
				{
					"name" : "F_BAR3",
					"strict" : false
				},
				{
					"name" : "F_BAR4",
					"strict" : false
				},
				{
					"name" : "F_BAR5",
					"strict" : false
				},
				{
					"name" : "F_BAR6",
					"strict" : false
				},
				{
					"name" : "F_BAR7",
					"strict" : false
				},
				{
					"name" : "USB_TX_BUSY_LED",
					"strict" : false
				},
				{
					"name" : "USB_RX_BUSY_LED",
					"strict" : false
				},
				{
					"name" : "5V_OUT_IDE_PORTS_RD-",
					"strict" : false
				},
				{
					"name" : "5V_OUT_IDE_PORTS_WR-",
					"strict" : false
				},
				{
					"name" : "VGA_R",
					"strict" : false
				},
				{
					"name" : "VGA_G",
					"strict" : false
				},
				{
					"name" : "VGA_B",
					"strict" : false
				},
				{
					"name" : "HSync",
					"strict" : false
				},
				{
					"name" : "VSync",
					"strict" : false
				},
				{
					"name" : "BUZZER",
					"strict" : false
				},
				{
					"name" : "F_BOARD_ACTIVE-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_0",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_1",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_2",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_3",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_4",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_5",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_6",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_7",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PRN_STROBE",
					"strict" : false
				},
				{
					"name" : "PRN_ACK_LED",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_PHANTOM",
					"strict" : false
				},
				{
					"name" : "S100_PHANTOM_LED",
					"strict" : false
				},
				{
					"name" : "RTC_CS",
					"strict" : false
				},
				{
					"name" : "RTC_SPI_SI",
					"strict" : false
				},
				{
					"name" : "RTC_SPI_CLK",
					"strict" : false
				},
				{
					"name" : "SD_CMD",
					"strict" : false
				},
				{
					"name" : "SD_CLK",
					"strict" : false
				},
				{
					"name" : "LED_4",
					"strict" : false
				},
				{
					"name" : "LED_1",
					"strict" : false
				},
				{
					"name" : "DIAG_LED",
					"strict" : false
				},
				{
					"name" : "SD_CS_B-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_SPARE1",
					"strict" : false
				},
				{
					"name" : "SD_CS_A-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_IDE_RD-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_IDE_WR-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_8255_SEL-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_HIGH_ROM_LED-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_LOW_ROM_LED-",
					"strict" : false
				},
				{
					"name" : "FPGA_OUT_HIGH_RAM_LED-",
					"strict" : false
				},
				{
					"name" : "LED_2",
					"strict" : false
				},
				{
					"name" : "LED_3",
					"strict" : false
				},
				{
					"name" : "P1",
					"strict" : false
				},
				{
					"name" : "P17",
					"strict" : false
				},
				{
					"name" : "P32",
					"strict" : false
				},
				{
					"name" : "P33",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D0",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D1",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D2",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D3",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D4",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D5",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D6",
					"strict" : false
				},
				{
					"name" : "FPGA_BI_D7",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_SDSB-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_BOARD_RESET-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_CDSB-",
					"strict" : false
				},
				{
					"name" : "SD_DO",
					"strict" : false
				},
				{
					"name" : "DIP0",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_XRDY",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_RDY",
					"strict" : false
				},
				{
					"name" : "CLK_50",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_pHOLD-",
					"strict" : false
				},
				{
					"name" : "USB_RX",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_PRN_ACK",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_INT-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_ENABLE_INTA",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI7",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI0",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI6",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI1",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_PRN_BUSY",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI2",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI4",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI5",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_DI3",
					"strict" : false
				},
				{
					"name" : "RTC_INT",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_INT_C-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_INT_D-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_INT_A-",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_INT_B-",
					"strict" : false
				},
				{
					"name" : "DIP7",
					"strict" : false
				},
				{
					"name" : "DIP1",
					"strict" : false
				},
				{
					"name" : "DIP6",
					"strict" : false
				},
				{
					"name" : "DIP5",
					"strict" : false
				},
				{
					"name" : "DIP3",
					"strict" : false
				},
				{
					"name" : "DIP2",
					"strict" : false
				},
				{
					"name" : "DIP4",
					"strict" : false
				},
				{
					"name" : "RTC_SPI_SO",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_PS2_CLK",
					"strict" : false
				},
				{
					"name" : "FPGA_IN_PS2_DATA",
					"strict" : false
				}
			]
		}
	]
}