

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:17:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  1.718 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.413 us|  1.413 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Product_fu_80  |matrixmul_Pipeline_Product  |        8|        8|  0.107 us|  0.107 us|    8|    8|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |      105|      105|        35|          -|          -|     3|        no|
        | + Col    |       33|       33|        11|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      58|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     1|       92|     131|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      49|    -|
|Register             |        -|     -|       22|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      114|     238|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Product_fu_80  |matrixmul_Pipeline_Product  |        0|   1|  92|  131|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   1|  92|  131|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_124_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln56_fu_150_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln57_fu_134_p2   |         +|   0|  0|  12|           4|           4|
    |sub_ln60_fu_112_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln54_fu_118_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln56_fu_144_p2  |      icmp|   0|  0|   8|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          16|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |i_fu_48    |   9|          2|    2|          4|
    |j_reg_68   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  49|         10|    5|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |add_ln54_reg_186                                   |  2|   0|    2|          0|
    |add_ln56_reg_199                                   |  2|   0|    2|          0|
    |ap_CS_fsm                                          |  5|   0|    5|          0|
    |grp_matrixmul_Pipeline_Product_fu_80_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_48                                            |  2|   0|    2|          0|
    |j_reg_68                                           |  2|   0|    2|          0|
    |res_addr_reg_191                                   |  4|   0|    4|          0|
    |sub_ln60_reg_177                                   |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 22|   0|   22|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Design_Optimization/lab1/matrixmul.cpp:48]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 15 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Col" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 16 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %i_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 18 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%sub_ln60 = sub i4 %tmp, i4 %zext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 20 'sub' 'sub_ln60' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln54 = icmp_eq  i2 %i_1, i2 3" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln54 = add i2 %i_1, i2 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 23 'add' 'add_ln54' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %Col.split, void %for.end31" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 24 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 25 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln56 = br void %Product" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 27 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln56, void %Product.split, i2 0, void %Col.split" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %j" [Design_Optimization/lab1/matrixmul.cpp:57]   --->   Operation 29 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln57 = add i4 %sub_ln60, i4 %zext_ln57" [Design_Optimization/lab1/matrixmul.cpp:57]   --->   Operation 30 'add' 'add_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %add_ln57" [Design_Optimization/lab1/matrixmul.cpp:57]   --->   Operation 31 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln57_1" [Design_Optimization/lab1/matrixmul.cpp:57]   --->   Operation 32 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j, i2 3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 33 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 34 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %j, i2 1" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 35 'add' 'add_ln56' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %Product.split, void %for.inc29" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 36 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.37ns)   --->   "%call_ln60 = call void @matrixmul_Pipeline_Product, i4 %sub_ln60, i8 %a, i2 %j, i8 %b, i16 %p_loc" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 37 'call' 'call_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 %add_ln54, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 38 'store' 'store_ln54' <Predicate = (icmp_ln56)> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Col" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 39 'br' 'br_ln54' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln60 = call void @matrixmul_Pipeline_Product, i4 %sub_ln60, i8 %a, i2 %j, i8 %b, i16 %p_loc" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 40 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 41 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc_load = load i16 %p_loc"   --->   Operation 42 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %p_loc_load, i4 %res_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 43 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Product" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 44 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 011111]
p_loc              (alloca           ) [ 001111]
spectopmodule_ln48 (spectopmodule    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
store_ln54         (store            ) [ 000000]
br_ln54            (br               ) [ 000000]
i_1                (load             ) [ 000000]
zext_ln60          (zext             ) [ 000000]
tmp                (bitconcatenate   ) [ 000000]
sub_ln60           (sub              ) [ 000111]
icmp_ln54          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
add_ln54           (add              ) [ 000111]
br_ln54            (br               ) [ 000000]
specloopname_ln54  (specloopname     ) [ 000000]
br_ln56            (br               ) [ 001111]
ret_ln65           (ret              ) [ 000000]
j                  (phi              ) [ 000110]
zext_ln57          (zext             ) [ 000000]
add_ln57           (add              ) [ 000000]
zext_ln57_1        (zext             ) [ 000000]
res_addr           (getelementptr    ) [ 000011]
icmp_ln56          (icmp             ) [ 001111]
empty_9            (speclooptripcount) [ 000000]
add_ln56           (add              ) [ 001111]
br_ln56            (br               ) [ 000000]
store_ln54         (store            ) [ 000000]
br_ln54            (br               ) [ 000000]
call_ln60          (call             ) [ 000000]
specloopname_ln56  (specloopname     ) [ 000000]
p_loc_load         (load             ) [ 000000]
store_ln60         (store            ) [ 000000]
br_ln56            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Product"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="res_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln60_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="2"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/5 "/>
</bind>
</comp>

<comp id="68" class="1005" name="j_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="1"/>
<pin id="70" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_matrixmul_Pipeline_Product_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="1"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="2" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="0" index="5" bw="16" slack="2"/>
<pin id="87" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln54_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_1_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="1"/>
<pin id="99" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln60_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sub_ln60_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln54_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln54_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln57_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln57_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln57_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln56_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln56_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln54_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="1"/>
<pin id="158" dir="0" index="1" bw="2" slack="2"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_loc_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="4"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_loc_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="2"/>
<pin id="173" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="177" class="1005" name="sub_ln60_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln60 "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln54_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="191" class="1005" name="res_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="2"/>
<pin id="193" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln56_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="42" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="72" pin="4"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="100" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="97" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="97" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="72" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="148"><net_src comp="72" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="72" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="167"><net_src comp="48" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="174"><net_src comp="52" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="112" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="194"><net_src comp="56" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="202"><net_src comp="150" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {3 4 }
	Port: matrixmul : b | {3 4 }
  - Chain level:
	State 1
		store_ln54 : 1
	State 2
		zext_ln60 : 1
		tmp : 1
		sub_ln60 : 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
	State 3
		zext_ln57 : 1
		add_ln57 : 2
		zext_ln57_1 : 3
		res_addr : 4
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		call_ln60 : 1
	State 4
	State 5
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_matrixmul_Pipeline_Product_fu_80 |    1    | 1.58086 |    75   |    84   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln54_fu_124           |    0    |    0    |    0    |    9    |
|    add   |            add_ln57_fu_134           |    0    |    0    |    0    |    12   |
|          |            add_ln56_fu_150           |    0    |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln54_fu_118           |    0    |    0    |    0    |    8    |
|          |           icmp_ln56_fu_144           |    0    |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    sub   |            sub_ln60_fu_112           |    0    |    0    |    0    |    12   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln60_fu_100           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln57_fu_130           |    0    |    0    |    0    |    0    |
|          |          zext_ln57_1_fu_139          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_fu_104              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    1    | 1.58086 |    75   |   142   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln54_reg_186|    2   |
|add_ln56_reg_199|    2   |
|    i_reg_164   |    2   |
|    j_reg_68    |    2   |
|  p_loc_reg_171 |   16   |
|res_addr_reg_191|    4   |
|sub_ln60_reg_177|    4   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| j_reg_68 |  p0  |   2  |   2  |    4   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |    4   ||  0.387  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   75   |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   107  |   151  |
+-----------+--------+--------+--------+--------+
