// Seed: 3040828239
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0
);
  localparam id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2;
  parameter id_1 = -1;
  logic id_2;
  ;
  always @(posedge -1'h0 or negedge id_2) begin : LABEL_0
    id_2 = 1;
  end
endmodule
module module_3 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output tri  id_3,
    input  wor  id_4,
    output tri1 id_5,
    input  tri0 id_6
);
  id_8(
      1'b0, 1, id_6, 1
  );
  module_2 modCall_1 ();
endmodule
