Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'cpu_isle' contains 14 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
iarc600/idmp/idebug_access/dmp_lpending_r_reg/synch_preset
iarc600/iquarc/icontrol/ipcounter/i_pc_is_linear_r_reg/synch_clear
iibus/iiarb/cmd_arb_hold_r_reg[0]/next_state
iibus/iiarb/cmd_arb_hold_r_reg[1]/next_state
iibus/iiarb/cmd_arb_hold_r_reg[2]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[0]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[1]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[2]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[3]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[4]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[5]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[6]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[7]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[8]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[9]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[10]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[11]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[12]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[13]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[14]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[15]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[16]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[17]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[18]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[19]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[20]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[21]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[22]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[23]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[24]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[25]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[26]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[27]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[28]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[29]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[30]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[31]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/debug_rerror_r_reg/next_state
ijtag_port/u_hif2bt/debug_rerror_r_reg/synch_enable
ijtag_port/u_hif2bt/do_command_r_reg/next_state
ijtag_port/u_hif2bt/fail_reg/next_state
ijtag_port/u_hif2bt/fail_reg/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_pc_sel_r_reg/next_state
ijtag_port/u_hif2bt/i_rspval_r_reg/next_state
ijtag_port/u_hif2bt/i_rspval_r_reg/synch_enable
ijtag_port/u_hif2bt/increment_address_r_reg/next_state
ijtag_port/u_hif2bt/ready_reg/next_state
ijtag_port/u_hif2bt/ready_reg/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[0]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[1]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[2]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[3]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[3]/synch_enable
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[2]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[3]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[4]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[2]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[3]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[4]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_r1_r_reg[0]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_r1_r_reg[1]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_synchro_r_reg[0]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_synchro_r_reg[1]/next_state
ijtag_port/u_sys_clk_sync/i_rq_r1_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rq_r2_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rq_synchro_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rst_mask_r2_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rst_mask_r3_r_reg/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
