{
  "asm": [
    {
      "name": "VirMemWr",
      "addr": "0x0",
      "data": "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000"
    },
    {
      "name": "VirMemWr",
      "addr": "0x40",
      "data": "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000100"
    },
    {
      "name": "VirMemWr",
      "addr": "0x80",
      "data": "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000200"
    },
    {
      "name": "VirMemWr",
      "addr": "0xc0",
      "data": "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000300"
    },
    {
      "name": "VirMemWr",
      "addr": "0x100",
      "data": "0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000a000400"
    },
    {
      "name": "VirMemWr",
      "addr": "0x140",
      "data": "0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000b000500"
    },
    {
      "name": "SDP_S_POINTER",
      "NVDLA_SDP_S_PRODUCER": 0
    },
    {
      "name": "SDP_D_DATA_CUBE_WIDTH",
      "NVDLA_SDP_D_DATA_CUBE_WIDTH": 2
    },
    {
      "name": "SDP_D_DATA_CUBE_HEIGHT",
      "NVDLA_SDP_D_DATA_CUBE_HEIGHT": 3
    },
    {
      "name": "SDP_D_DATA_CUBE_CHANNEL",
      "NVDLA_SDP_D_DATA_CUBE_CHANNEL": 2
    },
    {
      "name": "SDP_S_LUT_INFO",
      "NVDLA_SDP_S_LUT_LE_INDEX_OFFSET": 0,
      "NVDLA_SDP_S_LUT_LE_INDEX_SELECT": 0,
      "NVDLA_SDP_S_LUT_LO_INDEX_SELECT": 0
    },
    {
      "name": "SDP_D_DP_BS_CFG",
      "NVDLA_SDP_D_BS_BYPASS": 0,
      "NVDLA_SDP_D_BS_ALU_BYPASS": 1,
      "NVDLA_SDP_D_BS_ALU_ALGO": 0,
      "NVDLA_SDP_D_BS_MUL_BYPASS": 1,
      "NVDLA_SDP_D_BS_MUL_PRELU": 0,
      "NVDLA_SDP_D_BS_RELU_BYPASS": 0
    },
    {
      "name": "SDP_D_DP_BN_CFG",
      "NVDLA_SDP_D_BN_BYPASS": 1,
      "NVDLA_SDP_D_BN_ALU_BYPASS": 0,
      "NVDLA_SDP_D_BN_ALU_ALGO": 0,
      "NVDLA_SDP_D_BN_MUL_BYPASS": 0,
      "NVDLA_SDP_D_BN_MUL_PRELU": 0,
      "NVDLA_SDP_D_BN_RELU_BYPASS": 0
    },
    {
      "name": "SDP_D_DP_EW_CFG",
      "NVDLA_SDP_D_EW_BYPASS": 1,
      "NVDLA_SDP_D_EW_ALU_BYPASS": 0,
      "NVDLA_SDP_D_EW_ALU_ALGO": 0,
      "NVDLA_SDP_D_EW_MUL_BYPASS": 0,
      "NVDLA_SDP_D_EW_MUL_PRELU": 0,
      "NVDLA_SDP_D_EW_LUT_BYPASS": 1
    },
    {
      "name": "SDP_D_FEATURE_MODE_CFG",
      "NVDLA_SDP_D_FLYING_MODE": 0,
      "NVDLA_SDP_D_OUTPUT_DST": 0,
      "NVDLA_SDP_D_WINOGRAD": 0,
      "NVDLA_SDP_D_NAN_TO_ZERO": 0,
      "NVDLA_SDP_D_BATCH_NUMBER": 0
    },
    {
      "name": "SDP_D_OP_ENABLE",
      "NVDLA_SDP_D_OP_ENABLE": 1
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "ReLU_Compute"
    },
    {
      "name": "VirMemRd",
      "addr": "0x0"
    },
    {
      "name": "VirMemRd",
      "addr": "0x8"
    },
    {
      "name": "VirMemRd",
      "addr": "0x10"
    },
    {
      "name": "DONE"
    }
  ]
}