// Seed: 3309747723
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  always begin : LABEL_0
    id_3 <= id_1 & id_3;
  end
  wire id_4;
  assign module_1.type_4 = 0;
endmodule
program module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    output tri0 void id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri id_11,
    output supply1 id_12,
    output tri id_13,
    input wor id_14,
    input supply1 id_15,
    input wand id_16
);
  assign id_9 = 1;
  wire id_18;
  assign id_11 = 1'd0;
  module_0 modCall_1 (
      id_15,
      id_16
  );
  wire id_19;
endmodule
