{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621101607273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621101607274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 12:00:07 2021 " "Processing started: Sat May 15 12:00:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621101607274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1621101607274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP-vectorial -c ASIP-vectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1621101607274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1621101608654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Muxes/Mux8.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Muxes/Mux2.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Muxes/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decode_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decode_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_module " "Found entity 1: decode_module" {  } { { "modules/decode_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/vectorialregisterfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/vectorialregisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialRegisterFile " "Found entity 1: VectorialRegisterFile" {  } { { "Memories/VectorialRegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/VectorialRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memories/RegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "Memories/MemoryController.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/MemoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/imagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/imagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "Memories/ImageROM.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/ImageROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinewb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineWB " "Found entity 1: PipelineWB" {  } { { "Pipeline/PipelineWB.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineFetch " "Found entity 1: PipelineFetch" {  } { { "Pipeline/PipelineFetch.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineFetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelineex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineEx " "Found entity 1: PipelineEx" {  } { { "Pipeline/PipelineEx.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineEx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinedecode.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CtrlUnit/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "CtrlUnit/ExtendDeco.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/instdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/instdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstDeco " "Found entity 1: InstDeco" {  } { { "CtrlUnit/InstDeco.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/InstDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fordwardunit/forwardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fordwardunit/forwardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "FordwardUnit/ForwardUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FordwardUnit/ForwardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUScalar " "Found entity 1: ALUScalar" {  } { { "ALU/Scalar/ALUScalar.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "ALU/Scalar/Flag/ZeroFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/ZeroFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/overflowflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/overflowflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OverflowFlag " "Found entity 1: OverflowFlag" {  } { { "ALU/Scalar/Flag/OverflowFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/OverflowFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/negativeflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/negativeflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NegativeFlag " "Found entity 1: NegativeFlag" {  } { { "ALU/Scalar/Flag/NegativeFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/NegativeFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/flag/carryflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/flag/carryflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarryFlag " "Found entity 1: CarryFlag" {  } { { "ALU/Scalar/Flag/CarryFlag.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Flag/CarryFlag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/aluvectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/aluvectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUVectorial " "Found entity 1: ALUVectorial" {  } { { "ALU/Vectorial/ALUVectorial.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/subtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/subtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtraction " "Found entity 1: Subtraction" {  } { { "ALU/Scalar/Operations/Subtraction.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Subtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "ALU/Scalar/Operations/Multiplication.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Multiplication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/addition.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/addition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Addition " "Found entity 1: Addition" {  } { { "ALU/Scalar/Operations/Addition.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Addition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialaddition.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialaddition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialAddition " "Found entity 1: VectorialAddition" {  } { { "ALU/Vectorial/Operations/VectorialAddition.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialAddition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialsubtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialsubtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialSubtraction " "Found entity 1: VectorialSubtraction" {  } { { "ALU/Vectorial/Operations/VectorialSubtraction.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialSubtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialmultiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialmultiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialMultiplication " "Found entity 1: VectorialMultiplication" {  } { { "ALU/Vectorial/Operations/VectorialMultiplication.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialMultiplication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender/Extender.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Extender/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/selectregisterfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/selectregisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectRegisterFile " "Found entity 1: SelectRegisterFile" {  } { { "CtrlUnit/SelectRegisterFile.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/SelectRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/vectorial/operations/vectorialdivision.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/vectorial/operations/vectorialdivision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorialDivision " "Found entity 1: VectorialDivision" {  } { { "ALU/Vectorial/Operations/VectorialDivision.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/Operations/VectorialDivision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/scalar/operations/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/scalar/operations/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "ALU/Scalar/Operations/Division.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/Operations/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fetch_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/fetch_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_module " "Found entity 1: fetch_module" {  } { { "modules/fetch_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop/FlipFlop.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/FlipFlop/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/execute_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/execute_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_module " "Found entity 1: execute_module" {  } { { "modules/execute_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condunit/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file condunit/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondUnit " "Found entity 1: CondUnit" {  } { { "CondUnit/CondUnit.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CondUnit/CondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_module " "Found entity 1: memory_module" {  } { { "modules/memory_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/memory_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/execute_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/execute_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_module_tb " "Found entity 1: execute_module_tb" {  } { { "tests/execute_module_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/execute_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/condunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/condunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondUnit_tb " "Found entity 1: CondUnit_tb" {  } { { "tests/CondUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/CondUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/frwrdunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/frwrdunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frwrdUnit_tb " "Found entity 1: frwrdUnit_tb" {  } { { "tests/frwrdUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/frwrdUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "tests/ControlUnit_tb.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/tests/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processors.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processors " "Found entity 1: processors" {  } { { "processor/processors.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621101623931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621101623931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPI processors.sv(68) " "Verilog HDL Implicit Net warning at processors.sv(68): created implicit net for \"GPI\"" {  } { { "processor/processors.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1621101623932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processors " "Elaborating entity \"processors\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1621101624376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_module fetch_module:fetch " "Elaborating entity \"fetch_module\" for hierarchy \"fetch_module:fetch\"" {  } { { "processor/processors.sv" "fetch" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop fetch_module:fetch\|FlipFlop:PC " "Elaborating entity \"FlipFlop\" for hierarchy \"fetch_module:fetch\|FlipFlop:PC\"" {  } { { "modules/fetch_module.sv" "PC" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 fetch_module:fetch\|Mux2:PCmux " "Elaborating entity \"Mux2\" for hierarchy \"fetch_module:fetch\|Mux2:PCmux\"" {  } { { "modules/fetch_module.sv" "PCmux" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition fetch_module:fetch\|Addition:PC_1 " "Elaborating entity \"Addition\" for hierarchy \"fetch_module:fetch\|Addition:PC_1\"" {  } { { "modules/fetch_module.sv" "PC_1" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory fetch_module:fetch\|InstructionMemory:instMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"fetch_module:fetch\|InstructionMemory:instMem\"" {  } { { "modules/fetch_module.sv" "instMem" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/fetch_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624483 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 InstructionMemory.sv(7) " "Verilog HDL warning at InstructionMemory.sv(7): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1621101624493 "|processors|fetch_module:fetch|InstructionMemory:instMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(4) " "Net \"ROM.data_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1621101624504 "|processors|fetch_module:fetch|InstructionMemory:instMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(4) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1621101624505 "|processors|fetch_module:fetch|InstructionMemory:instMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(4) " "Net \"ROM.we_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memories/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Memories/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1621101624505 "|processors|fetch_module:fetch|InstructionMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineFetch PipelineFetch:pipeFetch " "Elaborating entity \"PipelineFetch\" for hierarchy \"PipelineFetch:pipeFetch\"" {  } { { "processor/processors.sv" "pipeFetch" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_module decode_module:decode " "Elaborating entity \"decode_module\" for hierarchy \"decode_module:decode\"" {  } { { "processor/processors.sv" "decode" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit decode_module:decode\|ControlUnit:ctrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"decode_module:decode\|ControlUnit:ctrlUnit\"" {  } { { "modules/decode_module.sv" "ctrlUnit" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendDeco decode_module:decode\|ControlUnit:ctrlUnit\|ExtendDeco:ExtDeco " "Elaborating entity \"ExtendDeco\" for hierarchy \"decode_module:decode\|ControlUnit:ctrlUnit\|ExtendDeco:ExtDeco\"" {  } { { "CtrlUnit/ControlUnit.sv" "ExtDeco" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ControlUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDeco decode_module:decode\|ControlUnit:ctrlUnit\|InstDeco:InstDecoO " "Elaborating entity \"InstDeco\" for hierarchy \"decode_module:decode\|ControlUnit:ctrlUnit\|InstDeco:InstDecoO\"" {  } { { "CtrlUnit/ControlUnit.sv" "InstDecoO" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CtrlUnit/ControlUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile decode_module:decode\|RegisterFile:regfile " "Elaborating entity \"RegisterFile\" for hierarchy \"decode_module:decode\|RegisterFile:regfile\"" {  } { { "modules/decode_module.sv" "regfile" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorialRegisterFile decode_module:decode\|VectorialRegisterFile:VRegFile " "Elaborating entity \"VectorialRegisterFile\" for hierarchy \"decode_module:decode\|VectorialRegisterFile:VRegFile\"" {  } { { "modules/decode_module.sv" "VRegFile" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectRegisterFile decode_module:decode\|SelectRegisterFile:selRegFile " "Elaborating entity \"SelectRegisterFile\" for hierarchy \"decode_module:decode\|SelectRegisterFile:selRegFile\"" {  } { { "modules/decode_module.sv" "selRegFile" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender decode_module:decode\|Extender:extnd " "Elaborating entity \"Extender\" for hierarchy \"decode_module:decode\|Extender:extnd\"" {  } { { "modules/decode_module.sv" "extnd" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 decode_module:decode\|Mux2:V2_R2Mux " "Elaborating entity \"Mux2\" for hierarchy \"decode_module:decode\|Mux2:V2_R2Mux\"" {  } { { "modules/decode_module.sv" "V2_R2Mux" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 decode_module:decode\|Mux2:MuxAddrR2 " "Elaborating entity \"Mux2\" for hierarchy \"decode_module:decode\|Mux2:MuxAddrR2\"" {  } { { "modules/decode_module.sv" "MuxAddrR2" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/decode_module.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineMem PipelineMem:pipeMem " "Elaborating entity \"PipelineMem\" for hierarchy \"PipelineMem:pipeMem\"" {  } { { "processor/processors.sv" "pipeMem" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExtenSel1 PipelineMem.sv(11) " "Verilog HDL Always Construct warning at PipelineMem.sv(11): inferring latch(es) for variable \"ExtenSel1\", which holds its previous value in one or more paths through the always construct" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1621101624630 "|processors|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtenSel1\[0\] PipelineMem.sv(28) " "Inferred latch for \"ExtenSel1\[0\]\" at PipelineMem.sv(28)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1621101624630 "|processors|PipelineMem:pipeMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtenSel1\[1\] PipelineMem.sv(28) " "Inferred latch for \"ExtenSel1\[1\]\" at PipelineMem.sv(28)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/Pipeline/PipelineMem.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1621101624630 "|processors|PipelineMem:pipeMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_module execute_module:execute " "Elaborating entity \"execute_module\" for hierarchy \"execute_module:execute\"" {  } { { "processor/processors.sv" "execute" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit execute_module:execute\|ForwardUnit:frwunit " "Elaborating entity \"ForwardUnit\" for hierarchy \"execute_module:execute\|ForwardUnit:frwunit\"" {  } { { "modules/execute_module.sv" "frwunit" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUScalar execute_module:execute\|ALUScalar:ALUS " "Elaborating entity \"ALUScalar\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\"" {  } { { "modules/execute_module.sv" "ALUS" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtraction execute_module:execute\|ALUScalar:ALUS\|Subtraction:Su " "Elaborating entity \"Subtraction\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|Subtraction:Su\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Su" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication execute_module:execute\|ALUScalar:ALUS\|Multiplication:Mu " "Elaborating entity \"Multiplication\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|Multiplication:Mu\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Mu" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division execute_module:execute\|ALUScalar:ALUS\|Division:Di " "Elaborating entity \"Division\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|Division:Di\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Di" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 execute_module:execute\|ALUScalar:ALUS\|Mux8:M8 " "Elaborating entity \"Mux8\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|Mux8:M8\"" {  } { { "ALU/Scalar/ALUScalar.sv" "M8" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NegativeFlag execute_module:execute\|ALUScalar:ALUS\|NegativeFlag:Ne " "Elaborating entity \"NegativeFlag\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|NegativeFlag:Ne\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Ne" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFlag execute_module:execute\|ALUScalar:ALUS\|ZeroFlag:Ze " "Elaborating entity \"ZeroFlag\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|ZeroFlag:Ze\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Ze" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OverflowFlag execute_module:execute\|ALUScalar:ALUS\|OverflowFlag:oV " "Elaborating entity \"OverflowFlag\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|OverflowFlag:oV\"" {  } { { "ALU/Scalar/ALUScalar.sv" "oV" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryFlag execute_module:execute\|ALUScalar:ALUS\|CarryFlag:Ca " "Elaborating entity \"CarryFlag\" for hierarchy \"execute_module:execute\|ALUScalar:ALUS\|CarryFlag:Ca\"" {  } { { "ALU/Scalar/ALUScalar.sv" "Ca" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Scalar/ALUScalar.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUVectorial execute_module:execute\|ALUVectorial:ALUV " "Elaborating entity \"ALUVectorial\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\"" {  } { { "modules/execute_module.sv" "ALUV" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorialAddition execute_module:execute\|ALUVectorial:ALUV\|VectorialAddition:VAd " "Elaborating entity \"VectorialAddition\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\|VectorialAddition:VAd\"" {  } { { "ALU/Vectorial/ALUVectorial.sv" "VAd" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorialSubtraction execute_module:execute\|ALUVectorial:ALUV\|VectorialSubtraction:VSu " "Elaborating entity \"VectorialSubtraction\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\|VectorialSubtraction:VSu\"" {  } { { "ALU/Vectorial/ALUVectorial.sv" "VSu" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorialMultiplication execute_module:execute\|ALUVectorial:ALUV\|VectorialMultiplication:VMu " "Elaborating entity \"VectorialMultiplication\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\|VectorialMultiplication:VMu\"" {  } { { "ALU/Vectorial/ALUVectorial.sv" "VMu" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorialDivision execute_module:execute\|ALUVectorial:ALUV\|VectorialDivision:VDi " "Elaborating entity \"VectorialDivision\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\|VectorialDivision:VDi\"" {  } { { "ALU/Vectorial/ALUVectorial.sv" "VDi" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 execute_module:execute\|ALUVectorial:ALUV\|Mux8:VM8 " "Elaborating entity \"Mux8\" for hierarchy \"execute_module:execute\|ALUVectorial:ALUV\|Mux8:VM8\"" {  } { { "ALU/Vectorial/ALUVectorial.sv" "VM8" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/ALU/Vectorial/ALUVectorial.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondUnit execute_module:execute\|CondUnit:cond_Unit " "Elaborating entity \"CondUnit\" for hierarchy \"execute_module:execute\|CondUnit:cond_Unit\"" {  } { { "modules/execute_module.sv" "cond_Unit" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/execute_module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop execute_module:execute\|CondUnit:cond_Unit\|FlipFlop:flipiflopi " "Elaborating entity \"FlipFlop\" for hierarchy \"execute_module:execute\|CondUnit:cond_Unit\|FlipFlop:flipiflopi\"" {  } { { "CondUnit/CondUnit.sv" "flipiflopi" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/CondUnit/CondUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineEx PipelineEx:pipeEx " "Elaborating entity \"PipelineEx\" for hierarchy \"PipelineEx:pipeEx\"" {  } { { "processor/processors.sv" "pipeEx" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_module memory_module:memory " "Elaborating entity \"memory_module\" for hierarchy \"memory_module:memory\"" {  } { { "processor/processors.sv" "memory" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624797 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO memory_module.sv(2) " "Output port \"GPO\" at memory_module.sv(2) has no driver" {  } { { "modules/memory_module.sv" "" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/modules/memory_module.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1621101624800 "|processors|memory_module:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineWB PipelineWB:pipewb " "Elaborating entity \"PipelineWB\" for hierarchy \"PipelineWB:pipewb\"" {  } { { "processor/processors.sv" "pipewb" { Text "C:/Users/luisd/Documents/FPGA_Projects/Proyecto2-Arqui2/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa/SystemVerilog/processor/processors.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621101624806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1621101625534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621101625643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 12:00:25 2021 " "Processing ended: Sat May 15 12:00:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621101625643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621101625643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621101625643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1621101625643 ""}
