module and_gate_tb;
reg a,b;
wire y;
and_gate dut(.a(a),.b(b),.y(y));
initial begin
#100;
a=0;b=0;
$display("a=%b,b=%b,y=%b",a,b,y);
#100;
a=0;b=1;
$display("a=%b,b=%b,y=%b",a,b,y);
#100;
a=1;b=0;
$display("a=%b,b=%b,y=%b",a,b,y);
#100;
a=1;b=1;
$display("a=%b,b=%b,y=%b",a,b,y);
end
endmodule
