
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001076                       # Number of seconds simulated
sim_ticks                                  1075836231                       # Number of ticks simulated
final_tick                               400277977659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152103                       # Simulator instruction rate (inst/s)
host_op_rate                                   196766                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  27606                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340324                       # Number of bytes of host memory used
host_seconds                                 38970.59                       # Real time elapsed on the host
sim_insts                                  5927558220                       # Number of instructions simulated
sim_ops                                    7668101591                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        18176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        66944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        36096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        64128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               273408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       134016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            134016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          523                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          117                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          501                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2136                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1047                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1047                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2855453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16894765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1546704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     62225084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3212385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13087494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3212385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13444425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3212385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13920334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3093408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19155332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3569316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33551575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1546704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     59607585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               254135334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2855453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1546704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3212385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3212385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3212385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3093408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3569316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1546704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22248739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         124569146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              124569146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         124569146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2855453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16894765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1546704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     62225084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3212385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13087494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3212385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13444425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3212385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13920334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3093408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19155332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3569316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33551575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1546704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     59607585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              378704480                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210052                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171924                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22334                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86841                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79956                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21295                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199328                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210052                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101251                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64279                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         60438                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125303                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2372972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2110744     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27849      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32217      1.36%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17693      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20271      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7694      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20683      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124068      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2372972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081417                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464866                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991739                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        78103                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259879                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2082                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41165                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34180                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          402                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463431                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2209                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41165                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995308                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16057                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        52900                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258406                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9132                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461172                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1991                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031912                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6801594                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6801594                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          389                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          222                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26641                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15759                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367712                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1984                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       470049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2372972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576371                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267402                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1797506     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230914      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124592      5.25%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86032      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75184      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38807      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9305      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6139      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4493      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2372972                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            347     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1330     44.00%     55.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1346     44.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144896     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21313      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126660      9.26%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74677      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367712                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530132                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3023                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002210                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5113402                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1658272                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370735                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3464                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27641                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2402                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41165                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11097                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1243                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457596                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140522                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75468                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345963                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118655                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21748                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193282                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187705                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74627                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521702                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1343023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798912                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092407                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520528                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381815                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230714                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2331807                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1830473     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232700      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97422      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58537      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40101      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26310      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13757      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10818      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21689      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2331807                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21689                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3767708                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2956389                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 206972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.579939                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.579939                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387606                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387606                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6069617                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1865953                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364354                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          201740                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       164458                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21296                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82623                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77141                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20144                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          927                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1961091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1194020                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             201740                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        97285                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               245144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          66604                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         58613                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122386                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2309378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2064234     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12863      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20771      0.90%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31081      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12903      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           14980      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           15815      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11196      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          125535      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2309378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078195                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462808                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1936684                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        83720                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           243335                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1433                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44205                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32777                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1447769                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44205                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1941553                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          39801                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        28716                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           239993                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15101                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1444741                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          785                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2774                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1058                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1977123                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6735756                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6735756                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1631487                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          345636                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          311                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          162                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            44232                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       146097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        80702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4022                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15646                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1439812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1344859                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2090                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       219461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       504747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2309378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265934                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1735826     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       232869     10.08%     85.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       128829      5.58%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        84226      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        76979      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        23652      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17319      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5860      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3818      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2309378                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            367     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1404     42.57%     53.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1527     46.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1107619     82.36%     82.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        24774      1.84%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       133070      9.89%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        79247      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1344859                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.521274                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3298                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002452                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5004484                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1659653                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1320297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1348157                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6530                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        30514                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5024                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1056                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44205                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28843                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1692                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1440124                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       146097                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        80702                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          162                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24786                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1325317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       126220                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19542                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              205314                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          179815                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             79094                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.513700                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1320391                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1320297                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           781679                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1982748                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.511754                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394240                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       977848                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1192314                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       248981                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21702                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2265173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1781997     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       230185     10.16%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        95593      4.22%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        48677      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36550      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        20721      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12902      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10689      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27859      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2265173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       977848                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1192314                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                191261                       # Number of memory references committed
system.switch_cpus1.commit.loads               115583                       # Number of loads committed
system.switch_cpus1.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165482                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1078044                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23248                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27859                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3678609                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2926804                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 270566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             977848                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1192314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       977848                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.638390                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.638390                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379019                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6016040                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1804215                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1371718                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          213398                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       174683                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22616                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86633                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81715                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21528                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1040                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2049234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1194194                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             213398                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       103243                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62627                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42197                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126907                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2379031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.964043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2131160     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11396      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17935      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24088      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25561      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21577      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11476      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18232      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          117606      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2379031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082714                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462876                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2028611                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        63254                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           247279                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39521                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34865                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1463679                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39521                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2034521                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          12493                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        37799                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           241741                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12947                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1462448                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1612                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5762                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2041174                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6799532                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6799532                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1737178                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          303974                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40605                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       137743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          827                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17844                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1459671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1376372                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       179831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       434928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2379031                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1797198     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       238860     10.04%     85.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121254      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        91682      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71899      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28754      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18439      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9602      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1343      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2379031                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            285     11.66%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           908     37.14%     48.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1252     51.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1158093     84.14%     84.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20412      1.48%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       124678      9.06%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73018      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1376372                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533489                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2445                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5134509                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1639870                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1353579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1378817                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2715                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24755                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1494                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39521                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9719                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1460027                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       137743                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73404                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12357                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25715                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1355716                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       117180                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20652                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              190179                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          192127                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72999                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525483                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1353661                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1353579                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           777845                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2096826                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524654                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370963                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1012871                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1246476                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       213544                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22676                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2339510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379560                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1827588     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       253997     10.86%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95906      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        45336      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38531      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22326      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19513      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8677      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27636      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2339510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1012871                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1246476                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                184895                       # Number of memory references committed
system.switch_cpus2.commit.loads               112985                       # Number of loads committed
system.switch_cpus2.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            179722                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1123103                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25686                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27636                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3771881                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2959584                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 200913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1012871                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1246476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1012871                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.547160                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.547160                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392594                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392594                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6099407                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1887103                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1356251                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          213289                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       174590                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22605                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        86588                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81670                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21521                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1040                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2048230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1193637                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             213289                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103191                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62592                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         42992                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126845                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2378679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.963778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2130929     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11393      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17922      0.75%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           24074      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           25544      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           21566      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11472      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18225      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          117554      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2378679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082672                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462660                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2027582                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        64075                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           247157                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39499                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34849                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1462992                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39499                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2033487                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          12884                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        38232                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           241621                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12947                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1461755                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1624                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2040224                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6796315                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6796315                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1736372                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          303850                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            40591                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       137669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          826                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17827                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1458964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1375717                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       179706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       434693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2378679                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578353                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270709                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1797159     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       238707     10.04%     85.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121186      5.09%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        91644      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        71866      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        28745      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        18428      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9603      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1341      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2378679                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            285     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           909     37.16%     48.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1252     51.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1157534     84.14%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20408      1.48%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124617      9.06%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72987      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1375717                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533235                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2446                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5132851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1639037                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1352932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1378163                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2707                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        24739                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39499                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10066                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1167                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1459320                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       137669                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73372                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25702                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1355068                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117118                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20649                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190086                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          192025                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72968                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525232                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1353015                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1352932                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           777480                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2095809                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524404                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370969                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1012406                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1245900                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       213429                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22665                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2339180                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.532623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.379273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1827461     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       253886     10.85%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95889      4.10%     93.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        45321      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        38511      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        22324      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        19510      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8675      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        27603      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2339180                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1012406                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1245900                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                184809                       # Number of memory references committed
system.switch_cpus3.commit.loads               112930                       # Number of loads committed
system.switch_cpus3.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179630                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1122597                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25677                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        27603                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3770893                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2958163                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 201265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1012406                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1245900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1012406                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.548329                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.548329                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392414                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392414                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6096514                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1886207                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1355624                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          213250                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       174555                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22593                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86554                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81622                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21497                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1041                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2046975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1193375                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             213250                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103119                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62601                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         43345                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           126771                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2377681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.963902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2130046     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11371      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17893      0.75%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24055      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25534      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21601      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11441      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18205      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          117535      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2377681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082657                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462558                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2026251                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        64504                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           247034                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          367                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39518                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34844                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1462508                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39518                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2032169                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12555                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        38930                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           241492                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13008                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1461254                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1658                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5771                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2039594                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6793627                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6793627                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1735362                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          304204                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40711                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       137548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          820                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17807                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1458457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1375049                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          289                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       179885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       435055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2377681                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578315                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270690                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1796456     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       238573     10.03%     85.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       121127      5.09%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        91612      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        71822      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        28732      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18417      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9600      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1342      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2377681                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            289     11.81%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           907     37.05%     48.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1252     51.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1157015     84.14%     84.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20410      1.48%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       124517      9.06%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72936      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1375049                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532976                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2448                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001780                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5130515                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1638710                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1352308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1377497                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2714                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        24704                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1500                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39518                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9705                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1150                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1458813                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       137548                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73325                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25693                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1354438                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       117051                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20610                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              189968                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          191956                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72917                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524987                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1352390                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1352308                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           777093                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2094459                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524162                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371023                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1011798                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1245137                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       213669                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22653                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2338163                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532528                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379077                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1826717     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       253766     10.85%     88.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95820      4.10%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        45318      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38481      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22320      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19505      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8665      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27571      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2338163                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1011798                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1245137                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                184669                       # Number of memory references committed
system.switch_cpus4.commit.loads               112844                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179522                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1121912                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25664                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27571                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3769385                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2957155                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 202263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1011798                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1245137                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1011798                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.549861                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.549861                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392178                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392178                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6093596                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1885365                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1355267                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          195053                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       175347                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17038                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       132334                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          128524                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10647                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          521                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2070126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1111888                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             195053                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       139171                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56698                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         29983                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           126547                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2386534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2139669     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           38316      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18333      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           37900      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           10727      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           35519      1.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5232      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8473      0.36%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           92365      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2386534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075604                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.430974                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2026235                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        74640                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246211                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          265                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39180                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17171                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1234206                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39180                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2031351                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          47921                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12805                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           242025                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        13249                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1231637                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           988                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        11507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1605590                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5567334                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5567334                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1265148                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          340422                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            25784                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       231131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        33286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          294                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7421                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1223306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1133130                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1087                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       245657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       519163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2386534                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.474802                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.084874                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1889443     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       153724      6.44%     85.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       169200      7.09%     92.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98465      4.13%     96.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        48503      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        12533      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        14025      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          344      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2386534                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1885     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           782     23.81%     81.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          617     18.79%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       883020     77.93%     77.93% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         8183      0.72%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       209026     18.45%     97.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        32827      2.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1133130                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.439207                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3284                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002898                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4657163                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1469146                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1101770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1136414                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          902                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        51106                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1299                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39180                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          26913                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1680                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1223475                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       231131                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        33286                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18019                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1117984                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       205882                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        15144                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              238685                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          170230                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             32803                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.433337                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1102161                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1101770                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           669075                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1424068                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.427052                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.469834                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       873594                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       975430                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       248083                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16745                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2347354                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.415544                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.286840                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1988337     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       138119      5.88%     90.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91584      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28132      1.20%     95.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49198      2.10%     97.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         8813      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5769      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4940      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        32462      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2347354                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       873594                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        975430                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212007                       # Number of memory references committed
system.switch_cpus5.commit.loads               180020                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150530                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           849728                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        32462                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3538392                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2486250                       # The number of ROB writes
system.switch_cpus5.timesIdled                  47653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 193410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             873594                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               975430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       873594                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.953253                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.953253                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338610                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338610                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5207948                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1428577                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1321641                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2579942                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          201260                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12491                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        91230                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69944                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10835                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          566                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2117577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1265248                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             201260                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80779                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               249045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39611                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         51764                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123376                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2445198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.940059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2196153     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8613      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18024      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7370      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40770      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36647      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6954      0.28%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14871      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115796      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2445198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078010                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490417                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2105085                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        64715                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           247953                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26585                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17704                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1481811                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1388                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26585                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2107966                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          44537                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        12464                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           245999                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7643                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1479721                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2850                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1742706                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6963655                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6963655                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1506804                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          235902                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          179                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21313                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       347766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       174732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1624                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8625                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1474455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1407129                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       135520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       327220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2445198                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575466                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.372747                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1944916     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       149991      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123363      5.05%     90.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52676      2.15%     92.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        67334      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        65013      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37153      1.52%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2951      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1801      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2445198                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3478     10.87%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         27672     86.49%     97.36% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          846      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       883786     62.81%     62.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12181      0.87%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       337133     23.96%     87.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       173946     12.36%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1407129                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.545411                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31996                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022738                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5292547                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1610218                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1392614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1439125                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2609                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17298                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2037                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26585                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          40471                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1838                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1474646                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       347766                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       174732                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14267                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1395588                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       335683                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11541                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              509567                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182390                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            173884                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.540938                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1392759                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1392614                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           753014                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1482484                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.539785                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507941                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1120901                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1316601                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158163                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12528                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2418613                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544362                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.366981                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1940841     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       174570      7.22%     87.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81819      3.38%     90.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        80860      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21621      0.89%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        94155      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7171      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5080      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12496      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2418613                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1120901                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1316601                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                503163                       # Number of memory references committed
system.switch_cpus6.commit.loads               330468                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173751                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1170584                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12615                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12496                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3880868                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2976127                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 134744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1120901                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1316601                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1120901                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.301668                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.301668                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.434468                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.434468                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6895942                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1619961                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1759417                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2579944                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          201261                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       164037                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21490                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        82033                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           76716                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20147                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          946                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1960871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1192150                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             201261                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        96863                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          66985                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         60709                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122500                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2310863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.627307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.994208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2066300     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12822      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20557      0.89%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31049      1.34%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12812      0.55%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14860      0.64%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15722      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           11270      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          125471      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2310863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078010                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462084                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1936008                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        86243                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           242861                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1355                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44395                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32728                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1445800                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44395                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1940892                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          39065                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        32220                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           239452                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14830                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1443021                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          522                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2612                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7613                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1013                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1975280                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6728258                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6728258                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1628497                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          346779                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          317                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            43817                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       145913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        80557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3900                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15634                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1438332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1342465                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1994                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       220366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       509690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2310863                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580937                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265422                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1738794     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       232107     10.04%     85.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       128121      5.54%     90.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84463      3.66%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        76846      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23530      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17214      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5895      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3893      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2310863                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            381     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1433     42.75%     54.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1538     45.88%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1105744     82.37%     82.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        24739      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       132798      9.89%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        79035      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1342465                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520347                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3352                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002497                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5001139                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1659078                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1317765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1345817                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6233                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        30498                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4978                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1041                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44395                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          28197                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1671                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1438650                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       145913                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        80557                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          168                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24926                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1322670                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       125792                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19795                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              204667                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          179292                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             78875                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.512674                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1317853                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1317765                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           779903                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1978612                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.510773                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394167                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       976139                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1190230                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       249505                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21895                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2266468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525147                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.376349                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1784481     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       229513     10.13%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        95192      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        48616      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36534      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20776      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12814      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10751      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27791      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2266468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       976139                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1190230                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                190992                       # Number of memory references committed
system.switch_cpus7.commit.loads               115413                       # Number of loads committed
system.switch_cpus7.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            165168                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1076189                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23209                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27791                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3678412                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2923877                       # The number of ROB writes
system.switch_cpus7.timesIdled                  35048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 269081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             976139                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1190230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       976139                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.643009                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.643009                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.378357                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.378357                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6004196                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1801213                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1369368                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           300                       # number of misc regfile writes
system.l2.replacements                           2140                       # number of replacements
system.l2.tagsinuse                      32752.250019                       # Cycle average of tags in use
system.l2.total_refs                          1035648                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34888                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.684935                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1903.667888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.252518                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     80.672525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.639875                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    231.325769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.649133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     51.006583                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.642210                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     53.134050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.636907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     55.434994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     22.810761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     91.900388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.011041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    164.342552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.634076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    221.094414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3419.407947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4661.592994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2733.689158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2755.119562                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2731.363229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4227.736585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4569.891102                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4659.593755                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058095                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002462                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007060                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001622                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.005015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006747                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.104352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.142261                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.083426                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.084080                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.083355                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.129020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.139462                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.142200                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999519                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          598                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          407                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          600                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3445                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1865                       # number of Writeback hits
system.l2.Writeback_hits::total                  1865                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          435                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          291                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          600                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3463                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          435                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          598                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          291                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          288                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          284                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          410                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          551                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          600                       # number of overall hits
system.l2.overall_hits::total                    3463                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          282                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          448                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2029                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          501                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2136                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          523                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          110                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          117                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          161                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          282                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          501                       # number of overall misses
system.l2.overall_misses::total                  2136                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3679296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21114178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1919350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     71349999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4219732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16186656                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4340339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16768485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4213588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17577096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3909123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     24329379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4561661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     42727182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2077056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     68001523                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       306974643                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       130788                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      7792403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7921920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15845111                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3679296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     21244966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1919350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     79142402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4219732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16186656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4340339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16768485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4213588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17577096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3909123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     24329379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4561661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     42727182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2077056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     75923443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        322819754                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3679296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     21244966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1919350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     79142402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4219732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16186656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4340339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16768485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4213588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17577096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3909123                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     24329379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4561661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     42727182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2077056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     75923443                       # number of overall miss cycles
system.l2.overall_miss_latency::total       322819754                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5474                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1865                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1865                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               125                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5599                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5599                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.440075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.276382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.283920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.293970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.283451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.339759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.427481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.370661                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.246101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.466548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.274314                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.281796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.291771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.281961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.338535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.455041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381497                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.246101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.466548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.274314                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.281796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.291771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.281961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.338535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.455041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381497                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       153304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 149745.943262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147642.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151808.508511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156286.370370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 147151.418182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 160753.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148393.672566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 156058.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150231.589744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150350.884615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151114.155280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152055.366667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151514.829787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 159773.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151789.113839                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151293.564810                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       130788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 147026.471698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 149470.188679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148085.149533                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       153304                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 149612.436620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147642.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151323.904398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156286.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 147151.418182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 160753.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148393.672566                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 156058.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150231.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150350.884615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151114.155280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152055.366667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151514.829787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 159773.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151543.798403                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151132.843633                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       153304                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 149612.436620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147642.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151323.904398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156286.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 147151.418182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 160753.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148393.672566                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 156058.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150231.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150350.884615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151114.155280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152055.366667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151514.829787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 159773.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151543.798403                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151132.843633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1047                       # number of writebacks
system.l2.writebacks::total                      1047                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2029                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2136                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2278261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12898713                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1162671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     43983532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2651591                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9785071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2773812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10188321                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2643481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10768393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2396205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     14947152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2813509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     26303184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1319667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     41917974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    188831537                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        72738                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      4702252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4833655                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9608645                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2278261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12971451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1162671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     48685784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2651591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9785071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2773812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10188321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2643481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10768393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2396205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     14947152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2813509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     26303184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1319667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     46751629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    198440182                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2278261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12971451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1162671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     48685784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2651591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9785071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2773812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10188321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2643481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10768393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2396205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     14947152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2813509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     26303184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1319667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     46751629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    198440182                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.440075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.283920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.293970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.283451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.339759                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.427481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.370661                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.856000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.246101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.466548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.274314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.281796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.291771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.281961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.338535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.455041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.246101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.466548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.274314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.281796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.291771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.281961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.338535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.455041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381497                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94927.541667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91480.234043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89436.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93581.982979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98207.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88955.190909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 102733.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90162.132743                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97906.703704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92037.547009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92161.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92839.453416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93783.633333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93273.702128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 101512.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93566.906250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93066.307048                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        72738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 88721.735849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 91201.037736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89800.420561                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94927.541667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91348.246479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89436.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93089.453155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98207.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 88955.190909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 102733.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90162.132743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97906.703704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92037.547009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92161.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92839.453416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93783.633333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93273.702128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 101512.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93316.624750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92902.706929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94927.541667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91348.246479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89436.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93089.453155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98207.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 88955.190909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 102733.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90162.132743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97906.703704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92037.547009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92161.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92839.453416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93783.633333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93273.702128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 101512.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93316.624750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92902.706929                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.214292                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133232                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.725838                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.214292                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038805                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811241                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125270                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125270                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125270                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125270                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125270                       # number of overall hits
system.cpu0.icache.overall_hits::total         125270                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4984806                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4984806                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4984806                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4984806                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4984806                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4984806                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125303                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125303                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125303                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125303                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151054.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151054.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151054.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151054.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151054.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151054.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3978473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3978473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3978473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3978473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3978473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3978473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159138.920000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159138.920000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159138.920000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159138.920000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159138.920000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159138.920000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203553                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141901.024010                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.703520                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.296480                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717592                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282408                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86822                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72631                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159453                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159453                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2007                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    221750848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    221750848                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7741883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7741883                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    229492731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    229492731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    229492731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    229492731                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021878                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021878                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114186.842430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114186.842430                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 119105.892308                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 119105.892308                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114346.153961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114346.153961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114346.153961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114346.153961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu0.dcache.writebacks::total              225                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     51391528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51391528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       331388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       331388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     51722916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51722916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     51722916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51722916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89688.530541                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89688.530541                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        82847                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        82847                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89641.102253                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89641.102253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89641.102253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89641.102253                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.639156                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753314216                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1497642.576541                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.639156                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020255                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805511                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122372                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122372                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122372                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122372                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122372                       # number of overall hits
system.cpu1.icache.overall_hits::total         122372                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2268569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2268569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2268569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2268569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122386                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122386                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122386                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122386                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162040.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162040.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162040.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162040.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162040.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162040.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2047454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2047454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2047454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2047454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2047454                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2047454                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157496.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157496.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157496.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157496.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157496.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157496.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1121                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125533746                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1377                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              91164.666667                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   194.603525                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    61.396475                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.760170                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.239830                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        92524                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          92524                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        74874                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         74874                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          156                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          150                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       167398                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          167398                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       167398                       # number of overall hits
system.cpu1.dcache.overall_hits::total         167398                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2517                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2517                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          405                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2922                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2922                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2922                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2922                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    312278680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    312278680                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     70731078                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     70731078                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    383009758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    383009758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    383009758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    383009758                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        95041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        95041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        75279                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        75279                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       170320                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       170320                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       170320                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       170320                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026483                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005380                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005380                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017156                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017156                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017156                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017156                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124067.810886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124067.810886                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174644.637037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174644.637037                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 131077.945927                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131077.945927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 131077.945927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131077.945927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          561                       # number of writebacks
system.cpu1.dcache.writebacks::total              561                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1449                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          352                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1801                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1801                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1068                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1121                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1121                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1121                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1121                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    116450978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    116450978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8316166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8316166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    124767144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    124767144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    124767144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    124767144                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006582                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006582                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006582                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006582                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109036.496255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109036.496255                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 156908.792453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 156908.792453                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111299.860839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111299.860839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111299.860839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111299.860839                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               489.724627                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749560817                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1490180.550696                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.724627                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023597                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.784815                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126874                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126874                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126874                       # number of overall hits
system.cpu2.icache.overall_hits::total         126874                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5321761                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5321761                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5321761                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5321761                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5321761                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5321761                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126907                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126907                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126907                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126907                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126907                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126907                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161265.484848                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161265.484848                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161265.484848                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161265.484848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161265.484848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161265.484848                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4647398                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4647398                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4647398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4647398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4647398                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4647398                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165978.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165978.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165978.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165978.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165978.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165978.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113237530                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172355.449011                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.118017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.881983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.543430                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.456570                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86105                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86105                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71557                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71557                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          173                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       157662                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          157662                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       157662                       # number of overall hits
system.cpu2.dcache.overall_hits::total         157662                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           18                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1283                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1283                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1283                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    139031229                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    139031229                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1767107                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1767107                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    140798336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    140798336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    140798336                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    140798336                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       158945                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       158945                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       158945                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       158945                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014479                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014479                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000251                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000251                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008072                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008072                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008072                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109906.109881                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109906.109881                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 98172.611111                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98172.611111                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109741.493375                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109741.493375                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109741.493375                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109741.493375                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu2.dcache.writebacks::total               91                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          882                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          882                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     36706712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     36706712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       259274                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       259274                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     36965986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     36965986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     36965986                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     36965986                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92227.919598                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92227.919598                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 86424.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86424.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92184.503741                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92184.503741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92184.503741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92184.503741                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.717111                       # Cycle average of tags in use
system.cpu3.icache.total_refs               749560755                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1490180.427435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.717111                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023585                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.784803                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126812                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126812                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126812                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126812                       # number of overall hits
system.cpu3.icache.overall_hits::total         126812                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5518178                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5518178                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5518178                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5518178                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5518178                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5518178                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126845                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126845                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126845                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126845                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000260                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000260                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167217.515152                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167217.515152                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167217.515152                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167217.515152                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167217.515152                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167217.515152                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4824543                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4824543                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4824543                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4824543                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4824543                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4824543                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 172305.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 172305.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 172305.107143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 172305.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 172305.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 172305.107143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   401                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               113237466                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              172355.351598                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   139.072349                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   116.927651                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.543251                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.456749                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        86072                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          86072                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71526                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71526                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          173                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          172                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157598                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157598                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157598                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157598                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1265                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           18                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1283                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1283                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1283                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    141127234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    141127234                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1459989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1459989                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    142587223                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    142587223                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    142587223                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    142587223                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       158881                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       158881                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       158881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       158881                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014484                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014484                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000252                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008075                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008075                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008075                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008075                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111563.030830                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111563.030830                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81110.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81110.500000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111135.793453                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111135.793453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111135.793453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111135.793453                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu3.dcache.writebacks::total               91                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          867                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          882                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          398                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          401                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          401                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     37171003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     37171003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       218031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       218031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     37389034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     37389034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     37389034                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37389034                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002524                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002524                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002524                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002524                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93394.479899                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93394.479899                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        72677                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        72677                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93239.486284                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93239.486284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93239.486284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93239.486284                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.711362                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749560682                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490180.282306                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.711362                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023576                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784794                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       126739                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         126739                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       126739                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          126739                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       126739                       # number of overall hits
system.cpu4.icache.overall_hits::total         126739                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.cpu4.icache.overall_misses::total           32                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5324410                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5324410                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5324410                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5324410                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5324410                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5324410                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       126771                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       126771                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       126771                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       126771                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       126771                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       126771                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000252                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000252                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 166387.812500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 166387.812500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 166387.812500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 166387.812500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 166387.812500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 166387.812500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4713374                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4713374                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4713374                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4713374                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4713374                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4713374                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 168334.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 168334.785714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 168334.785714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 168334.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 168334.785714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 168334.785714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   401                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113237357                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172355.185693                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   139.057647                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   116.942353                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.543194                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.456806                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86016                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86016                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71473                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71473                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          173                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157489                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157489                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157489                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157489                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1265                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           18                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1283                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1283                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1283                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    141644144                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    141644144                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1345937                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1345937                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    142990081                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    142990081                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    142990081                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    142990081                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87281                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87281                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        71491                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        71491                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       158772                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       158772                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       158772                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       158772                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014493                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000252                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008081                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008081                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008081                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008081                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111971.655336                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111971.655336                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 74774.277778                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 74774.277778                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111449.790335                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111449.790335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111449.790335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111449.790335                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu4.dcache.writebacks::total               90                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          867                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           15                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          882                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          882                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          401                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     37686429                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     37686429                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       199147                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       199147                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     37885576                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     37885576                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     37885576                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     37885576                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004560                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004560                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94689.520101                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94689.520101                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66382.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66382.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94477.745636                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94477.745636                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94477.745636                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94477.745636                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.809750                       # Cycle average of tags in use
system.cpu5.icache.total_refs               646510076                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1169095.978300                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.694306                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.115444                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.037972                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841531                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.879503                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126515                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126515                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126515                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126515                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126515                       # number of overall hits
system.cpu5.icache.overall_hits::total         126515                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.cpu5.icache.overall_misses::total           32                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4904368                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4904368                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4904368                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4904368                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4904368                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4904368                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       126547                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       126547                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       126547                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       126547                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       126547                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       126547                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153261.500000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153261.500000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153261.500000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153261.500000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153261.500000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153261.500000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4232393                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4232393                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4232393                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4232393                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4232393                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4232393                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 156755.296296                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156755.296296                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 156755.296296                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156755.296296                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 156755.296296                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156755.296296                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   571                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151271092                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   827                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              182915.467956                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   151.700398                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   104.299602                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.592580                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.407420                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       189510                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         189510                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        31811                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           81                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           77                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       221321                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          221321                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       221321                       # number of overall hits
system.cpu5.dcache.overall_hits::total         221321                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1889                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1889                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1904                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1904                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1904                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1904                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    190860091                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    190860091                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1215869                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1215869                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    192075960                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    192075960                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    192075960                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    192075960                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       191399                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       191399                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       223225                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       223225                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       223225                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       223225                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009869                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009869                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000471                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008530                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008530                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008530                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008530                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101037.634198                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101037.634198                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81057.933333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81057.933333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100880.231092                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100880.231092                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100880.231092                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100880.231092                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           60                       # number of writebacks
system.cpu5.dcache.writebacks::total               60                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1321                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1321                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1333                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          568                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          571                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          571                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     52982082                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     52982082                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     53174382                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     53174382                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     53174382                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     53174382                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002968                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002968                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002558                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002558                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002558                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002558                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93278.313380                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93278.313380                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93125.012259                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93125.012259                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93125.012259                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93125.012259                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               567.008095                       # Cycle average of tags in use
system.cpu6.icache.total_refs               768706666                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   574                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1339210.219512                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.647996                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   542.360099                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039500                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.869167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.908667                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123334                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123334                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123334                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123334                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123334                       # number of overall hits
system.cpu6.icache.overall_hits::total         123334                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6397958                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6397958                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6397958                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6397958                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6397958                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6397958                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123376                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123376                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123376                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123376                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123376                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123376                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000340                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000340                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000340                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000340                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000340                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152332.333333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152332.333333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152332.333333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152332.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152332.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152332.333333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           31                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           31                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4948286                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4948286                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4948286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4948286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4948286                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4948286                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000251                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000251                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000251                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000251                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159622.129032                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159622.129032                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159622.129032                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159622.129032                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159622.129032                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159622.129032                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   833                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289307783                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1089                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              265663.712580                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.299312                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.700688                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.434763                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.565237                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       316953                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         316953                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       172508                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        172508                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           87                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       489461                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          489461                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       489461                       # number of overall hits
system.cpu6.dcache.overall_hits::total         489461                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2917                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2917                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            9                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2926                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2926                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2926                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2926                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    326624185                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    326624185                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       745371                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       745371                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    327369556                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    327369556                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    327369556                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    327369556                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       319870                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       319870                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       172517                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       172517                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       492387                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       492387                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       492387                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       492387                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009119                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009119                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005942                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005942                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005942                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005942                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111972.637984                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111972.637984                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        82819                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        82819                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111882.965140                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111882.965140                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111882.965140                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111882.965140                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          187                       # number of writebacks
system.cpu6.dcache.writebacks::total              187                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2087                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2087                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            6                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2093                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2093                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2093                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2093                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          830                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          830                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          833                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          833                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          833                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          833                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     83434135                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     83434135                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       221621                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       221621                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     83655756                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     83655756                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     83655756                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     83655756                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001692                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001692                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001692                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100523.054217                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100523.054217                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73873.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73873.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100427.078031                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100427.078031                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100427.078031                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100427.078031                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.633371                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753314330                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1497642.803181                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.633371                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020246                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805502                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122486                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122486                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122486                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122486                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122486                       # number of overall hits
system.cpu7.icache.overall_hits::total         122486                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2422320                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2422320                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2422320                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2422320                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2422320                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2422320                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122500                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122500                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122500                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122500                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 173022.857143                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 173022.857143                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 173022.857143                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 173022.857143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 173022.857143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 173022.857143                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2187024                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2187024                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2187024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2187024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2187024                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2187024                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 168232.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 168232.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 168232.615385                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 168232.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 168232.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 168232.615385                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1101                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125533635                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1357                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              92508.205601                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   192.616873                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    63.383127                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.752410                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.247590                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        92505                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          92505                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        74781                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         74781                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          157                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          150                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       167286                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          167286                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       167286                       # number of overall hits
system.cpu7.dcache.overall_hits::total         167286                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2477                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2477                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          399                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          399                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2876                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2876                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2876                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2876                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    311047690                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    311047690                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     70708302                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     70708302                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    381755992                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    381755992                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    381755992                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    381755992                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        94982                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        94982                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       170162                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       170162                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       170162                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       170162                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026079                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026079                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005307                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016902                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016902                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016902                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016902                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 125574.360113                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 125574.360113                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 177213.789474                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 177213.789474                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 132738.522949                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 132738.522949                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 132738.522949                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 132738.522949                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          560                       # number of writebacks
system.cpu7.dcache.writebacks::total              560                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1429                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1429                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          346                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          346                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1775                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1775                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1775                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1775                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1048                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1048                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1101                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1101                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    113003551                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    113003551                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8437089                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8437089                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    121440640                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    121440640                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    121440640                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    121440640                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011034                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011034                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006470                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006470                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006470                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006470                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107827.815840                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 107827.815840                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 159190.358491                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 159190.358491                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 110300.308810                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 110300.308810                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 110300.308810                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 110300.308810                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
