#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028669a0 .scope module, "topTB" "topTB" 2 2;
 .timescale -9 -11;
v00000000028c7f90_0 .var "AROC_SS_CLK", 0 0;
v00000000028c8030_0 .net "AROC_SS_DATO", 0 0, L_00000000028c8c70;  1 drivers
v00000000028c71d0_0 .var "AROC_SS_LD_N", 0 0;
v00000000028c7450_0 .var "PGD_AROC", 0 0;
v00000000028c73b0_0 .var "ROC_ID_0", 0 0;
v00000000028c78b0_0 .var "ROC_ID_1", 0 0;
v00000000028c7590_0 .var "ROC_ID_2", 0 0;
v00000000028c76d0_0 .var "ROC_ID_3", 0 0;
S_0000000002866b20 .scope module, "top" "top_level" 2 22, 3 25 0, S_00000000028669a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "AROC_SS_CLK"
    .port_info 1 /INPUT 1 "PGD_AROC"
    .port_info 2 /INPUT 1 "ROC_ID_0"
    .port_info 3 /INPUT 1 "ROC_ID_1"
    .port_info 4 /INPUT 1 "ROC_ID_2"
    .port_info 5 /INPUT 1 "ROC_ID_3"
    .port_info 6 /INPUT 1 "AROC_SS_LD_N"
    .port_info 7 /OUTPUT 1 "AROC_SS_DATO"
v00000000028c79f0_0 .net "AROC_SS_CLK", 0 0, v00000000028c7f90_0;  1 drivers
v00000000028c7c70_0 .net "AROC_SS_DATO", 0 0, L_00000000028c8c70;  alias, 1 drivers
v00000000028c7630_0 .net "AROC_SS_LD_N", 0 0, v00000000028c71d0_0;  1 drivers
v00000000028c7b30_0 .net "PGD_AROC", 0 0, v00000000028c7450_0;  1 drivers
v00000000028c7130_0 .net "ROC_ID_0", 0 0, v00000000028c73b0_0;  1 drivers
v00000000028c7270_0 .net "ROC_ID_1", 0 0, v00000000028c78b0_0;  1 drivers
v00000000028c7a90_0 .net "ROC_ID_2", 0 0, v00000000028c7590_0;  1 drivers
v00000000028c7bd0_0 .net "ROC_ID_3", 0 0, v00000000028c76d0_0;  1 drivers
L_00000000028ca918 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000000028c7950_0 .net/2u *"_s0", 6 0, L_00000000028ca918;  1 drivers
L_00000000028caa80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000028c7d10_0 .net/2u *"_s10", 7 0, L_00000000028caa80;  1 drivers
L_00000000028caac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000028c7e50_0 .net/2u *"_s12", 7 0, L_00000000028caac8;  1 drivers
L_00000000028cab10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000028c7db0_0 .net/2u *"_s14", 7 0, L_00000000028cab10;  1 drivers
L_00000000028ca960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028c7ef0_0 .net/2u *"_s2", 0 0, L_00000000028ca960;  1 drivers
L_00000000028ca9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028c7810_0 .net/2u *"_s4", 0 0, L_00000000028ca9a8;  1 drivers
L_00000000028ca9f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000028c7310_0 .net/2u *"_s6", 2 0, L_00000000028ca9f0;  1 drivers
L_00000000028caa38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000028c74f0_0 .net/2u *"_s8", 7 0, L_00000000028caa38;  1 drivers
LS_00000000028ca4d0_0_0 .concat [ 8 8 8 8], L_00000000028cab10, L_00000000028caac8, L_00000000028caa80, L_00000000028caa38;
LS_00000000028ca4d0_0_4 .concat [ 3 1 1 1], L_00000000028ca9f0, L_00000000028ca9a8, L_00000000028ca960, v00000000028c73b0_0;
LS_00000000028ca4d0_0_8 .concat [ 1 1 1 7], v00000000028c78b0_0, v00000000028c7590_0, v00000000028c76d0_0, L_00000000028ca918;
L_00000000028ca4d0 .concat [ 32 6 10 0], LS_00000000028ca4d0_0_0, LS_00000000028ca4d0_0_4, LS_00000000028ca4d0_0_8;
S_00000000001be910 .scope module, "pvt_gpo" "shiftReg" 3 49, 4 23 0, S_0000000002866b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serclk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 48 "par_data_in"
    .port_info 3 /INPUT 1 "par_load_in_n"
    .port_info 4 /OUTPUT 1 "s_out"
P_000000000286ea40 .param/l "TOTAL_BIT_COUNT" 0 4 24, +C4<00000000000000000000000000110000>;
v0000000002866ca0_0 .net "par_data_in", 47 0, L_00000000028ca4d0;  1 drivers
v0000000002876500_0 .net "par_load_in_n", 0 0, v00000000028c71d0_0;  alias, 1 drivers
v00000000028765a0_0 .net "reset_n", 0 0, v00000000028c7450_0;  alias, 1 drivers
v00000000001bea90_0 .net "s_out", 0 0, L_00000000028c8c70;  alias, 1 drivers
v00000000001beb30_0 .net "serclk", 0 0, v00000000028c7f90_0;  alias, 1 drivers
v00000000028c7770_0 .var "shift_reg", 47 0;
E_000000000286eb40/0 .event negedge, v00000000028765a0_0;
E_000000000286eb40/1 .event posedge, v00000000001beb30_0;
E_000000000286eb40 .event/or E_000000000286eb40/0, E_000000000286eb40/1;
L_00000000028c8c70 .part v00000000028c7770_0, 0, 1;
    .scope S_00000000001be910;
T_0 ;
    %wait E_000000000286eb40;
    %load/vec4 v00000000028765a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v00000000028c7770_0, 0, 48;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002876500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002866ca0_0;
    %store/vec4 v00000000028c7770_0, 0, 48;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000028c7770_0;
    %parti/s 47, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028c7770_0, 0, 48;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028669a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c7f90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000028669a0;
T_2 ;
    %delay 100, 0;
    %load/vec4 v00000000028c7f90_0;
    %inv;
    %store/vec4 v00000000028c7f90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000028669a0;
T_3 ;
    %vpi_call 2 41 "$dumpfile", "testTop.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000002866b20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c7450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c73b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c7590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c76d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c71d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c7450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c7450_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c71d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "topTB.v";
    "top_level.v";
    "shiftReg.v";
