<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bubble Level: APB1 Peripheral Clock Sleep Enable Disable</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Bubble Level
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">APB1 Peripheral Clock Sleep Enable Disable<div class="ingroups"><a class="el" href="group___s_t_m32_l4xx___h_a_l___driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___exported___macros.html">RCC Exported Macros</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3cc4ffe474843e54c8b354b28111a37">__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gab94c265a4ca002e409bec72c7554cefb">__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga458e8b510bea25ae7b8ac85227583295">__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga23945074edb08935c4d17c3580e60f0d">__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3a0712524061bcf92235794d83a84f9c">__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3cc4ffe474843e54c8b354b28111a37">__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gab94c265a4ca002e409bec72c7554cefb">__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga458e8b510bea25ae7b8ac85227583295">__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga23945074edb08935c4d17c3580e60f0d">__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3a0712524061bcf92235794d83a84f9c">__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3cc4ffe474843e54c8b354b28111a37">__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gab94c265a4ca002e409bec72c7554cefb">__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga458e8b510bea25ae7b8ac85227583295">__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga23945074edb08935c4d17c3580e60f0d">__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3a0712524061bcf92235794d83a84f9c">__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3cc4ffe474843e54c8b354b28111a37">__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gab94c265a4ca002e409bec72c7554cefb">__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga458e8b510bea25ae7b8ac85227583295">__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga23945074edb08935c4d17c3580e60f0d">__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3a0712524061bcf92235794d83a84f9c">__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac7dc1c5239cd70bee94eefa3d91cdd7a" name="gac7dc1c5239cd70bee94eefa3d91cdd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7dc1c5239cd70bee94eefa3d91cdd7a">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7dc1c5239cd70bee94eefa3d91cdd7a" name="gac7dc1c5239cd70bee94eefa3d91cdd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7dc1c5239cd70bee94eefa3d91cdd7a">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7dc1c5239cd70bee94eefa3d91cdd7a" name="gac7dc1c5239cd70bee94eefa3d91cdd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7dc1c5239cd70bee94eefa3d91cdd7a">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7dc1c5239cd70bee94eefa3d91cdd7a" name="gac7dc1c5239cd70bee94eefa3d91cdd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7dc1c5239cd70bee94eefa3d91cdd7a">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga894dbeada170b01faef303d35de84917" name="ga894dbeada170b01faef303d35de84917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894dbeada170b01faef303d35de84917">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga894dbeada170b01faef303d35de84917" name="ga894dbeada170b01faef303d35de84917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894dbeada170b01faef303d35de84917">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga894dbeada170b01faef303d35de84917" name="ga894dbeada170b01faef303d35de84917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894dbeada170b01faef303d35de84917">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga894dbeada170b01faef303d35de84917" name="ga894dbeada170b01faef303d35de84917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894dbeada170b01faef303d35de84917">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">RCC_APB1SMENR1_I2C1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bd3af59e8a11e3321a41bc29ba51f18" name="ga6bd3af59e8a11e3321a41bc29ba51f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd3af59e8a11e3321a41bc29ba51f18">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bd3af59e8a11e3321a41bc29ba51f18" name="ga6bd3af59e8a11e3321a41bc29ba51f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd3af59e8a11e3321a41bc29ba51f18">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bd3af59e8a11e3321a41bc29ba51f18" name="ga6bd3af59e8a11e3321a41bc29ba51f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd3af59e8a11e3321a41bc29ba51f18">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bd3af59e8a11e3321a41bc29ba51f18" name="ga6bd3af59e8a11e3321a41bc29ba51f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd3af59e8a11e3321a41bc29ba51f18">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga989121c3284e586d4fb14549d15dc0db" name="ga989121c3284e586d4fb14549d15dc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989121c3284e586d4fb14549d15dc0db">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga989121c3284e586d4fb14549d15dc0db" name="ga989121c3284e586d4fb14549d15dc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989121c3284e586d4fb14549d15dc0db">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga989121c3284e586d4fb14549d15dc0db" name="ga989121c3284e586d4fb14549d15dc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989121c3284e586d4fb14549d15dc0db">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga989121c3284e586d4fb14549d15dc0db" name="ga989121c3284e586d4fb14549d15dc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989121c3284e586d4fb14549d15dc0db">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">RCC_APB1SMENR1_I2C3SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f05fa1cd35c33e8c10ee13eca75e304" name="ga5f05fa1cd35c33e8c10ee13eca75e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f05fa1cd35c33e8c10ee13eca75e304">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f05fa1cd35c33e8c10ee13eca75e304" name="ga5f05fa1cd35c33e8c10ee13eca75e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f05fa1cd35c33e8c10ee13eca75e304">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f05fa1cd35c33e8c10ee13eca75e304" name="ga5f05fa1cd35c33e8c10ee13eca75e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f05fa1cd35c33e8c10ee13eca75e304">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f05fa1cd35c33e8c10ee13eca75e304" name="ga5f05fa1cd35c33e8c10ee13eca75e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f05fa1cd35c33e8c10ee13eca75e304">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4782a5ec14457be65b7329655014ef7" name="gae4782a5ec14457be65b7329655014ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4782a5ec14457be65b7329655014ef7">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4782a5ec14457be65b7329655014ef7" name="gae4782a5ec14457be65b7329655014ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4782a5ec14457be65b7329655014ef7">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4782a5ec14457be65b7329655014ef7" name="gae4782a5ec14457be65b7329655014ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4782a5ec14457be65b7329655014ef7">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4782a5ec14457be65b7329655014ef7" name="gae4782a5ec14457be65b7329655014ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4782a5ec14457be65b7329655014ef7">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">RCC_APB1SMENR1_LPTIM1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a0712524061bcf92235794d83a84f9c" name="ga3a0712524061bcf92235794d83a84f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0712524061bcf92235794d83a84f9c">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a0712524061bcf92235794d83a84f9c" name="ga3a0712524061bcf92235794d83a84f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0712524061bcf92235794d83a84f9c">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a0712524061bcf92235794d83a84f9c" name="ga3a0712524061bcf92235794d83a84f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0712524061bcf92235794d83a84f9c">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a0712524061bcf92235794d83a84f9c" name="ga3a0712524061bcf92235794d83a84f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0712524061bcf92235794d83a84f9c">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga458e8b510bea25ae7b8ac85227583295" name="ga458e8b510bea25ae7b8ac85227583295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458e8b510bea25ae7b8ac85227583295">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga458e8b510bea25ae7b8ac85227583295" name="ga458e8b510bea25ae7b8ac85227583295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458e8b510bea25ae7b8ac85227583295">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga458e8b510bea25ae7b8ac85227583295" name="ga458e8b510bea25ae7b8ac85227583295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458e8b510bea25ae7b8ac85227583295">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga458e8b510bea25ae7b8ac85227583295" name="ga458e8b510bea25ae7b8ac85227583295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458e8b510bea25ae7b8ac85227583295">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">RCC_APB1SMENR2_LPTIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea69ea8dcb91d9778c2d917ed1f4cf47" name="gaea69ea8dcb91d9778c2d917ed1f4cf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea69ea8dcb91d9778c2d917ed1f4cf47">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea69ea8dcb91d9778c2d917ed1f4cf47" name="gaea69ea8dcb91d9778c2d917ed1f4cf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea69ea8dcb91d9778c2d917ed1f4cf47">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea69ea8dcb91d9778c2d917ed1f4cf47" name="gaea69ea8dcb91d9778c2d917ed1f4cf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea69ea8dcb91d9778c2d917ed1f4cf47">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea69ea8dcb91d9778c2d917ed1f4cf47" name="gaea69ea8dcb91d9778c2d917ed1f4cf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea69ea8dcb91d9778c2d917ed1f4cf47">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab94c265a4ca002e409bec72c7554cefb" name="gab94c265a4ca002e409bec72c7554cefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94c265a4ca002e409bec72c7554cefb">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab94c265a4ca002e409bec72c7554cefb" name="gab94c265a4ca002e409bec72c7554cefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94c265a4ca002e409bec72c7554cefb">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab94c265a4ca002e409bec72c7554cefb" name="gab94c265a4ca002e409bec72c7554cefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94c265a4ca002e409bec72c7554cefb">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab94c265a4ca002e409bec72c7554cefb" name="gab94c265a4ca002e409bec72c7554cefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94c265a4ca002e409bec72c7554cefb">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">RCC_APB1SMENR2_LPUART1SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23945074edb08935c4d17c3580e60f0d" name="ga23945074edb08935c4d17c3580e60f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23945074edb08935c4d17c3580e60f0d">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23945074edb08935c4d17c3580e60f0d" name="ga23945074edb08935c4d17c3580e60f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23945074edb08935c4d17c3580e60f0d">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23945074edb08935c4d17c3580e60f0d" name="ga23945074edb08935c4d17c3580e60f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23945074edb08935c4d17c3580e60f0d">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23945074edb08935c4d17c3580e60f0d" name="ga23945074edb08935c4d17c3580e60f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23945074edb08935c4d17c3580e60f0d">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3cc4ffe474843e54c8b354b28111a37" name="gaa3cc4ffe474843e54c8b354b28111a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc4ffe474843e54c8b354b28111a37">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3cc4ffe474843e54c8b354b28111a37" name="gaa3cc4ffe474843e54c8b354b28111a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc4ffe474843e54c8b354b28111a37">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3cc4ffe474843e54c8b354b28111a37" name="gaa3cc4ffe474843e54c8b354b28111a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc4ffe474843e54c8b354b28111a37">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3cc4ffe474843e54c8b354b28111a37" name="gaa3cc4ffe474843e54c8b354b28111a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc4ffe474843e54c8b354b28111a37">&#9670;&#160;</a></span>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">RCC_APB1SMENR1_OPAMPSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b9889044ebfe2c9328d0f6733fda87d" name="ga7b9889044ebfe2c9328d0f6733fda87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9889044ebfe2c9328d0f6733fda87d">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b9889044ebfe2c9328d0f6733fda87d" name="ga7b9889044ebfe2c9328d0f6733fda87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9889044ebfe2c9328d0f6733fda87d">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b9889044ebfe2c9328d0f6733fda87d" name="ga7b9889044ebfe2c9328d0f6733fda87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9889044ebfe2c9328d0f6733fda87d">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b9889044ebfe2c9328d0f6733fda87d" name="ga7b9889044ebfe2c9328d0f6733fda87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9889044ebfe2c9328d0f6733fda87d">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacad9c9770ee2525fccf6a15e4ee7a07a" name="gacad9c9770ee2525fccf6a15e4ee7a07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad9c9770ee2525fccf6a15e4ee7a07a">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacad9c9770ee2525fccf6a15e4ee7a07a" name="gacad9c9770ee2525fccf6a15e4ee7a07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad9c9770ee2525fccf6a15e4ee7a07a">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacad9c9770ee2525fccf6a15e4ee7a07a" name="gacad9c9770ee2525fccf6a15e4ee7a07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad9c9770ee2525fccf6a15e4ee7a07a">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacad9c9770ee2525fccf6a15e4ee7a07a" name="gacad9c9770ee2525fccf6a15e4ee7a07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad9c9770ee2525fccf6a15e4ee7a07a">&#9670;&#160;</a></span>__HAL_RCC_PWR_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">RCC_APB1SMENR1_PWRSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65aef0935a6eb3e1ee17e9d19ec6ee8e" name="ga65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65aef0935a6eb3e1ee17e9d19ec6ee8e" name="ga65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65aef0935a6eb3e1ee17e9d19ec6ee8e" name="ga65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65aef0935a6eb3e1ee17e9d19ec6ee8e" name="ga65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975142c90b4e1baf21b361524518235d" name="ga975142c90b4e1baf21b361524518235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975142c90b4e1baf21b361524518235d">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975142c90b4e1baf21b361524518235d" name="ga975142c90b4e1baf21b361524518235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975142c90b4e1baf21b361524518235d">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975142c90b4e1baf21b361524518235d" name="ga975142c90b4e1baf21b361524518235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975142c90b4e1baf21b361524518235d">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975142c90b4e1baf21b361524518235d" name="ga975142c90b4e1baf21b361524518235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975142c90b4e1baf21b361524518235d">&#9670;&#160;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">RCC_APB1SMENR1_TIM2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dd5073cae99e103545801e21f6e25fb" name="ga3dd5073cae99e103545801e21f6e25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd5073cae99e103545801e21f6e25fb">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dd5073cae99e103545801e21f6e25fb" name="ga3dd5073cae99e103545801e21f6e25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd5073cae99e103545801e21f6e25fb">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dd5073cae99e103545801e21f6e25fb" name="ga3dd5073cae99e103545801e21f6e25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd5073cae99e103545801e21f6e25fb">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dd5073cae99e103545801e21f6e25fb" name="ga3dd5073cae99e103545801e21f6e25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd5073cae99e103545801e21f6e25fb">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga906c45719dcf2113473f2c3281926368" name="ga906c45719dcf2113473f2c3281926368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906c45719dcf2113473f2c3281926368">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga906c45719dcf2113473f2c3281926368" name="ga906c45719dcf2113473f2c3281926368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906c45719dcf2113473f2c3281926368">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga906c45719dcf2113473f2c3281926368" name="ga906c45719dcf2113473f2c3281926368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906c45719dcf2113473f2c3281926368">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga906c45719dcf2113473f2c3281926368" name="ga906c45719dcf2113473f2c3281926368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906c45719dcf2113473f2c3281926368">&#9670;&#160;</a></span>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">RCC_APB1SMENR1_TIM6SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad038000c76cee2e7ca00d56ba64c17" name="ga3ad038000c76cee2e7ca00d56ba64c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad038000c76cee2e7ca00d56ba64c17">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad038000c76cee2e7ca00d56ba64c17" name="ga3ad038000c76cee2e7ca00d56ba64c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad038000c76cee2e7ca00d56ba64c17">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad038000c76cee2e7ca00d56ba64c17" name="ga3ad038000c76cee2e7ca00d56ba64c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad038000c76cee2e7ca00d56ba64c17">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad038000c76cee2e7ca00d56ba64c17" name="ga3ad038000c76cee2e7ca00d56ba64c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad038000c76cee2e7ca00d56ba64c17">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12132da4a7f5c62f32cd9d91b1c99495" name="ga12132da4a7f5c62f32cd9d91b1c99495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12132da4a7f5c62f32cd9d91b1c99495">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12132da4a7f5c62f32cd9d91b1c99495" name="ga12132da4a7f5c62f32cd9d91b1c99495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12132da4a7f5c62f32cd9d91b1c99495">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12132da4a7f5c62f32cd9d91b1c99495" name="ga12132da4a7f5c62f32cd9d91b1c99495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12132da4a7f5c62f32cd9d91b1c99495">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12132da4a7f5c62f32cd9d91b1c99495" name="ga12132da4a7f5c62f32cd9d91b1c99495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12132da4a7f5c62f32cd9d91b1c99495">&#9670;&#160;</a></span>__HAL_RCC_USART2_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">RCC_APB1SMENR1_USART2SMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61c24ac6b36e7edbabc5b050b38d63e" name="gae61c24ac6b36e7edbabc5b050b38d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c24ac6b36e7edbabc5b050b38d63e">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61c24ac6b36e7edbabc5b050b38d63e" name="gae61c24ac6b36e7edbabc5b050b38d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c24ac6b36e7edbabc5b050b38d63e">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61c24ac6b36e7edbabc5b050b38d63e" name="gae61c24ac6b36e7edbabc5b050b38d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c24ac6b36e7edbabc5b050b38d63e">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61c24ac6b36e7edbabc5b050b38d63e" name="gae61c24ac6b36e7edbabc5b050b38d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c24ac6b36e7edbabc5b050b38d63e">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3978a2e193b921dc24976880dce7a26" name="gaa3978a2e193b921dc24976880dce7a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3978a2e193b921dc24976880dce7a26">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3978a2e193b921dc24976880dce7a26" name="gaa3978a2e193b921dc24976880dce7a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3978a2e193b921dc24976880dce7a26">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3978a2e193b921dc24976880dce7a26" name="gaa3978a2e193b921dc24976880dce7a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3978a2e193b921dc24976880dce7a26">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3978a2e193b921dc24976880dce7a26" name="gaa3978a2e193b921dc24976880dce7a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3978a2e193b921dc24976880dce7a26">&#9670;&#160;</a></span>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">RCC_APB1SMENR1_WWDGSMEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
