timestamp=1557687783162

[$root]
A/$root=22|""|0|1*312326
B/$root=3*732932

[P16C5x]
A/P16C5x=22|./src/mos6502.v|103|1*157471
B/P16C5x=3*414062
P/~emb=1955,2913,5156,6197
R=./src/mos6502.v|103

[P16C5x_ALU]
A/P16C5x_ALU=22|./src/mos6502_alu.v|77|1*188292
B/P16C5x_ALU=3*507313
P/~emb=485,955,1964,2291
R=./src/mos6502_alu.v|77

[P16C5x_IDec]
A/P16C5x_IDec=22|./src/mos6502_idec.v|198|1*182013
B/P16C5x_IDec=3*480801
P/~emb=348,1498,2167,2439
R=./src/mos6502_idec.v|198

[tb_P16C5x_v]
A/tb_P16C5x_v=22|./src/testbench/tb_mos6502.v|68|1*314149
B/tb_P16C5x_v=3*733068
P/~emb=63,1352,1850,2438
R=./src/testbench/tb_mos6502.v|68

[~A]
C:/My_Designs/Kursach/MOS6502/src/TestBench/tb_MOS6502.v=0*200621*202963
LastVerilogToplevel=tb_P16C5x_v
ModifyID=495
Version=73
c:/My_Designs/Kursach/MOS6502/src/TestBench/tb_MOS6502.v=0*159407*161749
c:/My_Designs/Kursach/MOS6502/src/TestBench/tb_P16C5x.v=0*58134*60472
c:/My_Designs/Kursach/MOS6502/src/mos6502.v_mos6502_alu.v_mos6502_idec.v_tb_mos6502.v=0*112083*120474
c:/My_Designs/Kursach/MOS6502/src/p16c5x.v_p16c5x_alu.v_p16c5x_idec.v=0*17186*23578
c:/My_Designs/Kursach/MOS6502/src/p16c5x.v_p16c5x_alu.v_p16c5x_idec.v_tb_p16c5x.v=0*45165*53551

[~MFT]
0=100|0MOS6502.mgf|202963|37075
1=84|1MOS6502.mgf|314149|270609
3=84|3MOS6502.mgf|733068|611446

[~U]
$root=12|0*196567|
P16C5x=12|0*91113||0x80
P16C5x_ALU=12|0*104450||0x80
P16C5x_IDec=12|0*100216||0x80
tb_P16C5x_v=12|0*196704||0x90

