
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    50472000                       # Number of ticks simulated
final_tick                                   50472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  45542                       # Simulator instruction rate (inst/s)
host_op_rate                                    48225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19542567                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665888                       # Number of bytes of host memory used
host_seconds                                     2.58                       # Real time elapsed on the host
sim_insts                                      117618                       # Number of instructions simulated
sim_ops                                        124549                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 894                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         644159138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         437470281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          22824536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6340149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           6340149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5072119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5072119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6340149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1133618640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    644159138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     22824536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      6340149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5072119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        678395942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        644159138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        437470281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         22824536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6340149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          6340149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5072119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5072119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6340149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1133618640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      50428500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.988827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.318255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.842482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     35.20%     35.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     22.35%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     14.53%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      4.47%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.47%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.91%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.79%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.23%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     10.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7680000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24442500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8590.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27340.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1133.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1133.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56407.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   614625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5514600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31892355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               210750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42410130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            902.775371                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       326250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45328750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20189115                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10468500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               34972245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.664662                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     18743500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28108000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10908                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8526                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1047                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8642                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5026                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.157834                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    890                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  56                       # Number of system calls
system.cpu0.numCycles                          100945                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             22845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         73573                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10908                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5916                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        35574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2175                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     9181                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  641                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             59510                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.390691                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.732829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   44929     75.50%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1227      2.06%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1391      2.34%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     883      1.48%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1372      2.31%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     766      1.29%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1340      2.25%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2072      3.48%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5530      9.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               59510                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.108059                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.728842                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16200                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                31401                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7830                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3298                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   781                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1076                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 72184                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1157                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   781                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17652                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4001                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8226                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9606                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                19244                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 70022                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  6158                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    66                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12596                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              80047                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               334266                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           96481                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                51553                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   28494                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    16061                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               11756                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8603                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              621                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             418                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     66813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    49558                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2038                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          22124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        85431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            88                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        59510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.832768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.959722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              33214     55.81%     55.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3034      5.10%     60.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              23262     39.09%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          59510                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                30143     60.82%     60.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3646      7.36%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                8888     17.93%     86.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6878     13.88%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 49558                       # Type of FU issued
system.cpu0.iq.rate                          0.490941                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            160608                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            89214                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        48405                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 49530                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              61                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4338                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2056                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   781                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3095                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  445                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              67096                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                11756                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8603                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  430                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           209                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 789                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                49062                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 8645                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              496                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15412                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5721                       # Number of branches executed
system.cpu0.iew.exec_stores                      6767                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.486027                       # Inst execution rate
system.cpu0.iew.wb_sent                         48603                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        48433                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    32720                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    70080                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.479796                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.466895                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          22135                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              741                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        56258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.799264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.572196                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37389     66.46%     66.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6747     11.99%     78.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7987     14.20%     92.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1225      2.18%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          452      0.80%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          495      0.88%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          653      1.16%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          112      0.20%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1198      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        56258                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39503                       # Number of instructions committed
system.cpu0.commit.committedOps                 44965                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         13965                       # Number of memory references committed
system.cpu0.commit.loads                         7418                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      5042                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40434                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27387     60.91%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      8.03%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7418     16.50%     85.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6547     14.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            44965                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1198                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      121912                       # The number of ROB reads
system.cpu0.rob.rob_writes                     137459                       # The number of ROB writes
system.cpu0.timesIdled                            402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39503                       # Number of Instructions Simulated
system.cpu0.committedOps                        44965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.555376                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.555376                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.391332                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.391332                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   66258                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  33354                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   171695                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22040                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  16592                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          198.220536                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11603                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.529891                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   198.220536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.193575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.193575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            30074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           30074                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8067                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3438                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3438                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11505                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11508                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11508                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          263                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2957                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2957                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3220                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3220                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3220                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3220                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16068466                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16068466                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    213414008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    213414008                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    229482474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    229482474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    229482474                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    229482474                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        14725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        14725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        14728                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        14728                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.031573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031573                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.462392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.462392                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.218676                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218676                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.218631                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218631                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61096.828897                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61096.828897                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 72172.474806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72172.474806                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71267.849068                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71267.849068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71267.849068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71267.849068                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2710                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2710                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          409                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10381019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10381019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18475238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18475238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28856257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28856257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28856257                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28856257                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.019448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027776                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027776                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027770                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027770                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64080.364198                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64080.364198                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74798.534413                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74798.534413                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70553.195599                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70553.195599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70553.195599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70553.195599                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              228                       # number of replacements
system.cpu0.icache.tags.tagsinuse          248.544770                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8383                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            13.787829                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   248.544770                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.485439                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.485439                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            18970                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           18970                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         8383                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           8383                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         8383                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            8383                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         8383                       # number of overall hits
system.cpu0.icache.overall_hits::total           8383                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          798                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           798                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          798                       # number of overall misses
system.cpu0.icache.overall_misses::total          798                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52252733                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52252733                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52252733                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52252733                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52252733                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52252733                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         9181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         9181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         9181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         9181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         9181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         9181                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.086919                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.086919                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.086919                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.086919                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.086919                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.086919                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65479.615288                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65479.615288                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65479.615288                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65479.615288                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65479.615288                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65479.615288                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          188                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          188                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          610                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          610                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41189266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41189266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41189266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41189266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41189266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41189266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.066442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.066442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.066442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.066442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.066442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.066442                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67523.386885                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67523.386885                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67523.386885                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67523.386885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67523.386885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67523.386885                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4831                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4425                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              196                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3224                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3008                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.300248                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    170                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           19163                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         37341                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4831                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3178                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        12219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    431                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3686                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   59                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             17337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.240814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.323293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   11216     64.69%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     421      2.43%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     295      1.70%     68.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     257      1.48%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     358      2.06%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     318      1.83%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     341      1.97%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1049      6.05%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3082     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.252100                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.948599                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2983                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 9437                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1732                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3001                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   184                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 203                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 35088                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   184                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3922                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1104                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1194                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3718                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 7215                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 34400                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  7008                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              49262                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               168360                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           52210                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                39538                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9721                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    14178                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                7693                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                907                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              285                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              73                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     33617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 68                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    27502                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           6979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        31331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        17337                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.586318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786622                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3261     18.81%     18.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                650      3.75%     22.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              13426     77.44%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17337                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                17701     64.36%     64.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076     11.18%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6204     22.56%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                521      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 27502                       # Type of FU issued
system.cpu1.iq.rate                          1.435162                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             73073                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            40673                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        27231                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 27502                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   184                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    789                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              33688                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 7693                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 907                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            85                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 173                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                27395                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6118                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              105                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6633                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3578                       # Number of branches executed
system.cpu1.iew.exec_stores                       515                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.429578                       # Inst execution rate
system.cpu1.iew.wb_sent                         27273                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        27231                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    22506                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    40234                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.421020                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.559378                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6914                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              165                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        16364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.631997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.106727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5606     34.26%     34.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5190     31.72%     65.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2265     13.84%     79.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1329      8.12%     87.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           44      0.27%     88.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          820      5.01%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           54      0.33%     93.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           49      0.30%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1007      6.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        16364                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               26197                       # Number of instructions committed
system.cpu1.commit.committedOps                 26706                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6353                       # Number of memory references committed
system.cpu1.commit.loads                         5844                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      3535                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    23249                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           17278     64.70%     64.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075     11.51%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5844     21.88%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           509      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            26706                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1007                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       48808                       # The number of ROB reads
system.cpu1.rob.rob_writes                      68283                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      26197                       # Number of Instructions Simulated
system.cpu1.committedOps                        26706                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.731496                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.731496                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.367062                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.367062                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   41597                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  19801                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   100176                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   20533                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7079                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           11.441479                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6433                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               76                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            84.644737                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    11.441479                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.011173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.011173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           76                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.074219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13323                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13323                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         5967                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5967                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           465                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6432                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6432                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6434                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6434                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          135                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           36                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          171                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           171                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          172                       # number of overall misses
system.cpu1.dcache.overall_misses::total          172                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1076495                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1076495                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1247750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1247750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2324245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2324245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2324245                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2324245                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          501                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          501                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6606                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022124                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.071856                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071856                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.025897                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025897                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026037                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026037                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  7974.037037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7974.037037                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34659.722222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34659.722222                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10500.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10500.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13592.076023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13592.076023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13513.052326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13513.052326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           19                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           81                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           73                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           91                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       484503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       484503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       419250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       419250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       903753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       903753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       906253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       906253                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.033932                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033932                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013630                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013630                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013775                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013775                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  6637.027397                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6637.027397                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24661.764706                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24661.764706                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10041.700000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10041.700000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  9958.824176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9958.824176                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.892035                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3624                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            71.058824                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.892035                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015414                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015414                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             7423                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            7423                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3624                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3624                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3624                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3624                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3624                       # number of overall hits
system.cpu1.icache.overall_hits::total           3624                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2632237                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2632237                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2632237                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2632237                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2632237                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2632237                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3686                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3686                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3686                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3686                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016820                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016820                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016820                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016820                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016820                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016820                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42455.435484                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42455.435484                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42455.435484                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42455.435484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42455.435484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42455.435484                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2141263                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2141263                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2141263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2141263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2141263                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2141263                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013836                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013836                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013836                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013836                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013836                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013836                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 41985.549020                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41985.549020                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 41985.549020                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41985.549020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 41985.549020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41985.549020                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4846                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4374                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              213                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3240                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2971                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.697531                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    163                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           18613                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         37476                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4846                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3134                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        11898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    461                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3749                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             17072                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.293580                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.327994                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   10782     63.16%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     546      3.20%     66.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     285      1.67%     68.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     269      1.58%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     354      2.07%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     328      1.92%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     350      2.05%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1187      6.95%     82.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2971     17.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               17072                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.260356                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.013431                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2947                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 9148                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1801                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2976                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   200                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 237                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   34                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 35435                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   200                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3888                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1145                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           946                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3762                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 7131                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 34659                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  6929                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              49153                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               169553                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           52474                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                39140                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   10013                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    14123                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                7712                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1026                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              271                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              46                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     33785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    27387                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              806                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           7413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        32815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            38                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        17072                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.604206                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.772856                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3057     17.91%     17.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                643      3.77%     21.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              13372     78.33%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          17072                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                17583     64.20%     64.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076     11.23%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6204     22.65%     98.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                524      1.91%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 27387                       # Type of FU issued
system.cpu2.iq.rate                          1.471391                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             72652                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            41278                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        27075                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 27387                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1909                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          541                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   200                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    836                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              33862                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 7712                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1026                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            85                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 190                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                27266                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6114                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              121                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6625                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3550                       # Number of branches executed
system.cpu2.iew.exec_stores                       511                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.464890                       # Inst execution rate
system.cpu2.iew.wb_sent                         27118                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        27075                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    22398                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    40057                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.454628                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.559153                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           7346                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              183                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        16035                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.649267                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.110746                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5375     33.52%     33.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5134     32.02%     65.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2260     14.09%     79.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1324      8.26%     87.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           40      0.25%     88.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          808      5.04%     93.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           43      0.27%     93.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           46      0.29%     93.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1005      6.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        16035                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               25970                       # Number of instructions committed
system.cpu2.commit.committedOps                 26446                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6288                       # Number of memory references committed
system.cpu2.commit.loads                         5803                       # Number of loads committed
system.cpu2.commit.membars                         21                       # Number of memory barriers committed
system.cpu2.commit.branches                      3485                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    23034                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  47                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           17083     64.60%     64.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075     11.63%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5803     21.94%     98.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           485      1.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            26446                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1005                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       48679                       # The number of ROB reads
system.cpu2.rob.rob_writes                      68691                       # The number of ROB writes
system.cpu2.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       82331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      25970                       # Number of Instructions Simulated
system.cpu2.committedOps                        26446                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.716712                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.716712                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.395261                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.395261                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   41358                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  19763                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    99699                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   20257                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7026                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           11.373936                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6407                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            85.426667                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    11.373936                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.011107                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.011107                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.073242                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13259                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13259                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5967                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5967                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           439                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6406                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6406                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6408                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6408                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          128                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           39                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          167                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          168                       # number of overall misses
system.cpu2.dcache.overall_misses::total          168                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      1893237                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1893237                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1574500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1574500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        34500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3467737                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3467737                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3467737                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3467737                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6573                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6573                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6576                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6576                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021001                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.081590                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.081590                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.025407                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025407                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.025547                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025547                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 14790.914062                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14790.914062                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 40371.794872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40371.794872                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         8625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         8625                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 20764.892216                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20764.892216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20641.291667                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20641.291667                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           57                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           23                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           80                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           80                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           87                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           88                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       496260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       496260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       442500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       442500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data       938760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       938760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data       941260                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       941260                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.033473                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033473                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013236                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013236                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013382                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013382                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  6989.577465                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6989.577465                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 27656.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27656.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         7125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 10790.344828                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10790.344828                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10696.136364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10696.136364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.163670                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3678                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            64.526316                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.163670                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             7555                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            7555                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3678                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3678                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3678                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3678                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3678                       # number of overall hits
system.cpu2.icache.overall_hits::total           3678                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           71                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           71                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           71                       # number of overall misses
system.cpu2.icache.overall_misses::total           71                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2662208                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2662208                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2662208                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2662208                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2662208                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2662208                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3749                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3749                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3749                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3749                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3749                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3749                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.018938                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.018938                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.018938                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.018938                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.018938                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.018938                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 37495.887324                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37495.887324                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 37495.887324                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37495.887324                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 37495.887324                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37495.887324                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           57                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           57                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2079779                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2079779                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2079779                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2079779                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2079779                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2079779                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.015204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.015204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.015204                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.015204                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.015204                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.015204                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 36487.350877                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36487.350877                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 36487.350877                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36487.350877                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 36487.350877                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36487.350877                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4793                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4359                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              198                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3222                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2980                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.489137                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    172                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           18263                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4779                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         37214                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4793                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3152                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        12069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    435                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3749                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   62                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             17073                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.271657                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.326642                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   10929     64.01%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     432      2.53%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     287      1.68%     68.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     291      1.70%     69.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     331      1.94%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     354      2.07%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     333      1.95%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1115      6.53%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3001     17.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               17073                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.262443                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.037672                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2922                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 9256                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1761                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2944                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   190                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 212                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 35018                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   190                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3866                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1145                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1049                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3702                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 7121                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 34304                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  6913                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              48847                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               167912                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           52062                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                39096                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    9748                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            49                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    13931                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                7668                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                927                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              300                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              65                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     33460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    27276                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              710                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           7106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        31691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            40                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        17073                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.597610                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.776876                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3099     18.15%     18.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                672      3.94%     22.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              13302     77.91%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          17073                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17512     64.20%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076     11.28%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6178     22.65%     98.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                510      1.87%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 27276                       # Type of FU issued
system.cpu3.iq.rate                          1.493511                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             72333                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            40654                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        26986                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 27276                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1865                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   190                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    803                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              33541                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 7668                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 927                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            86                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 178                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                27164                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6087                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              110                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6589                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3525                       # Number of branches executed
system.cpu3.iew.exec_stores                       502                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.487379                       # Inst execution rate
system.cpu3.iew.wb_sent                         27026                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        26986                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    22320                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    39849                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.477632                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.560114                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           7071                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              171                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        16080                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.643781                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.115068                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         5439     33.82%     33.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         5145     32.00%     65.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2256     14.03%     79.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1278      7.95%     87.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           36      0.22%     88.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          823      5.12%     93.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           47      0.29%     93.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           48      0.30%     93.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1008      6.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        16080                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               25948                       # Number of instructions committed
system.cpu3.commit.committedOps                 26432                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6294                       # Number of memory references committed
system.cpu3.commit.loads                         5803                       # Number of loads committed
system.cpu3.commit.membars                         21                       # Number of memory barriers committed
system.cpu3.commit.branches                      3476                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    23029                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  47                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           17063     64.55%     64.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075     11.63%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5803     21.95%     98.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           491      1.86%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            26432                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1008                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       48419                       # The number of ROB reads
system.cpu3.rob.rob_writes                      68037                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       82681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      25948                       # Number of Instructions Simulated
system.cpu3.committedOps                        26432                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.703831                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.703831                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.420796                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.420796                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   41279                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  19704                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    99345                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   20184                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   6987                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    20                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           11.900912                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6384                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            80.810127                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    11.900912                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.011622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.011622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13222                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13222                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5936                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          443                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           443                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6379                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6379                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6381                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6381                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          134                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           40                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          174                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           174                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          175                       # number of overall misses
system.cpu3.dcache.overall_misses::total          175                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1700995                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1700995                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1570750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1570750                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        32499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        32499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3271745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3271745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3271745                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3271745                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         6070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6553                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6556                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6556                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022076                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022076                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.082816                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.082816                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026553                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026553                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026693                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026693                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12693.992537                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12693.992537                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 39268.750000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39268.750000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  6499.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6499.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18803.132184                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18803.132184                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18695.685714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18695.685714                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           86                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           89                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       430255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       430255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       432000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       432000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       862255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       862255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       864755                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       864755                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011697                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011697                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035197                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035197                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013429                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013429                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013575                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013575                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  6059.929577                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6059.929577                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 25411.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25411.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  4800.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4800.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  9798.352273                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9798.352273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  9716.348315                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9716.348315                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            8.029368                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3678                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            66.872727                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.029368                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015682                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015682                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             7553                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            7553                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3678                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3678                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3678                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3678                       # number of overall hits
system.cpu3.icache.overall_hits::total           3678                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           71                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           71                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           71                       # number of overall misses
system.cpu3.icache.overall_misses::total           71                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2269454                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2269454                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2269454                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2269454                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2269454                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2269454                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3749                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3749                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3749                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3749                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.018938                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.018938                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.018938                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.018938                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.018938                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.018938                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 31964.140845                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 31964.140845                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 31964.140845                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 31964.140845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 31964.140845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 31964.140845                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1716279                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1716279                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1716279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1716279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1716279                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1716279                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.014671                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014671                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.014671                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014671                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.014671                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014671                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 31205.072727                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31205.072727                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 31205.072727                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31205.072727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 31205.072727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31205.072727                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   392.875520                       # Cycle average of tags in use
system.l2.tags.total_refs                         251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.383206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.479088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       310.195325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.926371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         3.009416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.056299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.479850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.557591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.171580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10857                       # Number of tag accesses
system.l2.tags.data_accesses                    10857                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     253                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                      255                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                  37                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data                  13                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu2.data                   9                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu3.data                  10                       # number of overall hits
system.l2.overall_hits::total                     255                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               518                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   720                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                    967                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               518                       # number of overall misses
system.l2.overall_misses::cpu0.data               361                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::total                   967                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39605750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10000000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1796250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       170500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1664250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       222750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1295750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       141250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54896500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17967750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       379750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19139500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39605750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27967750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1796250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       550250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1664250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       624750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1295750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       531250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         74036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39605750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27967750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1796250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       550250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1664250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       624750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1295750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       531250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        74036000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               249                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               19                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1222                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              19                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1222                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.849180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.782609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.470588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.133333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.421053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.739979                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991968                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.849180                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.907035                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.315789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.421053                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791326                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.849180                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.907035                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.315789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.421053                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791326                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76458.976834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79365.079365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 74843.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        85250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 69343.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        74250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 61702.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        70625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76245.138889                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76458.510638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 94937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       100500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data        97500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77487.854251                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76458.976834                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 77472.991690                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 74843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 91708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 69343.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data        89250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61702.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 88541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76562.564633                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76458.976834                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 77472.991690                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 74843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 91708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 69343.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data        89250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61702.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 88541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76562.564633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 72                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  72                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 72                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              648                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              895                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32688250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7502250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1237250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       311000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       300750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42173500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       126006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       126006                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15034750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       329250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16055000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32688250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1237250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       399750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       300750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58228500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32688250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1237250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       399750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       300750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58228500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.834426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.683230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.352941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.066667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.087719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.665982                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991968                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.834426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.866834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.352941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.263158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.087719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.732406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.834426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.866834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.352941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.263158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.087719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.732406                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64220.530452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 68202.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 68736.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        62200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 75187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65082.561728                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 18000.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63977.659574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 82312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data        87500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data        85250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        65000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64220.530452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 65324.637681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 68736.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        79950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        62200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 75187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        80900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65059.776536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64220.530452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 65324.637681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 68736.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        79950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        62200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 75187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        80900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65059.776536                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 647                       # Transaction distribution
system.membus.trans_dist::ReadResp                646                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               14                       # Total snoops (count)
system.membus.snoop_fanout::samples               917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1100001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4747491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1167                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1165                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        26240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             243                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1487    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             755999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1010234                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            678239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             81237                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            144248                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             92721                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            141740                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87721                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           142244                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
