#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 27 16:13:21 2020
# Process ID: 7680
# Current directory: E:/firmware/XILINX/demo/test_control/test_control.runs/main_control_freq_out_0_0_synth_1
# Command line: vivado.exe -log main_control_freq_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_control_freq_out_0_0.tcl
# Log file: E:/firmware/XILINX/demo/test_control/test_control.runs/main_control_freq_out_0_0_synth_1/main_control_freq_out_0_0.vds
# Journal file: E:/firmware/XILINX/demo/test_control/test_control.runs/main_control_freq_out_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source main_control_freq_out_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/demo/test_control/ip_repo/freq_out_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/IP_Project'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/IP_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top main_control_freq_out_0_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.035 ; gain = 96.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_control_freq_out_0_0' [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ip/main_control_freq_out_0_0/synth/main_control_freq_out_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'freq_out_v1_0' [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_out_v1_0_S00_AXI' [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'gate_fun' [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/src/gate_fun.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gate_fun' (1#1) [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/src/gate_fun.v:1]
INFO: [Synth 8-6155] done synthesizing module 'freq_out_v1_0_S00_AXI' (2#1) [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'freq_out_v1_0' (3#1) [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ipshared/8215/hdl/freq_out_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_control_freq_out_0_0' (4#1) [e:/firmware/XILINX/demo/test_control/test_control.srcs/sources_1/bd/main_control/ip/main_control_freq_out_0_0/synth/main_control_freq_out_0_0.v:57]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design freq_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 526.004 ; gain = 152.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 526.004 ; gain = 152.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 526.004 ; gain = 152.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 865.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 867.141 ; gain = 1.336
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.141 ; gain = 493.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.141 ; gain = 493.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.141 ; gain = 493.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 867.141 ; gain = 493.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gate_fun 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module freq_out_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design main_control_freq_out_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[16]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[17]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[18]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[19]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[20]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[21]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[22]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[23]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[24]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[25]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[26]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[27]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[28]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[29]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[30]' (FDCE) to 'inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/count_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/freq_out_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/freq_out_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/freq_out_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/freq_out_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/freq_out_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 867.141 ; gain = 493.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 873.492 ; gain = 499.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 873.641 ; gain = 499.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    18|
|4     |LUT3   |     2|
|5     |LUT4   |    25|
|6     |LUT5   |     2|
|7     |LUT6   |    39|
|8     |FDCE   |    17|
|9     |FDRE   |   169|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   278|
|2     |  inst                         |freq_out_v1_0         |   278|
|3     |    freq_out_v1_0_S00_AXI_inst |freq_out_v1_0_S00_AXI |   278|
|4     |      gate_fun_m0              |gate_fun              |    48|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 885.055 ; gain = 170.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 885.055 ; gain = 511.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 895.891 ; gain = 533.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/firmware/XILINX/demo/test_control/test_control.runs/main_control_freq_out_0_0_synth_1/main_control_freq_out_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_control_freq_out_0_0, cache-ID = a44d6435b695d9d4
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/firmware/XILINX/demo/test_control/test_control.runs/main_control_freq_out_0_0_synth_1/main_control_freq_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_control_freq_out_0_0_utilization_synth.rpt -pb main_control_freq_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 16:13:51 2020...
