Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 14 11:22:33 2025
| Host         : Osher running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decimal_counter_timing_summary_routed.rpt -pb decimal_counter_timing_summary_routed.pb -rpx decimal_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : decimal_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: cnt0/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt0/q_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt0/q_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt1/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt1/q_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt1/q_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt2/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt2/q_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt2/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: div/clk500_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: div/clk5_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s_r/temp_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s_r/temp_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.722        0.000                      0                   66        0.341        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.722        0.000                      0                   66        0.341        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 div/count500_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    div/CLK
    SLICE_X64Y35         FDRE                                         r  div/count500_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  div/count500_reg[20]/Q
                         net (fo=2, routed)           1.008     6.681    div/count500[20]
    SLICE_X62Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.805 r  div/count500[31]_i_7/O
                         net (fo=1, routed)           0.636     7.441    div/count500[31]_i_7_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  div/count500[31]_i_2/O
                         net (fo=32, routed)          1.697     9.261    div/count500[31]_i_2_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.385 r  div/count500[6]_i_1/O
                         net (fo=1, routed)           0.000     9.385    div/count500_0[6]
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    15.107    div/count500_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.890ns (21.072%)  route 3.334ns (78.928%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.867     9.255    div/count500[31]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.379 r  div/count500[5]_i_1/O
                         net (fo=1, routed)           0.000     9.379    div/count500_0[5]
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    div/CLK
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.029    15.120    div/count500_reg[5]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.890ns (21.108%)  route 3.326ns (78.892%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.860     9.248    div/count500[31]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.372 r  div/count500[7]_i_1/O
                         net (fo=1, routed)           0.000     9.372    div/count500_0[7]
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    div/CLK
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031    15.122    div/count500_reg[7]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.890ns (20.962%)  route 3.356ns (79.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.889     9.277    div/count500[31]_i_3_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.401 r  div/count500[3]_i_1/O
                         net (fo=1, routed)           0.000     9.401    div/count500_0[3]
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    div/CLK
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.077    15.168    div/count500_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.890ns (21.011%)  route 3.346ns (78.989%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.879     9.267    div/count500[31]_i_3_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.391 r  div/count500[4]_i_1/O
                         net (fo=1, routed)           0.000     9.391    div/count500_0[4]
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    div/CLK
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.081    15.172    div/count500_reg[4]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 div/count5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.314%)  route 3.286ns (78.686%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X60Y38         FDRE                                         r  div/count5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count5_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count5[28]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count5[31]_i_8/O
                         net (fo=1, routed)           0.416     7.044    div/count5[31]_i_8_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.168 r  div/count5[31]_i_3/O
                         net (fo=32, routed)          2.039     9.207    div/count5[31]_i_3_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.331 r  div/count5[3]_i_1/O
                         net (fo=1, routed)           0.000     9.331    div/count5_1[3]
    SLICE_X58Y32         FDRE                                         r  div/count5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    div/CLK
    SLICE_X58Y32         FDRE                                         r  div/count5_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.031    15.121    div/count5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 div/count5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.890ns (21.328%)  route 3.283ns (78.672%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X60Y38         FDRE                                         r  div/count5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count5_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count5[28]
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count5[31]_i_8/O
                         net (fo=1, routed)           0.416     7.044    div/count5[31]_i_8_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.168 r  div/count5[31]_i_3/O
                         net (fo=32, routed)          2.036     9.204    div/count5[31]_i_3_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.328 r  div/count5[2]_i_1/O
                         net (fo=1, routed)           0.000     9.328    div/count5_1[2]
    SLICE_X58Y32         FDRE                                         r  div/count5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    div/CLK
    SLICE_X58Y32         FDRE                                         r  div/count5_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.029    15.119    div/count5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.890ns (21.418%)  route 3.265ns (78.582%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.799     9.187    div/count500[31]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.311 r  div/count500[1]_i_1/O
                         net (fo=1, routed)           0.000     9.311    div/count500_0[1]
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.029    15.105    div/count500_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 div/count500_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.419ns (57.880%)  route 1.760ns (42.120%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    div/CLK
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  div/count500_reg[0]/Q
                         net (fo=3, routed)           0.956     6.624    div/count500[0]
    SLICE_X63Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  div/count500_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    div/count500_reg[4]_i_2_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  div/count500_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    div/count500_reg[8]_i_2_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  div/count500_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    div/count500_reg[12]_i_2_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  div/count500_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    div/count500_reg[16]_i_2_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  div/count500_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    div/count500_reg[20]_i_2_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  div/count500_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    div/count500_reg[24]_i_2_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  div/count500_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    div/count500_reg[28]_i_2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.222 r  div/count500_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.805     9.027    div/count500_reg[31]_i_6_n_6
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.303     9.330 r  div/count500[30]_i_1/O
                         net (fo=1, routed)           0.000     9.330    div/count500_0[30]
    SLICE_X62Y38         FDRE                                         r  div/count500_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    div/CLK
    SLICE_X62Y38         FDRE                                         r  div/count500_reg[30]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.031    15.127    div/count500_reg[30]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 div/count500_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.428%)  route 3.263ns (78.572%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.155    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  div/count500_reg[28]/Q
                         net (fo=2, routed)           0.831     6.504    div/count500[28]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.628 r  div/count500[31]_i_8/O
                         net (fo=1, routed)           0.636     7.264    div/count500[31]_i_8_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          1.797     9.185    div/count500[31]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.309 r  div/count500[2]_i_1/O
                         net (fo=1, routed)           0.000     9.309    div/count500_0[2]
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    15.107    div/count500_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 div/count500_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.231ns (49.208%)  route 0.238ns (50.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  div/count500_reg[1]/Q
                         net (fo=2, routed)           0.131     1.743    div/count500[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  div/count500[31]_i_4/O
                         net (fo=32, routed)          0.107     1.896    div/count500[31]_i_4_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  div/count500[7]_i_1/O
                         net (fo=1, routed)           0.000     1.941    div/count500_0[7]
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.858     1.985    div/CLK
    SLICE_X62Y32         FDRE                                         r  div/count500_reg[7]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.092     1.599    div/count500_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 div/count500_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.208%)  route 0.292ns (55.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    div/CLK
    SLICE_X62Y37         FDRE                                         r  div/count500_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  div/count500_reg[25]/Q
                         net (fo=2, routed)           0.135     1.751    div/count500[25]
    SLICE_X62Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          0.157     1.953    div/count500[31]_i_3_n_0
    SLICE_X64Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.998 r  div/count500[28]_i_1/O
                         net (fo=1, routed)           0.000     1.998    div/count500_0[28]
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    div/CLK
    SLICE_X64Y37         FDRE                                         r  div/count500_reg[28]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.120     1.610    div/count500_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 div/count500_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.762%)  route 0.322ns (58.238%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  div/count500_reg[1]/Q
                         net (fo=2, routed)           0.131     1.743    div/count500[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  div/count500[31]_i_4/O
                         net (fo=32, routed)          0.191     1.979    div/count500[31]_i_4_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.024 r  div/count500[9]_i_1/O
                         net (fo=1, routed)           0.000     2.024    div/count500_0[9]
    SLICE_X64Y33         FDRE                                         r  div/count500_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    div/CLK
    SLICE_X64Y33         FDRE                                         r  div/count500_reg[9]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.120     1.628    div/count500_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 div/count500_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.612%)  route 0.324ns (58.388%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  div/count500_reg[1]/Q
                         net (fo=2, routed)           0.131     1.743    div/count500[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  div/count500[31]_i_4/O
                         net (fo=32, routed)          0.193     1.981    div/count500[31]_i_4_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I2_O)        0.045     2.026 r  div/count500[8]_i_1/O
                         net (fo=1, routed)           0.000     2.026    div/count500_0[8]
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.858     1.985    div/CLK
    SLICE_X64Y32         FDRE                                         r  div/count500_reg[8]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.121     1.628    div/count500_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 div/count500_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.186%)  route 0.280ns (54.814%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    div/CLK
    SLICE_X62Y37         FDRE                                         r  div/count500_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  div/count500_reg[25]/Q
                         net (fo=2, routed)           0.135     1.751    div/count500[25]
    SLICE_X62Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  div/count500[31]_i_3/O
                         net (fo=32, routed)          0.145     1.941    div/count500[31]_i_3_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.986 r  div/count500[27]_i_1/O
                         net (fo=1, routed)           0.000     1.986    div/count500_0[27]
    SLICE_X62Y37         FDRE                                         r  div/count500_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    div/CLK
    SLICE_X62Y37         FDRE                                         r  div/count500_reg[27]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     1.567    div/count500_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 div/count500_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.815%)  route 0.321ns (58.185%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  div/count500_reg[1]/Q
                         net (fo=2, routed)           0.131     1.743    div/count500[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  div/count500[31]_i_4/O
                         net (fo=32, routed)          0.190     1.979    div/count500[31]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.024 r  div/count500[11]_i_1/O
                         net (fo=1, routed)           0.000     2.024    div/count500_0[11]
    SLICE_X62Y33         FDRE                                         r  div/count500_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    div/CLK
    SLICE_X62Y33         FDRE                                         r  div/count500_reg[11]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092     1.600    div/count500_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 div/count500_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.740%)  route 0.322ns (58.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    div/CLK
    SLICE_X61Y32         FDRE                                         r  div/count500_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  div/count500_reg[1]/Q
                         net (fo=2, routed)           0.131     1.743    div/count500[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  div/count500[31]_i_4/O
                         net (fo=32, routed)          0.191     1.980    div/count500[31]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.025 r  div/count500[10]_i_1/O
                         net (fo=1, routed)           0.000     2.025    div/count500_0[10]
    SLICE_X62Y33         FDRE                                         r  div/count500_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    div/CLK
    SLICE_X62Y33         FDRE                                         r  div/count500_reg[10]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091     1.599    div/count500_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 div/count500_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count500_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.073%)  route 0.331ns (58.927%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    div/CLK
    SLICE_X62Y35         FDRE                                         r  div/count500_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  div/count500_reg[17]/Q
                         net (fo=2, routed)           0.135     1.750    div/count500[17]
    SLICE_X62Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  div/count500[31]_i_2/O
                         net (fo=32, routed)          0.197     1.992    div/count500[31]_i_2_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.037 r  div/count500[20]_i_1/O
                         net (fo=1, routed)           0.000     2.037    div/count500_0[20]
    SLICE_X64Y35         FDRE                                         r  div/count500_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    div/CLK
    SLICE_X64Y35         FDRE                                         r  div/count500_reg[20]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.121     1.610    div/count500_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 div/count5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count5_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.221%)  route 0.303ns (56.779%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    div/CLK
    SLICE_X58Y36         FDRE                                         r  div/count5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  div/count5_reg[17]/Q
                         net (fo=2, routed)           0.134     1.748    div/count5[17]
    SLICE_X58Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  div/count5[31]_i_2/O
                         net (fo=32, routed)          0.170     1.963    div/count5[31]_i_2_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  div/count5[22]_i_1/O
                         net (fo=1, routed)           0.000     2.008    div/count5_1[22]
    SLICE_X58Y37         FDRE                                         r  div/count5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    div/CLK
    SLICE_X58Y37         FDRE                                         r  div/count5_reg[22]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.092     1.581    div/count5_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 div/count5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.140%)  route 0.304ns (56.860%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    div/CLK
    SLICE_X58Y36         FDRE                                         r  div/count5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  div/count5_reg[17]/Q
                         net (fo=2, routed)           0.134     1.748    div/count5[17]
    SLICE_X58Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  div/count5[31]_i_2/O
                         net (fo=32, routed)          0.171     1.964    div/count5[31]_i_2_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.009 r  div/count5[21]_i_1/O
                         net (fo=1, routed)           0.000     2.009    div/count5_1[21]
    SLICE_X58Y37         FDRE                                         r  div/count5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    div/CLK
    SLICE_X58Y37         FDRE                                         r  div/count5_reg[21]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.091     1.580    div/count5_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35   div/clk500_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   div/clk5_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   div/count500_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   div/count500_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   div/count500_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   div/count500_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   div/count500_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   div/count500_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   div/count500_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y35   div/clk500_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   div/count500_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   div/count500_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   div/count500_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   div/count500_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   div/count500_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   div/count500_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   div/clk5_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   div/count500_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   div/count500_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   div/count500_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   div/count500_reg[14]/C



