#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001126b20 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v00000000015348c0_0 .net "Address_Add_PC", 31 0, L_0000000001539920;  1 drivers
v0000000001534960_0 .net "Address_in_PC", 31 0, L_00000000015951e0;  1 drivers
v00000000015391a0_0 .net "Address_out_PC", 31 0, v00000000011db8a0_0;  1 drivers
v0000000001538160_0 .net "Inst", 31 0, v00000000011d1f60_0;  1 drivers
v0000000001539420_0 .net "Inst_Left", 31 0, v00000000011d2820_0;  1 drivers
v0000000001538e80_0 .net "R_data", 31 0, L_0000000001539a60;  1 drivers
v0000000001538480_0 .net "R_data1", 31 0, L_0000000001149bc0;  1 drivers
v00000000015399c0_0 .net "R_data2", 31 0, L_000000000114a1e0;  1 drivers
v0000000001539c40_0 .var "clk", 0 0;
v00000000015392e0_0 .net "out_ALU", 31 0, L_0000000001539600;  1 drivers
v0000000001539b00_0 .var "rst", 0 0;
v0000000001539e20_0 .net "zero", 0 0, L_0000000001538980;  1 drivers
S_0000000001180160 .scope module, "cpu" "CPU" 2 8, 3 16 0, S_0000000001126b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "out_ALU";
    .port_info 3 /OUTPUT 32 "R_data1";
    .port_info 4 /OUTPUT 32 "R_data2";
    .port_info 5 /OUTPUT 32 "Address_in_PC";
    .port_info 6 /OUTPUT 32 "Address_out_PC";
    .port_info 7 /OUTPUT 32 "Address_Add_PC";
    .port_info 8 /OUTPUT 32 "Inst";
    .port_info 9 /OUTPUT 32 "R_data";
    .port_info 10 /OUTPUT 32 "Inst_Left";
    .port_info 11 /OUTPUT 1 "zero";
v0000000001535d60_0 .net "ALUCtrl", 2 0, v00000000011d16a0_0;  1 drivers
v0000000001534500_0 .net "ALUOp", 1 0, L_0000000001538840;  1 drivers
v0000000001534aa0_0 .net "ALUSrc", 0 0, L_0000000001538200;  1 drivers
v0000000001534f00_0 .net "ALU_B", 31 0, L_0000000001538700;  1 drivers
v0000000001535ea0_0 .net "Add2B", 31 0, v0000000001534280_0;  1 drivers
v00000000015350e0_0 .net "Address_Add_PC", 31 0, L_0000000001539920;  alias, 1 drivers
v0000000001534b40_0 .net "Address_in_PC", 31 0, L_00000000015951e0;  alias, 1 drivers
v0000000001535f40_0 .net "Address_out_PC", 31 0, v00000000011db8a0_0;  alias, 1 drivers
v00000000015340a0_0 .net "Branch", 0 0, L_0000000001539f60;  1 drivers
v0000000001534d20_0 .net "Branch_or_normal", 31 0, L_0000000001538de0;  1 drivers
v0000000001535860_0 .net "CLK", 0 0, v0000000001539c40_0;  1 drivers
v0000000001535220_0 .net "Inst", 31 0, v00000000011d1f60_0;  alias, 1 drivers
v0000000001534dc0_0 .net "Inst_Left", 31 0, v00000000011d2820_0;  alias, 1 drivers
v0000000001535180_0 .net "Jump", 0 0, L_0000000001538ca0;  1 drivers
v0000000001534e60_0 .net "MemRd", 0 0, L_0000000001539100;  1 drivers
v0000000001534460_0 .net "MemWr", 0 0, L_00000000015382a0;  1 drivers
v0000000001535900_0 .net "MemtoReg", 0 0, L_0000000001539ba0;  1 drivers
v0000000001534a00_0 .net "Mux32_3_select", 0 0, L_000000000114a170;  1 drivers
v0000000001534fa0_0 .net "R_data", 31 0, L_0000000001539a60;  alias, 1 drivers
v0000000001535040_0 .net "R_data1", 31 0, L_0000000001149bc0;  alias, 1 drivers
v0000000001535540_0 .net "R_data2", 31 0, L_000000000114a1e0;  alias, 1 drivers
v0000000001534640_0 .net "RegDst", 0 0, L_0000000001538f20;  1 drivers
v00000000015345a0_0 .net "RegWr", 0 0, L_0000000001539ce0;  1 drivers
v00000000015346e0_0 .net "W_Reg", 4 0, L_0000000001538340;  1 drivers
v00000000015355e0_0 .net "W_data", 31 0, L_0000000001538b60;  1 drivers
v00000000015352c0_0 .net "outAdd2", 31 0, L_0000000001538ac0;  1 drivers
v0000000001535720_0 .net "out_ALU", 31 0, L_0000000001539600;  alias, 1 drivers
v0000000001534780_0 .net "outsig", 31 0, v00000000015343c0_0;  1 drivers
v00000000015359a0_0 .net "overflow", 0 0, L_0000000001539880;  1 drivers
v0000000001535b80_0 .net "rst", 0 0, v0000000001539b00_0;  1 drivers
v0000000001534820_0 .net "zero", 0 0, L_0000000001538980;  alias, 1 drivers
L_0000000001539d80 .part v00000000011d1f60_0, 26, 6;
L_0000000001539ec0 .part v00000000011d1f60_0, 16, 5;
L_00000000015380c0 .part v00000000011d1f60_0, 11, 5;
L_00000000015385c0 .part v00000000011d1f60_0, 21, 5;
L_0000000001539560 .part v00000000011d1f60_0, 16, 5;
L_00000000015396a0 .part v00000000011d1f60_0, 0, 16;
L_00000000015394c0 .part v00000000011d1f60_0, 0, 6;
L_0000000001595640 .part v00000000011d1f60_0, 0, 26;
L_0000000001595140 .part L_0000000001539920, 28, 4;
S_00000000011802f0 .scope module, "MUX32_2" "MUX32" 3 47, 4 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v0000000001172d10_0 .net "A", 31 0, L_0000000001539600;  alias, 1 drivers
v00000000011d1740_0 .net "B", 31 0, L_0000000001539a60;  alias, 1 drivers
v00000000011d2d20_0 .net "S", 31 0, L_0000000001538b60;  alias, 1 drivers
v00000000011d19c0_0 .net "Select", 0 0, L_0000000001539ba0;  alias, 1 drivers
v00000000011d28c0_0 .net *"_s0", 31 0, L_0000000001538a20;  1 drivers
L_000000000153a3a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011d1420_0 .net *"_s3", 30 0, L_000000000153a3a0;  1 drivers
L_000000000153a3e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011d1380_0 .net/2u *"_s4", 31 0, L_000000000153a3e8;  1 drivers
v00000000011d1ec0_0 .net *"_s6", 0 0, L_0000000001538fc0;  1 drivers
L_0000000001538a20 .concat [ 1 31 0 0], L_0000000001539ba0, L_000000000153a3a0;
L_0000000001538fc0 .cmp/eq 32, L_0000000001538a20, L_000000000153a3e8;
L_0000000001538b60 .functor MUXZ 32, L_0000000001539a60, L_0000000001539600, L_0000000001538fc0, C4<>;
S_0000000001146bb0 .scope module, "add2" "Add1" 3 49, 5 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "C";
v00000000011d23c0_0 .net "A", 31 0, L_0000000001539920;  alias, 1 drivers
v00000000011d14c0_0 .net "B", 31 0, v0000000001534280_0;  alias, 1 drivers
v00000000011d1560_0 .net "C", 31 0, L_0000000001538ac0;  alias, 1 drivers
L_0000000001538ac0 .arith/sum 32, L_0000000001539920, v0000000001534280_0;
S_0000000001146d40 .scope module, "alu" "ALU" 3 45, 6 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "Mod";
    .port_info 3 /OUTPUT 32 "C";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "O";
P_0000000001145f80 .param/l "Add" 0 6 9, C4<100>;
P_0000000001145fb8 .param/l "Addu" 0 6 11, C4<100>;
P_0000000001145ff0 .param/l "And" 0 6 12, C4<000>;
P_0000000001146028 .param/l "Or" 0 6 13, C4<001>;
P_0000000001146060 .param/l "Slt" 0 6 14, C4<011>;
P_0000000001146098 .param/l "Sub" 0 6 10, C4<110>;
P_00000000011460d0 .param/l "bits" 0 6 16, +C4<00000000000000000000000000011111>;
L_0000000001149ed0 .functor BUFZ 32, L_0000000001538700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000114a020 .functor BUFZ 32, L_0000000001149bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011d11a0_0 .net "A", 31 0, L_0000000001149bc0;  alias, 1 drivers
v00000000011d2460_0 .net "B", 31 0, L_0000000001538700;  alias, 1 drivers
v00000000011d0fc0_0 .net "C", 31 0, L_0000000001539600;  alias, 1 drivers
v00000000011d2500_0 .net "Mod", 2 0, v00000000011d16a0_0;  alias, 1 drivers
v00000000011d1060_0 .net "O", 0 0, L_0000000001539880;  alias, 1 drivers
v00000000011d2a00_0 .net/s "SA", 31 0, L_000000000114a020;  1 drivers
v00000000011d25a0_0 .net/s "SB", 31 0, L_0000000001149ed0;  1 drivers
v00000000011d1d80_0 .net "Z", 0 0, L_0000000001538980;  alias, 1 drivers
L_000000000153a2c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000011d1100_0 .net/2s *"_s10", 1 0, L_000000000153a2c8;  1 drivers
L_000000000153a310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011d2640_0 .net/2s *"_s12", 1 0, L_000000000153a310;  1 drivers
v00000000011d1600_0 .net *"_s14", 1 0, L_00000000015387a0;  1 drivers
L_000000000153a280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011d2140_0 .net/2u *"_s6", 31 0, L_000000000153a280;  1 drivers
v00000000011d26e0_0 .net *"_s8", 0 0, L_00000000015397e0;  1 drivers
v00000000011d2dc0_0 .var "result", 32 0;
E_0000000001179dd0/0 .event edge, v00000000011d2500_0, v00000000011d11a0_0, v00000000011d2460_0, v00000000011d2a00_0;
E_0000000001179dd0/1 .event edge, v00000000011d25a0_0;
E_0000000001179dd0 .event/or E_0000000001179dd0/0, E_0000000001179dd0/1;
L_0000000001539600 .part v00000000011d2dc0_0, 0, 32;
L_00000000015397e0 .cmp/eq 32, L_0000000001539600, L_000000000153a280;
L_00000000015387a0 .functor MUXZ 2, L_000000000153a310, L_000000000153a2c8, L_00000000015397e0, C4<>;
L_0000000001538980 .part L_00000000015387a0, 0, 1;
L_0000000001539880 .part v00000000011d2dc0_0, 32, 1;
S_0000000001146110 .scope module, "alucu" "ALUCU" 3 44, 7 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUCtrl";
v00000000011d16a0_0 .var "ALUCtrl", 2 0;
v00000000011d2780_0 .net "ALUOp", 1 0, L_0000000001538840;  alias, 1 drivers
v00000000011d1240_0 .net "funct", 5 0, L_00000000015394c0;  1 drivers
E_00000000011798d0 .event edge, v00000000011d2780_0, v00000000011d1240_0;
S_0000000001143730 .scope module, "andgate" "AndGate" 3 50, 8 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "R";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_000000000114a170 .functor AND 1, L_0000000001539f60, L_0000000001538980, C4<1>, C4<1>;
v00000000011d1920_0 .net "A", 0 0, L_0000000001539f60;  alias, 1 drivers
v00000000011d12e0_0 .net "B", 0 0, L_0000000001538980;  alias, 1 drivers
v00000000011d20a0_0 .net "R", 0 0, L_000000000114a170;  alias, 1 drivers
S_00000000011438c0 .scope module, "coderam" "CodeRam" 3 38, 9 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Addr";
    .port_info 1 /OUTPUT 32 "Inst";
v00000000011d17e0_0 .net "Addr", 31 0, v00000000011db8a0_0;  alias, 1 drivers
v00000000011d1f60_0 .var "Inst", 31 0;
v00000000011d1880 .array "mem", 255 0, 31 0;
v00000000011d1a60_0 .var "tempaddr", 7 0;
v00000000011d1880_0 .array/port v00000000011d1880, 0;
v00000000011d1880_1 .array/port v00000000011d1880, 1;
E_0000000001179250/0 .event edge, v00000000011d17e0_0, v00000000011d1a60_0, v00000000011d1880_0, v00000000011d1880_1;
v00000000011d1880_2 .array/port v00000000011d1880, 2;
v00000000011d1880_3 .array/port v00000000011d1880, 3;
v00000000011d1880_4 .array/port v00000000011d1880, 4;
v00000000011d1880_5 .array/port v00000000011d1880, 5;
E_0000000001179250/1 .event edge, v00000000011d1880_2, v00000000011d1880_3, v00000000011d1880_4, v00000000011d1880_5;
v00000000011d1880_6 .array/port v00000000011d1880, 6;
v00000000011d1880_7 .array/port v00000000011d1880, 7;
v00000000011d1880_8 .array/port v00000000011d1880, 8;
v00000000011d1880_9 .array/port v00000000011d1880, 9;
E_0000000001179250/2 .event edge, v00000000011d1880_6, v00000000011d1880_7, v00000000011d1880_8, v00000000011d1880_9;
v00000000011d1880_10 .array/port v00000000011d1880, 10;
v00000000011d1880_11 .array/port v00000000011d1880, 11;
v00000000011d1880_12 .array/port v00000000011d1880, 12;
v00000000011d1880_13 .array/port v00000000011d1880, 13;
E_0000000001179250/3 .event edge, v00000000011d1880_10, v00000000011d1880_11, v00000000011d1880_12, v00000000011d1880_13;
v00000000011d1880_14 .array/port v00000000011d1880, 14;
v00000000011d1880_15 .array/port v00000000011d1880, 15;
v00000000011d1880_16 .array/port v00000000011d1880, 16;
v00000000011d1880_17 .array/port v00000000011d1880, 17;
E_0000000001179250/4 .event edge, v00000000011d1880_14, v00000000011d1880_15, v00000000011d1880_16, v00000000011d1880_17;
v00000000011d1880_18 .array/port v00000000011d1880, 18;
v00000000011d1880_19 .array/port v00000000011d1880, 19;
v00000000011d1880_20 .array/port v00000000011d1880, 20;
v00000000011d1880_21 .array/port v00000000011d1880, 21;
E_0000000001179250/5 .event edge, v00000000011d1880_18, v00000000011d1880_19, v00000000011d1880_20, v00000000011d1880_21;
v00000000011d1880_22 .array/port v00000000011d1880, 22;
v00000000011d1880_23 .array/port v00000000011d1880, 23;
v00000000011d1880_24 .array/port v00000000011d1880, 24;
v00000000011d1880_25 .array/port v00000000011d1880, 25;
E_0000000001179250/6 .event edge, v00000000011d1880_22, v00000000011d1880_23, v00000000011d1880_24, v00000000011d1880_25;
v00000000011d1880_26 .array/port v00000000011d1880, 26;
v00000000011d1880_27 .array/port v00000000011d1880, 27;
v00000000011d1880_28 .array/port v00000000011d1880, 28;
v00000000011d1880_29 .array/port v00000000011d1880, 29;
E_0000000001179250/7 .event edge, v00000000011d1880_26, v00000000011d1880_27, v00000000011d1880_28, v00000000011d1880_29;
v00000000011d1880_30 .array/port v00000000011d1880, 30;
v00000000011d1880_31 .array/port v00000000011d1880, 31;
v00000000011d1880_32 .array/port v00000000011d1880, 32;
v00000000011d1880_33 .array/port v00000000011d1880, 33;
E_0000000001179250/8 .event edge, v00000000011d1880_30, v00000000011d1880_31, v00000000011d1880_32, v00000000011d1880_33;
v00000000011d1880_34 .array/port v00000000011d1880, 34;
v00000000011d1880_35 .array/port v00000000011d1880, 35;
v00000000011d1880_36 .array/port v00000000011d1880, 36;
v00000000011d1880_37 .array/port v00000000011d1880, 37;
E_0000000001179250/9 .event edge, v00000000011d1880_34, v00000000011d1880_35, v00000000011d1880_36, v00000000011d1880_37;
v00000000011d1880_38 .array/port v00000000011d1880, 38;
v00000000011d1880_39 .array/port v00000000011d1880, 39;
v00000000011d1880_40 .array/port v00000000011d1880, 40;
v00000000011d1880_41 .array/port v00000000011d1880, 41;
E_0000000001179250/10 .event edge, v00000000011d1880_38, v00000000011d1880_39, v00000000011d1880_40, v00000000011d1880_41;
v00000000011d1880_42 .array/port v00000000011d1880, 42;
v00000000011d1880_43 .array/port v00000000011d1880, 43;
v00000000011d1880_44 .array/port v00000000011d1880, 44;
v00000000011d1880_45 .array/port v00000000011d1880, 45;
E_0000000001179250/11 .event edge, v00000000011d1880_42, v00000000011d1880_43, v00000000011d1880_44, v00000000011d1880_45;
v00000000011d1880_46 .array/port v00000000011d1880, 46;
v00000000011d1880_47 .array/port v00000000011d1880, 47;
v00000000011d1880_48 .array/port v00000000011d1880, 48;
v00000000011d1880_49 .array/port v00000000011d1880, 49;
E_0000000001179250/12 .event edge, v00000000011d1880_46, v00000000011d1880_47, v00000000011d1880_48, v00000000011d1880_49;
v00000000011d1880_50 .array/port v00000000011d1880, 50;
v00000000011d1880_51 .array/port v00000000011d1880, 51;
v00000000011d1880_52 .array/port v00000000011d1880, 52;
v00000000011d1880_53 .array/port v00000000011d1880, 53;
E_0000000001179250/13 .event edge, v00000000011d1880_50, v00000000011d1880_51, v00000000011d1880_52, v00000000011d1880_53;
v00000000011d1880_54 .array/port v00000000011d1880, 54;
v00000000011d1880_55 .array/port v00000000011d1880, 55;
v00000000011d1880_56 .array/port v00000000011d1880, 56;
v00000000011d1880_57 .array/port v00000000011d1880, 57;
E_0000000001179250/14 .event edge, v00000000011d1880_54, v00000000011d1880_55, v00000000011d1880_56, v00000000011d1880_57;
v00000000011d1880_58 .array/port v00000000011d1880, 58;
v00000000011d1880_59 .array/port v00000000011d1880, 59;
v00000000011d1880_60 .array/port v00000000011d1880, 60;
v00000000011d1880_61 .array/port v00000000011d1880, 61;
E_0000000001179250/15 .event edge, v00000000011d1880_58, v00000000011d1880_59, v00000000011d1880_60, v00000000011d1880_61;
v00000000011d1880_62 .array/port v00000000011d1880, 62;
v00000000011d1880_63 .array/port v00000000011d1880, 63;
v00000000011d1880_64 .array/port v00000000011d1880, 64;
v00000000011d1880_65 .array/port v00000000011d1880, 65;
E_0000000001179250/16 .event edge, v00000000011d1880_62, v00000000011d1880_63, v00000000011d1880_64, v00000000011d1880_65;
v00000000011d1880_66 .array/port v00000000011d1880, 66;
v00000000011d1880_67 .array/port v00000000011d1880, 67;
v00000000011d1880_68 .array/port v00000000011d1880, 68;
v00000000011d1880_69 .array/port v00000000011d1880, 69;
E_0000000001179250/17 .event edge, v00000000011d1880_66, v00000000011d1880_67, v00000000011d1880_68, v00000000011d1880_69;
v00000000011d1880_70 .array/port v00000000011d1880, 70;
v00000000011d1880_71 .array/port v00000000011d1880, 71;
v00000000011d1880_72 .array/port v00000000011d1880, 72;
v00000000011d1880_73 .array/port v00000000011d1880, 73;
E_0000000001179250/18 .event edge, v00000000011d1880_70, v00000000011d1880_71, v00000000011d1880_72, v00000000011d1880_73;
v00000000011d1880_74 .array/port v00000000011d1880, 74;
v00000000011d1880_75 .array/port v00000000011d1880, 75;
v00000000011d1880_76 .array/port v00000000011d1880, 76;
v00000000011d1880_77 .array/port v00000000011d1880, 77;
E_0000000001179250/19 .event edge, v00000000011d1880_74, v00000000011d1880_75, v00000000011d1880_76, v00000000011d1880_77;
v00000000011d1880_78 .array/port v00000000011d1880, 78;
v00000000011d1880_79 .array/port v00000000011d1880, 79;
v00000000011d1880_80 .array/port v00000000011d1880, 80;
v00000000011d1880_81 .array/port v00000000011d1880, 81;
E_0000000001179250/20 .event edge, v00000000011d1880_78, v00000000011d1880_79, v00000000011d1880_80, v00000000011d1880_81;
v00000000011d1880_82 .array/port v00000000011d1880, 82;
v00000000011d1880_83 .array/port v00000000011d1880, 83;
v00000000011d1880_84 .array/port v00000000011d1880, 84;
v00000000011d1880_85 .array/port v00000000011d1880, 85;
E_0000000001179250/21 .event edge, v00000000011d1880_82, v00000000011d1880_83, v00000000011d1880_84, v00000000011d1880_85;
v00000000011d1880_86 .array/port v00000000011d1880, 86;
v00000000011d1880_87 .array/port v00000000011d1880, 87;
v00000000011d1880_88 .array/port v00000000011d1880, 88;
v00000000011d1880_89 .array/port v00000000011d1880, 89;
E_0000000001179250/22 .event edge, v00000000011d1880_86, v00000000011d1880_87, v00000000011d1880_88, v00000000011d1880_89;
v00000000011d1880_90 .array/port v00000000011d1880, 90;
v00000000011d1880_91 .array/port v00000000011d1880, 91;
v00000000011d1880_92 .array/port v00000000011d1880, 92;
v00000000011d1880_93 .array/port v00000000011d1880, 93;
E_0000000001179250/23 .event edge, v00000000011d1880_90, v00000000011d1880_91, v00000000011d1880_92, v00000000011d1880_93;
v00000000011d1880_94 .array/port v00000000011d1880, 94;
v00000000011d1880_95 .array/port v00000000011d1880, 95;
v00000000011d1880_96 .array/port v00000000011d1880, 96;
v00000000011d1880_97 .array/port v00000000011d1880, 97;
E_0000000001179250/24 .event edge, v00000000011d1880_94, v00000000011d1880_95, v00000000011d1880_96, v00000000011d1880_97;
v00000000011d1880_98 .array/port v00000000011d1880, 98;
v00000000011d1880_99 .array/port v00000000011d1880, 99;
v00000000011d1880_100 .array/port v00000000011d1880, 100;
v00000000011d1880_101 .array/port v00000000011d1880, 101;
E_0000000001179250/25 .event edge, v00000000011d1880_98, v00000000011d1880_99, v00000000011d1880_100, v00000000011d1880_101;
v00000000011d1880_102 .array/port v00000000011d1880, 102;
v00000000011d1880_103 .array/port v00000000011d1880, 103;
v00000000011d1880_104 .array/port v00000000011d1880, 104;
v00000000011d1880_105 .array/port v00000000011d1880, 105;
E_0000000001179250/26 .event edge, v00000000011d1880_102, v00000000011d1880_103, v00000000011d1880_104, v00000000011d1880_105;
v00000000011d1880_106 .array/port v00000000011d1880, 106;
v00000000011d1880_107 .array/port v00000000011d1880, 107;
v00000000011d1880_108 .array/port v00000000011d1880, 108;
v00000000011d1880_109 .array/port v00000000011d1880, 109;
E_0000000001179250/27 .event edge, v00000000011d1880_106, v00000000011d1880_107, v00000000011d1880_108, v00000000011d1880_109;
v00000000011d1880_110 .array/port v00000000011d1880, 110;
v00000000011d1880_111 .array/port v00000000011d1880, 111;
v00000000011d1880_112 .array/port v00000000011d1880, 112;
v00000000011d1880_113 .array/port v00000000011d1880, 113;
E_0000000001179250/28 .event edge, v00000000011d1880_110, v00000000011d1880_111, v00000000011d1880_112, v00000000011d1880_113;
v00000000011d1880_114 .array/port v00000000011d1880, 114;
v00000000011d1880_115 .array/port v00000000011d1880, 115;
v00000000011d1880_116 .array/port v00000000011d1880, 116;
v00000000011d1880_117 .array/port v00000000011d1880, 117;
E_0000000001179250/29 .event edge, v00000000011d1880_114, v00000000011d1880_115, v00000000011d1880_116, v00000000011d1880_117;
v00000000011d1880_118 .array/port v00000000011d1880, 118;
v00000000011d1880_119 .array/port v00000000011d1880, 119;
v00000000011d1880_120 .array/port v00000000011d1880, 120;
v00000000011d1880_121 .array/port v00000000011d1880, 121;
E_0000000001179250/30 .event edge, v00000000011d1880_118, v00000000011d1880_119, v00000000011d1880_120, v00000000011d1880_121;
v00000000011d1880_122 .array/port v00000000011d1880, 122;
v00000000011d1880_123 .array/port v00000000011d1880, 123;
v00000000011d1880_124 .array/port v00000000011d1880, 124;
v00000000011d1880_125 .array/port v00000000011d1880, 125;
E_0000000001179250/31 .event edge, v00000000011d1880_122, v00000000011d1880_123, v00000000011d1880_124, v00000000011d1880_125;
v00000000011d1880_126 .array/port v00000000011d1880, 126;
v00000000011d1880_127 .array/port v00000000011d1880, 127;
v00000000011d1880_128 .array/port v00000000011d1880, 128;
v00000000011d1880_129 .array/port v00000000011d1880, 129;
E_0000000001179250/32 .event edge, v00000000011d1880_126, v00000000011d1880_127, v00000000011d1880_128, v00000000011d1880_129;
v00000000011d1880_130 .array/port v00000000011d1880, 130;
v00000000011d1880_131 .array/port v00000000011d1880, 131;
v00000000011d1880_132 .array/port v00000000011d1880, 132;
v00000000011d1880_133 .array/port v00000000011d1880, 133;
E_0000000001179250/33 .event edge, v00000000011d1880_130, v00000000011d1880_131, v00000000011d1880_132, v00000000011d1880_133;
v00000000011d1880_134 .array/port v00000000011d1880, 134;
v00000000011d1880_135 .array/port v00000000011d1880, 135;
v00000000011d1880_136 .array/port v00000000011d1880, 136;
v00000000011d1880_137 .array/port v00000000011d1880, 137;
E_0000000001179250/34 .event edge, v00000000011d1880_134, v00000000011d1880_135, v00000000011d1880_136, v00000000011d1880_137;
v00000000011d1880_138 .array/port v00000000011d1880, 138;
v00000000011d1880_139 .array/port v00000000011d1880, 139;
v00000000011d1880_140 .array/port v00000000011d1880, 140;
v00000000011d1880_141 .array/port v00000000011d1880, 141;
E_0000000001179250/35 .event edge, v00000000011d1880_138, v00000000011d1880_139, v00000000011d1880_140, v00000000011d1880_141;
v00000000011d1880_142 .array/port v00000000011d1880, 142;
v00000000011d1880_143 .array/port v00000000011d1880, 143;
v00000000011d1880_144 .array/port v00000000011d1880, 144;
v00000000011d1880_145 .array/port v00000000011d1880, 145;
E_0000000001179250/36 .event edge, v00000000011d1880_142, v00000000011d1880_143, v00000000011d1880_144, v00000000011d1880_145;
v00000000011d1880_146 .array/port v00000000011d1880, 146;
v00000000011d1880_147 .array/port v00000000011d1880, 147;
v00000000011d1880_148 .array/port v00000000011d1880, 148;
v00000000011d1880_149 .array/port v00000000011d1880, 149;
E_0000000001179250/37 .event edge, v00000000011d1880_146, v00000000011d1880_147, v00000000011d1880_148, v00000000011d1880_149;
v00000000011d1880_150 .array/port v00000000011d1880, 150;
v00000000011d1880_151 .array/port v00000000011d1880, 151;
v00000000011d1880_152 .array/port v00000000011d1880, 152;
v00000000011d1880_153 .array/port v00000000011d1880, 153;
E_0000000001179250/38 .event edge, v00000000011d1880_150, v00000000011d1880_151, v00000000011d1880_152, v00000000011d1880_153;
v00000000011d1880_154 .array/port v00000000011d1880, 154;
v00000000011d1880_155 .array/port v00000000011d1880, 155;
v00000000011d1880_156 .array/port v00000000011d1880, 156;
v00000000011d1880_157 .array/port v00000000011d1880, 157;
E_0000000001179250/39 .event edge, v00000000011d1880_154, v00000000011d1880_155, v00000000011d1880_156, v00000000011d1880_157;
v00000000011d1880_158 .array/port v00000000011d1880, 158;
v00000000011d1880_159 .array/port v00000000011d1880, 159;
v00000000011d1880_160 .array/port v00000000011d1880, 160;
v00000000011d1880_161 .array/port v00000000011d1880, 161;
E_0000000001179250/40 .event edge, v00000000011d1880_158, v00000000011d1880_159, v00000000011d1880_160, v00000000011d1880_161;
v00000000011d1880_162 .array/port v00000000011d1880, 162;
v00000000011d1880_163 .array/port v00000000011d1880, 163;
v00000000011d1880_164 .array/port v00000000011d1880, 164;
v00000000011d1880_165 .array/port v00000000011d1880, 165;
E_0000000001179250/41 .event edge, v00000000011d1880_162, v00000000011d1880_163, v00000000011d1880_164, v00000000011d1880_165;
v00000000011d1880_166 .array/port v00000000011d1880, 166;
v00000000011d1880_167 .array/port v00000000011d1880, 167;
v00000000011d1880_168 .array/port v00000000011d1880, 168;
v00000000011d1880_169 .array/port v00000000011d1880, 169;
E_0000000001179250/42 .event edge, v00000000011d1880_166, v00000000011d1880_167, v00000000011d1880_168, v00000000011d1880_169;
v00000000011d1880_170 .array/port v00000000011d1880, 170;
v00000000011d1880_171 .array/port v00000000011d1880, 171;
v00000000011d1880_172 .array/port v00000000011d1880, 172;
v00000000011d1880_173 .array/port v00000000011d1880, 173;
E_0000000001179250/43 .event edge, v00000000011d1880_170, v00000000011d1880_171, v00000000011d1880_172, v00000000011d1880_173;
v00000000011d1880_174 .array/port v00000000011d1880, 174;
v00000000011d1880_175 .array/port v00000000011d1880, 175;
v00000000011d1880_176 .array/port v00000000011d1880, 176;
v00000000011d1880_177 .array/port v00000000011d1880, 177;
E_0000000001179250/44 .event edge, v00000000011d1880_174, v00000000011d1880_175, v00000000011d1880_176, v00000000011d1880_177;
v00000000011d1880_178 .array/port v00000000011d1880, 178;
v00000000011d1880_179 .array/port v00000000011d1880, 179;
v00000000011d1880_180 .array/port v00000000011d1880, 180;
v00000000011d1880_181 .array/port v00000000011d1880, 181;
E_0000000001179250/45 .event edge, v00000000011d1880_178, v00000000011d1880_179, v00000000011d1880_180, v00000000011d1880_181;
v00000000011d1880_182 .array/port v00000000011d1880, 182;
v00000000011d1880_183 .array/port v00000000011d1880, 183;
v00000000011d1880_184 .array/port v00000000011d1880, 184;
v00000000011d1880_185 .array/port v00000000011d1880, 185;
E_0000000001179250/46 .event edge, v00000000011d1880_182, v00000000011d1880_183, v00000000011d1880_184, v00000000011d1880_185;
v00000000011d1880_186 .array/port v00000000011d1880, 186;
v00000000011d1880_187 .array/port v00000000011d1880, 187;
v00000000011d1880_188 .array/port v00000000011d1880, 188;
v00000000011d1880_189 .array/port v00000000011d1880, 189;
E_0000000001179250/47 .event edge, v00000000011d1880_186, v00000000011d1880_187, v00000000011d1880_188, v00000000011d1880_189;
v00000000011d1880_190 .array/port v00000000011d1880, 190;
v00000000011d1880_191 .array/port v00000000011d1880, 191;
v00000000011d1880_192 .array/port v00000000011d1880, 192;
v00000000011d1880_193 .array/port v00000000011d1880, 193;
E_0000000001179250/48 .event edge, v00000000011d1880_190, v00000000011d1880_191, v00000000011d1880_192, v00000000011d1880_193;
v00000000011d1880_194 .array/port v00000000011d1880, 194;
v00000000011d1880_195 .array/port v00000000011d1880, 195;
v00000000011d1880_196 .array/port v00000000011d1880, 196;
v00000000011d1880_197 .array/port v00000000011d1880, 197;
E_0000000001179250/49 .event edge, v00000000011d1880_194, v00000000011d1880_195, v00000000011d1880_196, v00000000011d1880_197;
v00000000011d1880_198 .array/port v00000000011d1880, 198;
v00000000011d1880_199 .array/port v00000000011d1880, 199;
v00000000011d1880_200 .array/port v00000000011d1880, 200;
v00000000011d1880_201 .array/port v00000000011d1880, 201;
E_0000000001179250/50 .event edge, v00000000011d1880_198, v00000000011d1880_199, v00000000011d1880_200, v00000000011d1880_201;
v00000000011d1880_202 .array/port v00000000011d1880, 202;
v00000000011d1880_203 .array/port v00000000011d1880, 203;
v00000000011d1880_204 .array/port v00000000011d1880, 204;
v00000000011d1880_205 .array/port v00000000011d1880, 205;
E_0000000001179250/51 .event edge, v00000000011d1880_202, v00000000011d1880_203, v00000000011d1880_204, v00000000011d1880_205;
v00000000011d1880_206 .array/port v00000000011d1880, 206;
v00000000011d1880_207 .array/port v00000000011d1880, 207;
v00000000011d1880_208 .array/port v00000000011d1880, 208;
v00000000011d1880_209 .array/port v00000000011d1880, 209;
E_0000000001179250/52 .event edge, v00000000011d1880_206, v00000000011d1880_207, v00000000011d1880_208, v00000000011d1880_209;
v00000000011d1880_210 .array/port v00000000011d1880, 210;
v00000000011d1880_211 .array/port v00000000011d1880, 211;
v00000000011d1880_212 .array/port v00000000011d1880, 212;
v00000000011d1880_213 .array/port v00000000011d1880, 213;
E_0000000001179250/53 .event edge, v00000000011d1880_210, v00000000011d1880_211, v00000000011d1880_212, v00000000011d1880_213;
v00000000011d1880_214 .array/port v00000000011d1880, 214;
v00000000011d1880_215 .array/port v00000000011d1880, 215;
v00000000011d1880_216 .array/port v00000000011d1880, 216;
v00000000011d1880_217 .array/port v00000000011d1880, 217;
E_0000000001179250/54 .event edge, v00000000011d1880_214, v00000000011d1880_215, v00000000011d1880_216, v00000000011d1880_217;
v00000000011d1880_218 .array/port v00000000011d1880, 218;
v00000000011d1880_219 .array/port v00000000011d1880, 219;
v00000000011d1880_220 .array/port v00000000011d1880, 220;
v00000000011d1880_221 .array/port v00000000011d1880, 221;
E_0000000001179250/55 .event edge, v00000000011d1880_218, v00000000011d1880_219, v00000000011d1880_220, v00000000011d1880_221;
v00000000011d1880_222 .array/port v00000000011d1880, 222;
v00000000011d1880_223 .array/port v00000000011d1880, 223;
v00000000011d1880_224 .array/port v00000000011d1880, 224;
v00000000011d1880_225 .array/port v00000000011d1880, 225;
E_0000000001179250/56 .event edge, v00000000011d1880_222, v00000000011d1880_223, v00000000011d1880_224, v00000000011d1880_225;
v00000000011d1880_226 .array/port v00000000011d1880, 226;
v00000000011d1880_227 .array/port v00000000011d1880, 227;
v00000000011d1880_228 .array/port v00000000011d1880, 228;
v00000000011d1880_229 .array/port v00000000011d1880, 229;
E_0000000001179250/57 .event edge, v00000000011d1880_226, v00000000011d1880_227, v00000000011d1880_228, v00000000011d1880_229;
v00000000011d1880_230 .array/port v00000000011d1880, 230;
v00000000011d1880_231 .array/port v00000000011d1880, 231;
v00000000011d1880_232 .array/port v00000000011d1880, 232;
v00000000011d1880_233 .array/port v00000000011d1880, 233;
E_0000000001179250/58 .event edge, v00000000011d1880_230, v00000000011d1880_231, v00000000011d1880_232, v00000000011d1880_233;
v00000000011d1880_234 .array/port v00000000011d1880, 234;
v00000000011d1880_235 .array/port v00000000011d1880, 235;
v00000000011d1880_236 .array/port v00000000011d1880, 236;
v00000000011d1880_237 .array/port v00000000011d1880, 237;
E_0000000001179250/59 .event edge, v00000000011d1880_234, v00000000011d1880_235, v00000000011d1880_236, v00000000011d1880_237;
v00000000011d1880_238 .array/port v00000000011d1880, 238;
v00000000011d1880_239 .array/port v00000000011d1880, 239;
v00000000011d1880_240 .array/port v00000000011d1880, 240;
v00000000011d1880_241 .array/port v00000000011d1880, 241;
E_0000000001179250/60 .event edge, v00000000011d1880_238, v00000000011d1880_239, v00000000011d1880_240, v00000000011d1880_241;
v00000000011d1880_242 .array/port v00000000011d1880, 242;
v00000000011d1880_243 .array/port v00000000011d1880, 243;
v00000000011d1880_244 .array/port v00000000011d1880, 244;
v00000000011d1880_245 .array/port v00000000011d1880, 245;
E_0000000001179250/61 .event edge, v00000000011d1880_242, v00000000011d1880_243, v00000000011d1880_244, v00000000011d1880_245;
v00000000011d1880_246 .array/port v00000000011d1880, 246;
v00000000011d1880_247 .array/port v00000000011d1880, 247;
v00000000011d1880_248 .array/port v00000000011d1880, 248;
v00000000011d1880_249 .array/port v00000000011d1880, 249;
E_0000000001179250/62 .event edge, v00000000011d1880_246, v00000000011d1880_247, v00000000011d1880_248, v00000000011d1880_249;
v00000000011d1880_250 .array/port v00000000011d1880, 250;
v00000000011d1880_251 .array/port v00000000011d1880, 251;
v00000000011d1880_252 .array/port v00000000011d1880, 252;
v00000000011d1880_253 .array/port v00000000011d1880, 253;
E_0000000001179250/63 .event edge, v00000000011d1880_250, v00000000011d1880_251, v00000000011d1880_252, v00000000011d1880_253;
v00000000011d1880_254 .array/port v00000000011d1880, 254;
v00000000011d1880_255 .array/port v00000000011d1880, 255;
E_0000000001179250/64 .event edge, v00000000011d1880_254, v00000000011d1880_255;
E_0000000001179250 .event/or E_0000000001179250/0, E_0000000001179250/1, E_0000000001179250/2, E_0000000001179250/3, E_0000000001179250/4, E_0000000001179250/5, E_0000000001179250/6, E_0000000001179250/7, E_0000000001179250/8, E_0000000001179250/9, E_0000000001179250/10, E_0000000001179250/11, E_0000000001179250/12, E_0000000001179250/13, E_0000000001179250/14, E_0000000001179250/15, E_0000000001179250/16, E_0000000001179250/17, E_0000000001179250/18, E_0000000001179250/19, E_0000000001179250/20, E_0000000001179250/21, E_0000000001179250/22, E_0000000001179250/23, E_0000000001179250/24, E_0000000001179250/25, E_0000000001179250/26, E_0000000001179250/27, E_0000000001179250/28, E_0000000001179250/29, E_0000000001179250/30, E_0000000001179250/31, E_0000000001179250/32, E_0000000001179250/33, E_0000000001179250/34, E_0000000001179250/35, E_0000000001179250/36, E_0000000001179250/37, E_0000000001179250/38, E_0000000001179250/39, E_0000000001179250/40, E_0000000001179250/41, E_0000000001179250/42, E_0000000001179250/43, E_0000000001179250/44, E_0000000001179250/45, E_0000000001179250/46, E_0000000001179250/47, E_0000000001179250/48, E_0000000001179250/49, E_0000000001179250/50, E_0000000001179250/51, E_0000000001179250/52, E_0000000001179250/53, E_0000000001179250/54, E_0000000001179250/55, E_0000000001179250/56, E_0000000001179250/57, E_0000000001179250/58, E_0000000001179250/59, E_0000000001179250/60, E_0000000001179250/61, E_0000000001179250/62, E_0000000001179250/63, E_0000000001179250/64;
S_000000000113db80 .scope module, "left2_26" "SHL2_26" 3 52, 10 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data";
    .port_info 1 /INPUT 4 "data1";
    .port_info 2 /OUTPUT 32 "odata";
v00000000011d1b00_0 .net "data", 25 0, L_0000000001595640;  1 drivers
v00000000011d1ba0_0 .net "data1", 3 0, L_0000000001595140;  1 drivers
v00000000011d2820_0 .var "odata", 31 0;
E_0000000001179310 .event edge, v00000000011d1ba0_0, v00000000011d1b00_0;
S_000000000113dd10 .scope module, "mcu" "MCU" 3 39, 11 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemWr";
    .port_info 3 /OUTPUT 1 "MemRd";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegDst";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v00000000011d1e20_0 .net "ALUOp", 1 0, L_0000000001538840;  alias, 1 drivers
v00000000011d21e0_0 .net "ALUSrc", 0 0, L_0000000001538200;  alias, 1 drivers
v00000000011d2960_0 .net "Branch", 0 0, L_0000000001539f60;  alias, 1 drivers
v00000000011d2000_0 .net "Jump", 0 0, L_0000000001538ca0;  alias, 1 drivers
v00000000011d1c40_0 .net "MemRd", 0 0, L_0000000001539100;  alias, 1 drivers
v00000000011d2280_0 .net "MemWr", 0 0, L_00000000015382a0;  alias, 1 drivers
v00000000011d2aa0_0 .net "MemtoReg", 0 0, L_0000000001539ba0;  alias, 1 drivers
v00000000011d1ce0_0 .net "RegDst", 0 0, L_0000000001538f20;  alias, 1 drivers
v00000000011d0f20_0 .net "RegWr", 0 0, L_0000000001539ce0;  alias, 1 drivers
v00000000011d2b40_0 .net *"_s11", 9 0, v00000000011d2320_0;  1 drivers
v00000000011d2320_0 .var "controls", 9 0;
v00000000011d2be0_0 .net "op", 5 0, L_0000000001539d80;  1 drivers
E_0000000001179350 .event edge, v00000000011d2be0_0;
L_0000000001538f20 .part v00000000011d2320_0, 9, 1;
L_0000000001539ce0 .part v00000000011d2320_0, 8, 1;
L_0000000001538200 .part v00000000011d2320_0, 7, 1;
L_0000000001539100 .part v00000000011d2320_0, 6, 1;
L_00000000015382a0 .part v00000000011d2320_0, 5, 1;
L_0000000001539ba0 .part v00000000011d2320_0, 4, 1;
L_0000000001539f60 .part v00000000011d2320_0, 3, 1;
L_0000000001538ca0 .part v00000000011d2320_0, 2, 1;
L_0000000001538840 .part v00000000011d2320_0, 0, 2;
S_000000000113bcf0 .scope module, "mux32_1" "MUX32" 3 43, 4 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v00000000011d2c80_0 .net "A", 31 0, L_000000000114a1e0;  alias, 1 drivers
v00000000011db580_0 .net "B", 31 0, v00000000015343c0_0;  alias, 1 drivers
v00000000011db300_0 .net "S", 31 0, L_0000000001538700;  alias, 1 drivers
v00000000011dcca0_0 .net "Select", 0 0, L_0000000001538200;  alias, 1 drivers
v00000000011dc0c0_0 .net *"_s0", 31 0, L_0000000001538660;  1 drivers
L_000000000153a1f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dc340_0 .net *"_s3", 30 0, L_000000000153a1f0;  1 drivers
L_000000000153a238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dc8e0_0 .net/2u *"_s4", 31 0, L_000000000153a238;  1 drivers
v00000000011dc160_0 .net *"_s6", 0 0, L_00000000015388e0;  1 drivers
L_0000000001538660 .concat [ 1 31 0 0], L_0000000001538200, L_000000000153a1f0;
L_00000000015388e0 .cmp/eq 32, L_0000000001538660, L_000000000153a238;
L_0000000001538700 .functor MUXZ 32, v00000000015343c0_0, L_000000000114a1e0, L_00000000015388e0, C4<>;
S_000000000113be80 .scope module, "mux32_3" "MUX32" 3 51, 4 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v00000000011dc700_0 .net "A", 31 0, L_0000000001539920;  alias, 1 drivers
v00000000011dc980_0 .net "B", 31 0, L_0000000001538ac0;  alias, 1 drivers
v00000000011dba80_0 .net "S", 31 0, L_0000000001538de0;  alias, 1 drivers
v00000000011db940_0 .net "Select", 0 0, L_000000000114a170;  alias, 1 drivers
v00000000011dc5c0_0 .net *"_s0", 31 0, L_0000000001538c00;  1 drivers
L_000000000153a430 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dbda0_0 .net *"_s3", 30 0, L_000000000153a430;  1 drivers
L_000000000153a478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dcc00_0 .net/2u *"_s4", 31 0, L_000000000153a478;  1 drivers
v00000000011dbf80_0 .net *"_s6", 0 0, L_0000000001538d40;  1 drivers
L_0000000001538c00 .concat [ 1 31 0 0], L_000000000114a170, L_000000000153a430;
L_0000000001538d40 .cmp/eq 32, L_0000000001538c00, L_000000000153a478;
L_0000000001538de0 .functor MUXZ 32, L_0000000001538ac0, L_0000000001539920, L_0000000001538d40, C4<>;
S_0000000001134610 .scope module, "mux32_4" "MUX32" 3 53, 4 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v00000000011db9e0_0 .net "A", 31 0, L_0000000001538de0;  alias, 1 drivers
v00000000011db3a0_0 .net "B", 31 0, v00000000011d2820_0;  alias, 1 drivers
v00000000011db4e0_0 .net "S", 31 0, L_00000000015951e0;  alias, 1 drivers
v00000000011dbee0_0 .net "Select", 0 0, L_0000000001538ca0;  alias, 1 drivers
v00000000011dafe0_0 .net *"_s0", 31 0, L_0000000001595320;  1 drivers
L_000000000153a4c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dcd40_0 .net *"_s3", 30 0, L_000000000153a4c0;  1 drivers
L_000000000153a508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dbbc0_0 .net/2u *"_s4", 31 0, L_000000000153a508;  1 drivers
v00000000011dbb20_0 .net *"_s6", 0 0, L_0000000001594f60;  1 drivers
L_0000000001595320 .concat [ 1 31 0 0], L_0000000001538ca0, L_000000000153a4c0;
L_0000000001594f60 .cmp/eq 32, L_0000000001595320, L_000000000153a508;
L_00000000015951e0 .functor MUXZ 32, v00000000011d2820_0, L_0000000001538de0, L_0000000001594f60, C4<>;
S_00000000011347a0 .scope module, "mux5" "MUX5" 3 40, 12 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "S";
v00000000011daf40_0 .net "A", 4 0, L_0000000001539ec0;  1 drivers
v00000000011dbc60_0 .net "B", 4 0, L_00000000015380c0;  1 drivers
v00000000011db800_0 .net "RegDst", 0 0, L_0000000001538f20;  alias, 1 drivers
v00000000011dc200_0 .net "S", 4 0, L_0000000001538340;  alias, 1 drivers
v00000000011dc020_0 .net *"_s0", 31 0, L_0000000001539380;  1 drivers
L_000000000153a0d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011dbd00_0 .net *"_s3", 30 0, L_000000000153a0d0;  1 drivers
L_000000000153a118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011db6c0_0 .net/2u *"_s4", 31 0, L_000000000153a118;  1 drivers
v00000000011dc520_0 .net *"_s6", 0 0, L_0000000001539240;  1 drivers
L_0000000001539380 .concat [ 1 31 0 0], L_0000000001538f20, L_000000000153a0d0;
L_0000000001539240 .cmp/eq 32, L_0000000001539380, L_000000000153a118;
L_0000000001538340 .functor MUXZ 5, L_00000000015380c0, L_0000000001539ec0, L_0000000001539240, C4<>;
S_0000000001138350 .scope module, "pc" "PC" 3 36, 13 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000001179510 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v00000000011dc2a0_0 .net "clk", 0 0, v0000000001539c40_0;  alias, 1 drivers
v00000000011dc3e0_0 .net "d", 31 0, L_00000000015951e0;  alias, 1 drivers
v00000000011db8a0_0 .var "q", 31 0;
v00000000011db120_0 .net "reset", 0 0, v0000000001539b00_0;  alias, 1 drivers
E_0000000001179550 .event posedge, v00000000011db120_0, v00000000011dc2a0_0;
S_00000000011384e0 .scope module, "pc_adder" "Add1" 3 37, 5 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "C";
L_000000000153a088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000011db760_0 .net "A", 31 0, L_000000000153a088;  1 drivers
v00000000011db620_0 .net "B", 31 0, v00000000011db8a0_0;  alias, 1 drivers
v00000000011dcac0_0 .net "C", 31 0, L_0000000001539920;  alias, 1 drivers
L_0000000001539920 .arith/sum 32, L_000000000153a088, v00000000011db8a0_0;
S_00000000011ddda0 .scope module, "ram" "RAM" 3 46, 14 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Addr";
    .port_info 1 /OUTPUT 32 "R_data";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "W";
    .port_info 4 /INPUT 32 "W_data";
P_0000000001123ce0 .param/l "AddrWidth" 0 14 5, +C4<00000000000000000000000000100000>;
P_0000000001123d18 .param/l "DataDepth" 0 14 6, +C4<00000000000000000000000100000000>;
P_0000000001123d50 .param/l "DataWidth" 0 14 4, +C4<00000000000000000000000000100000>;
v00000000011dc660_0 .net "Addr", 31 0, L_0000000001539600;  alias, 1 drivers
o000000000119a5f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011dc480_0 .net "CLK", 0 0, o000000000119a5f8;  0 drivers
v00000000011db440_0 .net "R", 0 0, L_0000000001539100;  alias, 1 drivers
v00000000011dcde0_0 .net "R_data", 31 0, L_0000000001539a60;  alias, 1 drivers
v00000000011dc7a0_0 .net "W", 0 0, L_00000000015382a0;  alias, 1 drivers
v00000000011dc840_0 .net "W_data", 31 0, L_000000000114a1e0;  alias, 1 drivers
L_000000000153a358 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v00000000011dca20_0 .net *"_s0", 31 0, L_000000000153a358;  1 drivers
v00000000011db1c0_0 .var "data_out", 31 0;
v00000000011dcb60 .array "mem", 255 0, 31 0;
v00000000011dcb60_0 .array/port v00000000011dcb60, 0;
v00000000011dcb60_1 .array/port v00000000011dcb60, 1;
E_0000000001179810/0 .event edge, v00000000011d1c40_0, v0000000001172d10_0, v00000000011dcb60_0, v00000000011dcb60_1;
v00000000011dcb60_2 .array/port v00000000011dcb60, 2;
v00000000011dcb60_3 .array/port v00000000011dcb60, 3;
v00000000011dcb60_4 .array/port v00000000011dcb60, 4;
v00000000011dcb60_5 .array/port v00000000011dcb60, 5;
E_0000000001179810/1 .event edge, v00000000011dcb60_2, v00000000011dcb60_3, v00000000011dcb60_4, v00000000011dcb60_5;
v00000000011dcb60_6 .array/port v00000000011dcb60, 6;
v00000000011dcb60_7 .array/port v00000000011dcb60, 7;
v00000000011dcb60_8 .array/port v00000000011dcb60, 8;
v00000000011dcb60_9 .array/port v00000000011dcb60, 9;
E_0000000001179810/2 .event edge, v00000000011dcb60_6, v00000000011dcb60_7, v00000000011dcb60_8, v00000000011dcb60_9;
v00000000011dcb60_10 .array/port v00000000011dcb60, 10;
v00000000011dcb60_11 .array/port v00000000011dcb60, 11;
v00000000011dcb60_12 .array/port v00000000011dcb60, 12;
v00000000011dcb60_13 .array/port v00000000011dcb60, 13;
E_0000000001179810/3 .event edge, v00000000011dcb60_10, v00000000011dcb60_11, v00000000011dcb60_12, v00000000011dcb60_13;
v00000000011dcb60_14 .array/port v00000000011dcb60, 14;
v00000000011dcb60_15 .array/port v00000000011dcb60, 15;
v00000000011dcb60_16 .array/port v00000000011dcb60, 16;
v00000000011dcb60_17 .array/port v00000000011dcb60, 17;
E_0000000001179810/4 .event edge, v00000000011dcb60_14, v00000000011dcb60_15, v00000000011dcb60_16, v00000000011dcb60_17;
v00000000011dcb60_18 .array/port v00000000011dcb60, 18;
v00000000011dcb60_19 .array/port v00000000011dcb60, 19;
v00000000011dcb60_20 .array/port v00000000011dcb60, 20;
v00000000011dcb60_21 .array/port v00000000011dcb60, 21;
E_0000000001179810/5 .event edge, v00000000011dcb60_18, v00000000011dcb60_19, v00000000011dcb60_20, v00000000011dcb60_21;
v00000000011dcb60_22 .array/port v00000000011dcb60, 22;
v00000000011dcb60_23 .array/port v00000000011dcb60, 23;
v00000000011dcb60_24 .array/port v00000000011dcb60, 24;
v00000000011dcb60_25 .array/port v00000000011dcb60, 25;
E_0000000001179810/6 .event edge, v00000000011dcb60_22, v00000000011dcb60_23, v00000000011dcb60_24, v00000000011dcb60_25;
v00000000011dcb60_26 .array/port v00000000011dcb60, 26;
v00000000011dcb60_27 .array/port v00000000011dcb60, 27;
v00000000011dcb60_28 .array/port v00000000011dcb60, 28;
v00000000011dcb60_29 .array/port v00000000011dcb60, 29;
E_0000000001179810/7 .event edge, v00000000011dcb60_26, v00000000011dcb60_27, v00000000011dcb60_28, v00000000011dcb60_29;
v00000000011dcb60_30 .array/port v00000000011dcb60, 30;
v00000000011dcb60_31 .array/port v00000000011dcb60, 31;
v00000000011dcb60_32 .array/port v00000000011dcb60, 32;
v00000000011dcb60_33 .array/port v00000000011dcb60, 33;
E_0000000001179810/8 .event edge, v00000000011dcb60_30, v00000000011dcb60_31, v00000000011dcb60_32, v00000000011dcb60_33;
v00000000011dcb60_34 .array/port v00000000011dcb60, 34;
v00000000011dcb60_35 .array/port v00000000011dcb60, 35;
v00000000011dcb60_36 .array/port v00000000011dcb60, 36;
v00000000011dcb60_37 .array/port v00000000011dcb60, 37;
E_0000000001179810/9 .event edge, v00000000011dcb60_34, v00000000011dcb60_35, v00000000011dcb60_36, v00000000011dcb60_37;
v00000000011dcb60_38 .array/port v00000000011dcb60, 38;
v00000000011dcb60_39 .array/port v00000000011dcb60, 39;
v00000000011dcb60_40 .array/port v00000000011dcb60, 40;
v00000000011dcb60_41 .array/port v00000000011dcb60, 41;
E_0000000001179810/10 .event edge, v00000000011dcb60_38, v00000000011dcb60_39, v00000000011dcb60_40, v00000000011dcb60_41;
v00000000011dcb60_42 .array/port v00000000011dcb60, 42;
v00000000011dcb60_43 .array/port v00000000011dcb60, 43;
v00000000011dcb60_44 .array/port v00000000011dcb60, 44;
v00000000011dcb60_45 .array/port v00000000011dcb60, 45;
E_0000000001179810/11 .event edge, v00000000011dcb60_42, v00000000011dcb60_43, v00000000011dcb60_44, v00000000011dcb60_45;
v00000000011dcb60_46 .array/port v00000000011dcb60, 46;
v00000000011dcb60_47 .array/port v00000000011dcb60, 47;
v00000000011dcb60_48 .array/port v00000000011dcb60, 48;
v00000000011dcb60_49 .array/port v00000000011dcb60, 49;
E_0000000001179810/12 .event edge, v00000000011dcb60_46, v00000000011dcb60_47, v00000000011dcb60_48, v00000000011dcb60_49;
v00000000011dcb60_50 .array/port v00000000011dcb60, 50;
v00000000011dcb60_51 .array/port v00000000011dcb60, 51;
v00000000011dcb60_52 .array/port v00000000011dcb60, 52;
v00000000011dcb60_53 .array/port v00000000011dcb60, 53;
E_0000000001179810/13 .event edge, v00000000011dcb60_50, v00000000011dcb60_51, v00000000011dcb60_52, v00000000011dcb60_53;
v00000000011dcb60_54 .array/port v00000000011dcb60, 54;
v00000000011dcb60_55 .array/port v00000000011dcb60, 55;
v00000000011dcb60_56 .array/port v00000000011dcb60, 56;
v00000000011dcb60_57 .array/port v00000000011dcb60, 57;
E_0000000001179810/14 .event edge, v00000000011dcb60_54, v00000000011dcb60_55, v00000000011dcb60_56, v00000000011dcb60_57;
v00000000011dcb60_58 .array/port v00000000011dcb60, 58;
v00000000011dcb60_59 .array/port v00000000011dcb60, 59;
v00000000011dcb60_60 .array/port v00000000011dcb60, 60;
v00000000011dcb60_61 .array/port v00000000011dcb60, 61;
E_0000000001179810/15 .event edge, v00000000011dcb60_58, v00000000011dcb60_59, v00000000011dcb60_60, v00000000011dcb60_61;
v00000000011dcb60_62 .array/port v00000000011dcb60, 62;
v00000000011dcb60_63 .array/port v00000000011dcb60, 63;
v00000000011dcb60_64 .array/port v00000000011dcb60, 64;
v00000000011dcb60_65 .array/port v00000000011dcb60, 65;
E_0000000001179810/16 .event edge, v00000000011dcb60_62, v00000000011dcb60_63, v00000000011dcb60_64, v00000000011dcb60_65;
v00000000011dcb60_66 .array/port v00000000011dcb60, 66;
v00000000011dcb60_67 .array/port v00000000011dcb60, 67;
v00000000011dcb60_68 .array/port v00000000011dcb60, 68;
v00000000011dcb60_69 .array/port v00000000011dcb60, 69;
E_0000000001179810/17 .event edge, v00000000011dcb60_66, v00000000011dcb60_67, v00000000011dcb60_68, v00000000011dcb60_69;
v00000000011dcb60_70 .array/port v00000000011dcb60, 70;
v00000000011dcb60_71 .array/port v00000000011dcb60, 71;
v00000000011dcb60_72 .array/port v00000000011dcb60, 72;
v00000000011dcb60_73 .array/port v00000000011dcb60, 73;
E_0000000001179810/18 .event edge, v00000000011dcb60_70, v00000000011dcb60_71, v00000000011dcb60_72, v00000000011dcb60_73;
v00000000011dcb60_74 .array/port v00000000011dcb60, 74;
v00000000011dcb60_75 .array/port v00000000011dcb60, 75;
v00000000011dcb60_76 .array/port v00000000011dcb60, 76;
v00000000011dcb60_77 .array/port v00000000011dcb60, 77;
E_0000000001179810/19 .event edge, v00000000011dcb60_74, v00000000011dcb60_75, v00000000011dcb60_76, v00000000011dcb60_77;
v00000000011dcb60_78 .array/port v00000000011dcb60, 78;
v00000000011dcb60_79 .array/port v00000000011dcb60, 79;
v00000000011dcb60_80 .array/port v00000000011dcb60, 80;
v00000000011dcb60_81 .array/port v00000000011dcb60, 81;
E_0000000001179810/20 .event edge, v00000000011dcb60_78, v00000000011dcb60_79, v00000000011dcb60_80, v00000000011dcb60_81;
v00000000011dcb60_82 .array/port v00000000011dcb60, 82;
v00000000011dcb60_83 .array/port v00000000011dcb60, 83;
v00000000011dcb60_84 .array/port v00000000011dcb60, 84;
v00000000011dcb60_85 .array/port v00000000011dcb60, 85;
E_0000000001179810/21 .event edge, v00000000011dcb60_82, v00000000011dcb60_83, v00000000011dcb60_84, v00000000011dcb60_85;
v00000000011dcb60_86 .array/port v00000000011dcb60, 86;
v00000000011dcb60_87 .array/port v00000000011dcb60, 87;
v00000000011dcb60_88 .array/port v00000000011dcb60, 88;
v00000000011dcb60_89 .array/port v00000000011dcb60, 89;
E_0000000001179810/22 .event edge, v00000000011dcb60_86, v00000000011dcb60_87, v00000000011dcb60_88, v00000000011dcb60_89;
v00000000011dcb60_90 .array/port v00000000011dcb60, 90;
v00000000011dcb60_91 .array/port v00000000011dcb60, 91;
v00000000011dcb60_92 .array/port v00000000011dcb60, 92;
v00000000011dcb60_93 .array/port v00000000011dcb60, 93;
E_0000000001179810/23 .event edge, v00000000011dcb60_90, v00000000011dcb60_91, v00000000011dcb60_92, v00000000011dcb60_93;
v00000000011dcb60_94 .array/port v00000000011dcb60, 94;
v00000000011dcb60_95 .array/port v00000000011dcb60, 95;
v00000000011dcb60_96 .array/port v00000000011dcb60, 96;
v00000000011dcb60_97 .array/port v00000000011dcb60, 97;
E_0000000001179810/24 .event edge, v00000000011dcb60_94, v00000000011dcb60_95, v00000000011dcb60_96, v00000000011dcb60_97;
v00000000011dcb60_98 .array/port v00000000011dcb60, 98;
v00000000011dcb60_99 .array/port v00000000011dcb60, 99;
v00000000011dcb60_100 .array/port v00000000011dcb60, 100;
v00000000011dcb60_101 .array/port v00000000011dcb60, 101;
E_0000000001179810/25 .event edge, v00000000011dcb60_98, v00000000011dcb60_99, v00000000011dcb60_100, v00000000011dcb60_101;
v00000000011dcb60_102 .array/port v00000000011dcb60, 102;
v00000000011dcb60_103 .array/port v00000000011dcb60, 103;
v00000000011dcb60_104 .array/port v00000000011dcb60, 104;
v00000000011dcb60_105 .array/port v00000000011dcb60, 105;
E_0000000001179810/26 .event edge, v00000000011dcb60_102, v00000000011dcb60_103, v00000000011dcb60_104, v00000000011dcb60_105;
v00000000011dcb60_106 .array/port v00000000011dcb60, 106;
v00000000011dcb60_107 .array/port v00000000011dcb60, 107;
v00000000011dcb60_108 .array/port v00000000011dcb60, 108;
v00000000011dcb60_109 .array/port v00000000011dcb60, 109;
E_0000000001179810/27 .event edge, v00000000011dcb60_106, v00000000011dcb60_107, v00000000011dcb60_108, v00000000011dcb60_109;
v00000000011dcb60_110 .array/port v00000000011dcb60, 110;
v00000000011dcb60_111 .array/port v00000000011dcb60, 111;
v00000000011dcb60_112 .array/port v00000000011dcb60, 112;
v00000000011dcb60_113 .array/port v00000000011dcb60, 113;
E_0000000001179810/28 .event edge, v00000000011dcb60_110, v00000000011dcb60_111, v00000000011dcb60_112, v00000000011dcb60_113;
v00000000011dcb60_114 .array/port v00000000011dcb60, 114;
v00000000011dcb60_115 .array/port v00000000011dcb60, 115;
v00000000011dcb60_116 .array/port v00000000011dcb60, 116;
v00000000011dcb60_117 .array/port v00000000011dcb60, 117;
E_0000000001179810/29 .event edge, v00000000011dcb60_114, v00000000011dcb60_115, v00000000011dcb60_116, v00000000011dcb60_117;
v00000000011dcb60_118 .array/port v00000000011dcb60, 118;
v00000000011dcb60_119 .array/port v00000000011dcb60, 119;
v00000000011dcb60_120 .array/port v00000000011dcb60, 120;
v00000000011dcb60_121 .array/port v00000000011dcb60, 121;
E_0000000001179810/30 .event edge, v00000000011dcb60_118, v00000000011dcb60_119, v00000000011dcb60_120, v00000000011dcb60_121;
v00000000011dcb60_122 .array/port v00000000011dcb60, 122;
v00000000011dcb60_123 .array/port v00000000011dcb60, 123;
v00000000011dcb60_124 .array/port v00000000011dcb60, 124;
v00000000011dcb60_125 .array/port v00000000011dcb60, 125;
E_0000000001179810/31 .event edge, v00000000011dcb60_122, v00000000011dcb60_123, v00000000011dcb60_124, v00000000011dcb60_125;
v00000000011dcb60_126 .array/port v00000000011dcb60, 126;
v00000000011dcb60_127 .array/port v00000000011dcb60, 127;
v00000000011dcb60_128 .array/port v00000000011dcb60, 128;
v00000000011dcb60_129 .array/port v00000000011dcb60, 129;
E_0000000001179810/32 .event edge, v00000000011dcb60_126, v00000000011dcb60_127, v00000000011dcb60_128, v00000000011dcb60_129;
v00000000011dcb60_130 .array/port v00000000011dcb60, 130;
v00000000011dcb60_131 .array/port v00000000011dcb60, 131;
v00000000011dcb60_132 .array/port v00000000011dcb60, 132;
v00000000011dcb60_133 .array/port v00000000011dcb60, 133;
E_0000000001179810/33 .event edge, v00000000011dcb60_130, v00000000011dcb60_131, v00000000011dcb60_132, v00000000011dcb60_133;
v00000000011dcb60_134 .array/port v00000000011dcb60, 134;
v00000000011dcb60_135 .array/port v00000000011dcb60, 135;
v00000000011dcb60_136 .array/port v00000000011dcb60, 136;
v00000000011dcb60_137 .array/port v00000000011dcb60, 137;
E_0000000001179810/34 .event edge, v00000000011dcb60_134, v00000000011dcb60_135, v00000000011dcb60_136, v00000000011dcb60_137;
v00000000011dcb60_138 .array/port v00000000011dcb60, 138;
v00000000011dcb60_139 .array/port v00000000011dcb60, 139;
v00000000011dcb60_140 .array/port v00000000011dcb60, 140;
v00000000011dcb60_141 .array/port v00000000011dcb60, 141;
E_0000000001179810/35 .event edge, v00000000011dcb60_138, v00000000011dcb60_139, v00000000011dcb60_140, v00000000011dcb60_141;
v00000000011dcb60_142 .array/port v00000000011dcb60, 142;
v00000000011dcb60_143 .array/port v00000000011dcb60, 143;
v00000000011dcb60_144 .array/port v00000000011dcb60, 144;
v00000000011dcb60_145 .array/port v00000000011dcb60, 145;
E_0000000001179810/36 .event edge, v00000000011dcb60_142, v00000000011dcb60_143, v00000000011dcb60_144, v00000000011dcb60_145;
v00000000011dcb60_146 .array/port v00000000011dcb60, 146;
v00000000011dcb60_147 .array/port v00000000011dcb60, 147;
v00000000011dcb60_148 .array/port v00000000011dcb60, 148;
v00000000011dcb60_149 .array/port v00000000011dcb60, 149;
E_0000000001179810/37 .event edge, v00000000011dcb60_146, v00000000011dcb60_147, v00000000011dcb60_148, v00000000011dcb60_149;
v00000000011dcb60_150 .array/port v00000000011dcb60, 150;
v00000000011dcb60_151 .array/port v00000000011dcb60, 151;
v00000000011dcb60_152 .array/port v00000000011dcb60, 152;
v00000000011dcb60_153 .array/port v00000000011dcb60, 153;
E_0000000001179810/38 .event edge, v00000000011dcb60_150, v00000000011dcb60_151, v00000000011dcb60_152, v00000000011dcb60_153;
v00000000011dcb60_154 .array/port v00000000011dcb60, 154;
v00000000011dcb60_155 .array/port v00000000011dcb60, 155;
v00000000011dcb60_156 .array/port v00000000011dcb60, 156;
v00000000011dcb60_157 .array/port v00000000011dcb60, 157;
E_0000000001179810/39 .event edge, v00000000011dcb60_154, v00000000011dcb60_155, v00000000011dcb60_156, v00000000011dcb60_157;
v00000000011dcb60_158 .array/port v00000000011dcb60, 158;
v00000000011dcb60_159 .array/port v00000000011dcb60, 159;
v00000000011dcb60_160 .array/port v00000000011dcb60, 160;
v00000000011dcb60_161 .array/port v00000000011dcb60, 161;
E_0000000001179810/40 .event edge, v00000000011dcb60_158, v00000000011dcb60_159, v00000000011dcb60_160, v00000000011dcb60_161;
v00000000011dcb60_162 .array/port v00000000011dcb60, 162;
v00000000011dcb60_163 .array/port v00000000011dcb60, 163;
v00000000011dcb60_164 .array/port v00000000011dcb60, 164;
v00000000011dcb60_165 .array/port v00000000011dcb60, 165;
E_0000000001179810/41 .event edge, v00000000011dcb60_162, v00000000011dcb60_163, v00000000011dcb60_164, v00000000011dcb60_165;
v00000000011dcb60_166 .array/port v00000000011dcb60, 166;
v00000000011dcb60_167 .array/port v00000000011dcb60, 167;
v00000000011dcb60_168 .array/port v00000000011dcb60, 168;
v00000000011dcb60_169 .array/port v00000000011dcb60, 169;
E_0000000001179810/42 .event edge, v00000000011dcb60_166, v00000000011dcb60_167, v00000000011dcb60_168, v00000000011dcb60_169;
v00000000011dcb60_170 .array/port v00000000011dcb60, 170;
v00000000011dcb60_171 .array/port v00000000011dcb60, 171;
v00000000011dcb60_172 .array/port v00000000011dcb60, 172;
v00000000011dcb60_173 .array/port v00000000011dcb60, 173;
E_0000000001179810/43 .event edge, v00000000011dcb60_170, v00000000011dcb60_171, v00000000011dcb60_172, v00000000011dcb60_173;
v00000000011dcb60_174 .array/port v00000000011dcb60, 174;
v00000000011dcb60_175 .array/port v00000000011dcb60, 175;
v00000000011dcb60_176 .array/port v00000000011dcb60, 176;
v00000000011dcb60_177 .array/port v00000000011dcb60, 177;
E_0000000001179810/44 .event edge, v00000000011dcb60_174, v00000000011dcb60_175, v00000000011dcb60_176, v00000000011dcb60_177;
v00000000011dcb60_178 .array/port v00000000011dcb60, 178;
v00000000011dcb60_179 .array/port v00000000011dcb60, 179;
v00000000011dcb60_180 .array/port v00000000011dcb60, 180;
v00000000011dcb60_181 .array/port v00000000011dcb60, 181;
E_0000000001179810/45 .event edge, v00000000011dcb60_178, v00000000011dcb60_179, v00000000011dcb60_180, v00000000011dcb60_181;
v00000000011dcb60_182 .array/port v00000000011dcb60, 182;
v00000000011dcb60_183 .array/port v00000000011dcb60, 183;
v00000000011dcb60_184 .array/port v00000000011dcb60, 184;
v00000000011dcb60_185 .array/port v00000000011dcb60, 185;
E_0000000001179810/46 .event edge, v00000000011dcb60_182, v00000000011dcb60_183, v00000000011dcb60_184, v00000000011dcb60_185;
v00000000011dcb60_186 .array/port v00000000011dcb60, 186;
v00000000011dcb60_187 .array/port v00000000011dcb60, 187;
v00000000011dcb60_188 .array/port v00000000011dcb60, 188;
v00000000011dcb60_189 .array/port v00000000011dcb60, 189;
E_0000000001179810/47 .event edge, v00000000011dcb60_186, v00000000011dcb60_187, v00000000011dcb60_188, v00000000011dcb60_189;
v00000000011dcb60_190 .array/port v00000000011dcb60, 190;
v00000000011dcb60_191 .array/port v00000000011dcb60, 191;
v00000000011dcb60_192 .array/port v00000000011dcb60, 192;
v00000000011dcb60_193 .array/port v00000000011dcb60, 193;
E_0000000001179810/48 .event edge, v00000000011dcb60_190, v00000000011dcb60_191, v00000000011dcb60_192, v00000000011dcb60_193;
v00000000011dcb60_194 .array/port v00000000011dcb60, 194;
v00000000011dcb60_195 .array/port v00000000011dcb60, 195;
v00000000011dcb60_196 .array/port v00000000011dcb60, 196;
v00000000011dcb60_197 .array/port v00000000011dcb60, 197;
E_0000000001179810/49 .event edge, v00000000011dcb60_194, v00000000011dcb60_195, v00000000011dcb60_196, v00000000011dcb60_197;
v00000000011dcb60_198 .array/port v00000000011dcb60, 198;
v00000000011dcb60_199 .array/port v00000000011dcb60, 199;
v00000000011dcb60_200 .array/port v00000000011dcb60, 200;
v00000000011dcb60_201 .array/port v00000000011dcb60, 201;
E_0000000001179810/50 .event edge, v00000000011dcb60_198, v00000000011dcb60_199, v00000000011dcb60_200, v00000000011dcb60_201;
v00000000011dcb60_202 .array/port v00000000011dcb60, 202;
v00000000011dcb60_203 .array/port v00000000011dcb60, 203;
v00000000011dcb60_204 .array/port v00000000011dcb60, 204;
v00000000011dcb60_205 .array/port v00000000011dcb60, 205;
E_0000000001179810/51 .event edge, v00000000011dcb60_202, v00000000011dcb60_203, v00000000011dcb60_204, v00000000011dcb60_205;
v00000000011dcb60_206 .array/port v00000000011dcb60, 206;
v00000000011dcb60_207 .array/port v00000000011dcb60, 207;
v00000000011dcb60_208 .array/port v00000000011dcb60, 208;
v00000000011dcb60_209 .array/port v00000000011dcb60, 209;
E_0000000001179810/52 .event edge, v00000000011dcb60_206, v00000000011dcb60_207, v00000000011dcb60_208, v00000000011dcb60_209;
v00000000011dcb60_210 .array/port v00000000011dcb60, 210;
v00000000011dcb60_211 .array/port v00000000011dcb60, 211;
v00000000011dcb60_212 .array/port v00000000011dcb60, 212;
v00000000011dcb60_213 .array/port v00000000011dcb60, 213;
E_0000000001179810/53 .event edge, v00000000011dcb60_210, v00000000011dcb60_211, v00000000011dcb60_212, v00000000011dcb60_213;
v00000000011dcb60_214 .array/port v00000000011dcb60, 214;
v00000000011dcb60_215 .array/port v00000000011dcb60, 215;
v00000000011dcb60_216 .array/port v00000000011dcb60, 216;
v00000000011dcb60_217 .array/port v00000000011dcb60, 217;
E_0000000001179810/54 .event edge, v00000000011dcb60_214, v00000000011dcb60_215, v00000000011dcb60_216, v00000000011dcb60_217;
v00000000011dcb60_218 .array/port v00000000011dcb60, 218;
v00000000011dcb60_219 .array/port v00000000011dcb60, 219;
v00000000011dcb60_220 .array/port v00000000011dcb60, 220;
v00000000011dcb60_221 .array/port v00000000011dcb60, 221;
E_0000000001179810/55 .event edge, v00000000011dcb60_218, v00000000011dcb60_219, v00000000011dcb60_220, v00000000011dcb60_221;
v00000000011dcb60_222 .array/port v00000000011dcb60, 222;
v00000000011dcb60_223 .array/port v00000000011dcb60, 223;
v00000000011dcb60_224 .array/port v00000000011dcb60, 224;
v00000000011dcb60_225 .array/port v00000000011dcb60, 225;
E_0000000001179810/56 .event edge, v00000000011dcb60_222, v00000000011dcb60_223, v00000000011dcb60_224, v00000000011dcb60_225;
v00000000011dcb60_226 .array/port v00000000011dcb60, 226;
v00000000011dcb60_227 .array/port v00000000011dcb60, 227;
v00000000011dcb60_228 .array/port v00000000011dcb60, 228;
v00000000011dcb60_229 .array/port v00000000011dcb60, 229;
E_0000000001179810/57 .event edge, v00000000011dcb60_226, v00000000011dcb60_227, v00000000011dcb60_228, v00000000011dcb60_229;
v00000000011dcb60_230 .array/port v00000000011dcb60, 230;
v00000000011dcb60_231 .array/port v00000000011dcb60, 231;
v00000000011dcb60_232 .array/port v00000000011dcb60, 232;
v00000000011dcb60_233 .array/port v00000000011dcb60, 233;
E_0000000001179810/58 .event edge, v00000000011dcb60_230, v00000000011dcb60_231, v00000000011dcb60_232, v00000000011dcb60_233;
v00000000011dcb60_234 .array/port v00000000011dcb60, 234;
v00000000011dcb60_235 .array/port v00000000011dcb60, 235;
v00000000011dcb60_236 .array/port v00000000011dcb60, 236;
v00000000011dcb60_237 .array/port v00000000011dcb60, 237;
E_0000000001179810/59 .event edge, v00000000011dcb60_234, v00000000011dcb60_235, v00000000011dcb60_236, v00000000011dcb60_237;
v00000000011dcb60_238 .array/port v00000000011dcb60, 238;
v00000000011dcb60_239 .array/port v00000000011dcb60, 239;
v00000000011dcb60_240 .array/port v00000000011dcb60, 240;
v00000000011dcb60_241 .array/port v00000000011dcb60, 241;
E_0000000001179810/60 .event edge, v00000000011dcb60_238, v00000000011dcb60_239, v00000000011dcb60_240, v00000000011dcb60_241;
v00000000011dcb60_242 .array/port v00000000011dcb60, 242;
v00000000011dcb60_243 .array/port v00000000011dcb60, 243;
v00000000011dcb60_244 .array/port v00000000011dcb60, 244;
v00000000011dcb60_245 .array/port v00000000011dcb60, 245;
E_0000000001179810/61 .event edge, v00000000011dcb60_242, v00000000011dcb60_243, v00000000011dcb60_244, v00000000011dcb60_245;
v00000000011dcb60_246 .array/port v00000000011dcb60, 246;
v00000000011dcb60_247 .array/port v00000000011dcb60, 247;
v00000000011dcb60_248 .array/port v00000000011dcb60, 248;
v00000000011dcb60_249 .array/port v00000000011dcb60, 249;
E_0000000001179810/62 .event edge, v00000000011dcb60_246, v00000000011dcb60_247, v00000000011dcb60_248, v00000000011dcb60_249;
v00000000011dcb60_250 .array/port v00000000011dcb60, 250;
v00000000011dcb60_251 .array/port v00000000011dcb60, 251;
v00000000011dcb60_252 .array/port v00000000011dcb60, 252;
v00000000011dcb60_253 .array/port v00000000011dcb60, 253;
E_0000000001179810/63 .event edge, v00000000011dcb60_250, v00000000011dcb60_251, v00000000011dcb60_252, v00000000011dcb60_253;
v00000000011dcb60_254 .array/port v00000000011dcb60, 254;
v00000000011dcb60_255 .array/port v00000000011dcb60, 255;
E_0000000001179810/64 .event edge, v00000000011dcb60_254, v00000000011dcb60_255;
E_0000000001179810 .event/or E_0000000001179810/0, E_0000000001179810/1, E_0000000001179810/2, E_0000000001179810/3, E_0000000001179810/4, E_0000000001179810/5, E_0000000001179810/6, E_0000000001179810/7, E_0000000001179810/8, E_0000000001179810/9, E_0000000001179810/10, E_0000000001179810/11, E_0000000001179810/12, E_0000000001179810/13, E_0000000001179810/14, E_0000000001179810/15, E_0000000001179810/16, E_0000000001179810/17, E_0000000001179810/18, E_0000000001179810/19, E_0000000001179810/20, E_0000000001179810/21, E_0000000001179810/22, E_0000000001179810/23, E_0000000001179810/24, E_0000000001179810/25, E_0000000001179810/26, E_0000000001179810/27, E_0000000001179810/28, E_0000000001179810/29, E_0000000001179810/30, E_0000000001179810/31, E_0000000001179810/32, E_0000000001179810/33, E_0000000001179810/34, E_0000000001179810/35, E_0000000001179810/36, E_0000000001179810/37, E_0000000001179810/38, E_0000000001179810/39, E_0000000001179810/40, E_0000000001179810/41, E_0000000001179810/42, E_0000000001179810/43, E_0000000001179810/44, E_0000000001179810/45, E_0000000001179810/46, E_0000000001179810/47, E_0000000001179810/48, E_0000000001179810/49, E_0000000001179810/50, E_0000000001179810/51, E_0000000001179810/52, E_0000000001179810/53, E_0000000001179810/54, E_0000000001179810/55, E_0000000001179810/56, E_0000000001179810/57, E_0000000001179810/58, E_0000000001179810/59, E_0000000001179810/60, E_0000000001179810/61, E_0000000001179810/62, E_0000000001179810/63, E_0000000001179810/64;
E_0000000001179750 .event edge, v00000000011d2280_0, v00000000011d2c80_0, v0000000001172d10_0;
L_0000000001539a60 .functor MUXZ 32, L_000000000153a358, v00000000011db1c0_0, L_0000000001539100, C4<>;
S_00000000011de250 .scope begin, "MEM_READ" "MEM_READ" 14 25, 14 25 0, S_00000000011ddda0;
 .timescale 0 0;
S_00000000011de0c0 .scope begin, "MEM_WRITE" "MEM_WRITE" 14 18, 14 18 0, S_00000000011ddda0;
 .timescale 0 0;
S_00000000011dda80 .scope module, "rf" "RF" 3 41, 15 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "W_data";
    .port_info 2 /INPUT 5 "R_Reg1";
    .port_info 3 /INPUT 5 "R_Reg2";
    .port_info 4 /INPUT 5 "W_Reg";
    .port_info 5 /OUTPUT 32 "R_data1";
    .port_info 6 /OUTPUT 32 "R_data2";
    .port_info 7 /INPUT 1 "W";
P_0000000001138670 .param/l "AddrWidth" 0 15 5, +C4<00000000000000000000000000000101>;
P_00000000011386a8 .param/l "DataDepth" 0 15 6, +C4<0000000000000000000000000000000100000>;
P_00000000011386e0 .param/l "DataWidth" 0 15 4, +C4<00000000000000000000000000100000>;
L_0000000001149bc0 .functor BUFZ 32, L_0000000001539060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000114a1e0 .functor BUFZ 32, L_0000000001539740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011db260_0 .net "CLK", 0 0, v0000000001539c40_0;  alias, 1 drivers
v00000000011dbe40_0 .net "R_Reg1", 4 0, L_00000000015385c0;  1 drivers
v00000000011db080_0 .net "R_Reg2", 4 0, L_0000000001539560;  1 drivers
v0000000001534c80_0 .net "R_data1", 31 0, L_0000000001149bc0;  alias, 1 drivers
v0000000001535e00_0 .net "R_data2", 31 0, L_000000000114a1e0;  alias, 1 drivers
v0000000001535c20_0 .net "W", 0 0, L_0000000001539ce0;  alias, 1 drivers
v0000000001535360_0 .net "W_Reg", 4 0, L_0000000001538340;  alias, 1 drivers
v0000000001534320_0 .net "W_data", 31 0, L_0000000001538b60;  alias, 1 drivers
v0000000001535cc0_0 .net *"_s0", 31 0, L_0000000001539060;  1 drivers
v00000000015341e0_0 .net *"_s10", 6 0, L_00000000015383e0;  1 drivers
L_000000000153a1a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001535400_0 .net *"_s13", 1 0, L_000000000153a1a8;  1 drivers
v0000000001534be0_0 .net *"_s2", 6 0, L_0000000001538520;  1 drivers
L_000000000153a160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001534140_0 .net *"_s5", 1 0, L_000000000153a160;  1 drivers
v0000000001535680_0 .net *"_s8", 31 0, L_0000000001539740;  1 drivers
v00000000015354a0_0 .var/i "i", 31 0;
v0000000001535a40 .array "rf", 0 31, 31 0;
E_00000000011797d0 .event posedge, v00000000011dc2a0_0;
L_0000000001539060 .array/port v0000000001535a40, L_0000000001538520;
L_0000000001538520 .concat [ 5 2 0 0], L_00000000015385c0, L_000000000153a160;
L_0000000001539740 .array/port v0000000001535a40, L_00000000015383e0;
L_00000000015383e0 .concat [ 5 2 0 0], L_0000000001539560, L_000000000153a1a8;
S_00000000011de3e0 .scope begin, "MEM_WRITE" "MEM_WRITE" 15 17, 15 17 0, S_00000000011dda80;
 .timescale 0 0;
S_00000000011ddc10 .scope module, "shl2_32" "SHL2_32" 3 48, 16 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "odata";
v00000000015357c0_0 .net "data", 31 0, v00000000015343c0_0;  alias, 1 drivers
v0000000001534280_0 .var "odata", 31 0;
E_000000000117aad0 .event edge, v00000000011db580_0;
S_00000000011de570 .scope module, "sigexit16_32" "SigExit16_32" 3 42, 17 1 0, S_0000000001180160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Inst";
    .port_info 1 /OUTPUT 32 "Addr";
v00000000015343c0_0 .var "Addr", 31 0;
v0000000001535ae0_0 .net "Inst", 15 0, L_00000000015396a0;  1 drivers
E_000000000117aa50 .event edge, v0000000001535ae0_0;
    .scope S_0000000001138350;
T_0 ;
    %wait E_0000000001179550;
    %load/vec4 v00000000011db120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011db8a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011dc3e0_0;
    %assign/vec4 v00000000011db8a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011438c0;
T_1 ;
    %pushi/vec4 4331553, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 6428706, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 8722464, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 8591396, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 6557728, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 134217735, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 8722469, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 2894276368, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 2357470992, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %pushi/vec4 274989047, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011d1880, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000011438c0;
T_2 ;
    %wait E_0000000001179250;
    %load/vec4 v00000000011d17e0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v00000000011d1a60_0, 0, 8;
    %load/vec4 v00000000011d1a60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000011d1880, 4;
    %store/vec4 v00000000011d1f60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000113dd10;
T_3 ;
    %wait E_0000000001179350;
    %load/vec4 v00000000011d2be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 770, 0, 10;
    %assign/vec4 v00000000011d2320_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 464, 0, 10;
    %assign/vec4 v00000000011d2320_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 688, 528, 10;
    %assign/vec4 v00000000011d2320_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 537, 528, 10;
    %assign/vec4 v00000000011d2320_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 663, 659, 10;
    %assign/vec4 v00000000011d2320_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000011dda80;
T_4 ;
    %wait E_00000000011797d0;
    %fork t_1, S_00000000011de3e0;
    %jmp t_0;
    .scope S_00000000011de3e0;
t_1 ;
    %load/vec4 v0000000001535c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001534320_0;
    %load/vec4 v0000000001535360_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000001535a40, 4, 0;
T_4.0 ;
    %end;
    .scope S_00000000011dda80;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011dda80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015354a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000015354a0_0;
    %pad/s 37;
    %cmpi/ne 32, 0, 37;
    %jmp/0xz T_5.1, 4;
    %load/vec4 v00000000015354a0_0;
    %ix/getv/s 4, v00000000015354a0_0;
    %store/vec4a v0000000001535a40, 4, 0;
    %load/vec4 v00000000015354a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015354a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000000011de570;
T_6 ;
    %wait E_000000000117aa50;
    %load/vec4 v0000000001535ae0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000015343c0_0, 4, 16;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000015343c0_0, 4, 16;
T_6.1 ;
    %load/vec4 v0000000001535ae0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000015343c0_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001146110;
T_7 ;
    %wait E_00000000011798d0;
    %load/vec4 v00000000011d2780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v00000000011d1240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000011d16a0_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001146d40;
T_8 ;
    %wait E_0000000001179dd0;
    %load/vec4 v00000000011d2500_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v00000000011d11a0_0;
    %pad/u 33;
    %load/vec4 v00000000011d2460_0;
    %pad/u 33;
    %add;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v00000000011d11a0_0;
    %pad/u 33;
    %load/vec4 v00000000011d2460_0;
    %pad/u 33;
    %add;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v00000000011d2a00_0;
    %pad/s 33;
    %load/vec4 v00000000011d25a0_0;
    %pad/s 33;
    %add;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v00000000011d2a00_0;
    %pad/s 33;
    %load/vec4 v00000000011d25a0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v00000000011d11a0_0;
    %pad/u 33;
    %load/vec4 v00000000011d2460_0;
    %pad/u 33;
    %and;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v00000000011d11a0_0;
    %pad/u 33;
    %load/vec4 v00000000011d2460_0;
    %pad/u 33;
    %or;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000000011d2a00_0;
    %load/vec4 v00000000011d25a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v00000000011d2dc0_0, 0, 33;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000011ddda0;
T_9 ;
    %wait E_0000000001179750;
    %fork t_3, S_00000000011de0c0;
    %jmp t_2;
    .scope S_00000000011de0c0;
t_3 ;
    %load/vec4 v00000000011dc7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000011dc840_0;
    %load/vec4 v00000000011dc660_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000000011dcb60, 4, 0;
T_9.0 ;
    %end;
    .scope S_00000000011ddda0;
t_2 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000011ddda0;
T_10 ;
    %wait E_0000000001179810;
    %fork t_5, S_00000000011de250;
    %jmp t_4;
    .scope S_00000000011de250;
t_5 ;
    %load/vec4 v00000000011db440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000011dc660_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000011dcb60, 4;
    %store/vec4 v00000000011db1c0_0, 0, 32;
T_10.0 ;
    %end;
    .scope S_00000000011ddda0;
t_4 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000011ddc10;
T_11 ;
    %wait E_000000000117aad0;
    %load/vec4 v00000000015357c0_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001534280_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001534280_0, 4, 5;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000113db80;
T_12 ;
    %wait E_0000000001179310;
    %load/vec4 v00000000011d1b00_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2820_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2820_0, 4, 5;
    %load/vec4 v00000000011d1ba0_0;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2820_0, 4, 5;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000001126b20;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001539c40_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000000001126b20;
T_14 ;
    %delay 10, 0;
    %load/vec4 v0000000001539c40_0;
    %inv;
    %store/vec4 v0000000001539c40_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000001126b20;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001539b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001539b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001539b00_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0000000001126b20;
T_16 ;
    %vpi_call 2 37 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000000001126b20;
T_17 ;
    %delay 300, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "test.v";
    "./CPU.v";
    "./MUX32.v";
    "./Add1.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AndGate.v";
    "./CodeRam.v";
    "./SHL2_26.v";
    "./MCU.v";
    "./MUX5.v";
    "./PC.v";
    "./RAM.v";
    "./RF.v";
    "./SHL2_32.v";
    "./SigExit16_32.v";
