# Signed-Multiplier-8-bit
The objective of this project is to design a sequential 8-bit signed multiplier (8x8) using Logisim-Evolution then implement it using the Artix 7 FPGA on the Basys 3 FPGA board. 
