INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab5_1_2/lab5_1_2.srcs/sources_1/new/SR_latch_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab5_1_2/lab5_1_2.srcs/sim_1/new/SR_latch_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab5_1_2/lab5_1_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
