

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu Feb 18 12:02:18 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        bla
* Solution:       solution1
* Product family: spartan3e
* Target device:  xc3s1600efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.88|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+----------+
|       Name      | BRAM_18K|   FF  |  LUT  | MULT18x18|
+-----------------+---------+-------+-------+----------+
|DSP              |        -|      -|      -|         -|
|Expression       |        -|      0|   1664|         -|
|FIFO             |        -|      -|      -|         -|
|Instance         |        -|      -|      -|         -|
|Memory           |        -|      -|      -|         -|
|Multiplexer      |        -|      -|    158|         -|
|Register         |        -|    874|      -|         -|
+-----------------+---------+-------+-------+----------+
|Total            |        0|    874|   1822|         0|
+-----------------+---------+-------+-------+----------+
|Available        |       36|  29504|  29504|        36|
+-----------------+---------+-------+-------+----------+
|Utilization (%)  |        0|      2|      6|         0|
+-----------------+---------+-------+-------+----------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_133_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_139_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_145_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_155_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_165_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_665_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_290_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_221_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_205_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_216_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_211_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_V_41_fu_670_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_434_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp_V_fu_659_p2         |     -    |      0|  0|  32|          32|          32|
    |total_V_2_10_fu_353_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_11_fu_358_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_12_fu_364_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_13_fu_382_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_14_fu_387_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_15_fu_411_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_16_fu_416_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_17_fu_422_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_18_fu_445_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_19_fu_450_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_1_fu_233_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_20_fu_474_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_21_fu_479_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_22_fu_485_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_23_fu_503_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_24_fu_508_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_25_fu_532_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_26_fu_537_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_27_fu_543_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_28_fu_561_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_29_fu_566_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_2_fu_238_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_30_fu_590_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_31_fu_595_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_32_fu_601_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_33_fu_619_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_34_fu_624_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_35_fu_648_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_36_fu_653_p2  |     -    |      0|  0|  32|          32|          32|
    |total_V_2_3_fu_243_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_4_fu_261_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_5_fu_266_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_6_fu_295_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_7_fu_300_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_8_fu_306_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_9_fu_324_p2   |     -    |      0|  0|  32|          32|          32|
    |total_V_2_fu_227_p2     |     -    |      0|  0|  32|          32|          32|
    |total_V_2_s_fu_329_p2   |     -    |      0|  0|  32|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1664|        1664|        1664|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  126|         43|    1|         43|
    |output_V_V_din  |   32|          3|   32|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  158|         46|   33|        139|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  42|   0|   42|          0|
    |reg_125               |  32|   0|   32|          0|
    |reg_129               |  32|   0|   32|          0|
    |reg_151               |  32|   0|   32|          0|
    |reg_161               |  32|   0|   32|          0|
    |reg_171               |  32|   0|   32|          0|
    |tmp1_reg_703          |  32|   0|   32|          0|
    |tmp29_reg_773         |  32|   0|   32|          0|
    |tmp2_reg_688          |  32|   0|   32|          0|
    |tmp_V_2_reg_676       |  32|   0|   32|          0|
    |tmp_V_3_reg_682       |  32|   0|   32|          0|
    |tmp_V_reg_778         |  32|   0|   32|          0|
    |tmp_reg_733           |  32|   0|   32|          0|
    |total_V_2_12_reg_718  |  32|   0|   32|          0|
    |total_V_2_14_reg_723  |  32|   0|   32|          0|
    |total_V_2_17_reg_728  |  32|   0|   32|          0|
    |total_V_2_19_reg_738  |  32|   0|   32|          0|
    |total_V_2_22_reg_743  |  32|   0|   32|          0|
    |total_V_2_24_reg_748  |  32|   0|   32|          0|
    |total_V_2_27_reg_753  |  32|   0|   32|          0|
    |total_V_2_29_reg_758  |  32|   0|   32|          0|
    |total_V_2_32_reg_763  |  32|   0|   32|          0|
    |total_V_2_34_reg_768  |  32|   0|   32|          0|
    |total_V_2_3_reg_693   |  32|   0|   32|          0|
    |total_V_2_5_reg_698   |  32|   0|   32|          0|
    |total_V_2_8_reg_708   |  32|   0|   32|          0|
    |total_V_2_s_reg_713   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 874|   0|  874|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 42
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp_V_42 [1/1] 0.00ns
.preheader:8  %tmp_V_42 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_1: stg_44 [1/1] 0.00ns
.preheader:9  store i32 %tmp_V_42, i32* @inputdata_V_0, align 16


 <State 2>: 0.00ns
ST_2: tmp_V_1 [1/1] 0.00ns
.preheader:10  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_2: stg_46 [1/1] 0.00ns
.preheader:11  store i32 %tmp_V_1, i32* @inputdata_V_1, align 4


 <State 3>: 0.00ns
ST_3: tmp_V_2 [1/1] 0.00ns
.preheader:12  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_3: stg_48 [1/1] 0.00ns
.preheader:13  store i32 %tmp_V_2, i32* @inputdata_V_2, align 8


 <State 4>: 0.00ns
ST_4: tmp_V_3 [1/1] 0.00ns
.preheader:14  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_4: stg_50 [1/1] 0.00ns
.preheader:15  store i32 %tmp_V_3, i32* @inputdata_V_3, align 4


 <State 5>: 16.88ns
ST_5: tmp_V_4 [1/1] 0.00ns
.preheader:16  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_5: stg_52 [1/1] 0.00ns
.preheader:17  store i32 %tmp_V_4, i32* @inputdata_V_4, align 16

ST_5: tmp3 [1/1] 4.22ns
.preheader:88  %tmp3 = add i32 %tmp_V_42, %tmp_V_1

ST_5: tmp5 [1/1] 4.22ns
.preheader:89  %tmp5 = add i32 %tmp_V_3, %tmp_V_4

ST_5: tmp4 [1/1] 4.22ns
.preheader:90  %tmp4 = add i32 %tmp5, %tmp_V_2

ST_5: tmp2 [1/1] 4.22ns
.preheader:91  %tmp2 = add i32 %tmp4, %tmp3

ST_5: total_V_2 [1/1] 4.22ns
.preheader:128  %total_V_2 = sub i32 %tmp_V_42, %tmp_V_1

ST_5: total_V_2_1 [1/1] 4.22ns
.preheader:129  %total_V_2_1 = sub i32 %total_V_2, %tmp_V_2

ST_5: total_V_2_2 [1/1] 4.22ns
.preheader:130  %total_V_2_2 = sub i32 %total_V_2_1, %tmp_V_3

ST_5: total_V_2_3 [1/1] 4.22ns
.preheader:131  %total_V_2_3 = sub i32 %total_V_2_2, %tmp_V_4


 <State 6>: 0.00ns
ST_6: tmp_V_5 [1/1] 0.00ns
.preheader:18  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_6: stg_62 [1/1] 0.00ns
.preheader:19  store i32 %tmp_V_5, i32* @inputdata_V_5, align 4


 <State 7>: 8.44ns
ST_7: tmp_V_6 [1/1] 0.00ns
.preheader:20  %tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_7: stg_64 [1/1] 0.00ns
.preheader:21  store i32 %tmp_V_6, i32* @inputdata_V_6, align 8

ST_7: tmp7 [1/1] 4.22ns
.preheader:92  %tmp7 = add i32 %tmp_V_5, %tmp_V_6

ST_7: total_V_2_4 [1/1] 4.22ns
.preheader:132  %total_V_2_4 = sub i32 %total_V_2_3, %tmp_V_5

ST_7: total_V_2_5 [1/1] 4.22ns
.preheader:133  %total_V_2_5 = sub i32 %total_V_2_4, %tmp_V_6


 <State 8>: 0.00ns
ST_8: tmp_V_7 [1/1] 0.00ns
.preheader:22  %tmp_V_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_8: stg_69 [1/1] 0.00ns
.preheader:23  store i32 %tmp_V_7, i32* @inputdata_V_7, align 4


 <State 9>: 0.00ns
ST_9: tmp_V_8 [1/1] 0.00ns
.preheader:24  %tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_9: stg_71 [1/1] 0.00ns
.preheader:25  store i32 %tmp_V_8, i32* @inputdata_V_8, align 16


 <State 10>: 16.88ns
ST_10: tmp_V_9 [1/1] 0.00ns
.preheader:26  %tmp_V_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_10: stg_73 [1/1] 0.00ns
.preheader:27  store i32 %tmp_V_9, i32* @inputdata_V_9, align 4

ST_10: tmp9 [1/1] 4.22ns
.preheader:93  %tmp9 = add i32 %tmp_V_8, %tmp_V_9

ST_10: tmp8 [1/1] 4.22ns
.preheader:94  %tmp8 = add i32 %tmp9, %tmp_V_7

ST_10: tmp6 [1/1] 4.22ns
.preheader:95  %tmp6 = add i32 %tmp8, %tmp7

ST_10: tmp1 [1/1] 4.22ns
.preheader:96  %tmp1 = add i32 %tmp6, %tmp2

ST_10: total_V_2_6 [1/1] 4.22ns
.preheader:134  %total_V_2_6 = sub i32 %total_V_2_5, %tmp_V_7

ST_10: total_V_2_7 [1/1] 4.22ns
.preheader:135  %total_V_2_7 = sub i32 %total_V_2_6, %tmp_V_8

ST_10: total_V_2_8 [1/1] 4.22ns
.preheader:136  %total_V_2_8 = sub i32 %total_V_2_7, %tmp_V_9


 <State 11>: 0.00ns
ST_11: tmp_V_10 [1/1] 0.00ns
.preheader:28  %tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_11: stg_82 [1/1] 0.00ns
.preheader:29  store i32 %tmp_V_10, i32* @inputdata_V_10, align 8


 <State 12>: 8.44ns
ST_12: tmp_V_11 [1/1] 0.00ns
.preheader:30  %tmp_V_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_12: stg_84 [1/1] 0.00ns
.preheader:31  store i32 %tmp_V_11, i32* @inputdata_V_11, align 4

ST_12: tmp12 [1/1] 4.22ns
.preheader:97  %tmp12 = add i32 %tmp_V_10, %tmp_V_11

ST_12: total_V_2_9 [1/1] 4.22ns
.preheader:137  %total_V_2_9 = sub i32 %total_V_2_8, %tmp_V_10

ST_12: total_V_2_s [1/1] 4.22ns
.preheader:138  %total_V_2_s = sub i32 %total_V_2_9, %tmp_V_11


 <State 13>: 0.00ns
ST_13: tmp_V_12 [1/1] 0.00ns
.preheader:32  %tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_13: stg_89 [1/1] 0.00ns
.preheader:33  store i32 %tmp_V_12, i32* @inputdata_V_12, align 16


 <State 14>: 0.00ns
ST_14: tmp_V_13 [1/1] 0.00ns
.preheader:34  %tmp_V_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_14: stg_91 [1/1] 0.00ns
.preheader:35  store i32 %tmp_V_13, i32* @inputdata_V_13, align 4


 <State 15>: 12.66ns
ST_15: tmp_V_14 [1/1] 0.00ns
.preheader:36  %tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_15: stg_93 [1/1] 0.00ns
.preheader:37  store i32 %tmp_V_14, i32* @inputdata_V_14, align 8

ST_15: tmp14 [1/1] 4.22ns
.preheader:98  %tmp14 = add i32 %tmp_V_13, %tmp_V_14

ST_15: tmp13 [1/1] 4.22ns
.preheader:99  %tmp13 = add i32 %tmp14, %tmp_V_12

ST_15: tmp11 [1/1] 4.22ns
.preheader:100  %tmp11 = add i32 %tmp13, %tmp12

ST_15: total_V_2_10 [1/1] 4.22ns
.preheader:139  %total_V_2_10 = sub i32 %total_V_2_s, %tmp_V_12

ST_15: total_V_2_11 [1/1] 4.22ns
.preheader:140  %total_V_2_11 = sub i32 %total_V_2_10, %tmp_V_13

ST_15: total_V_2_12 [1/1] 4.22ns
.preheader:141  %total_V_2_12 = sub i32 %total_V_2_11, %tmp_V_14


 <State 16>: 0.00ns
ST_16: tmp_V_15 [1/1] 0.00ns
.preheader:38  %tmp_V_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_16: stg_101 [1/1] 0.00ns
.preheader:39  store i32 %tmp_V_15, i32* @inputdata_V_15, align 4


 <State 17>: 8.44ns
ST_17: tmp_V_16 [1/1] 0.00ns
.preheader:40  %tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_17: stg_103 [1/1] 0.00ns
.preheader:41  store i32 %tmp_V_16, i32* @inputdata_V_16, align 16

ST_17: tmp16 [1/1] 4.22ns
.preheader:101  %tmp16 = add i32 %tmp_V_15, %tmp_V_16

ST_17: total_V_2_13 [1/1] 4.22ns
.preheader:142  %total_V_2_13 = sub i32 %total_V_2_12, %tmp_V_15

ST_17: total_V_2_14 [1/1] 4.22ns
.preheader:143  %total_V_2_14 = sub i32 %total_V_2_13, %tmp_V_16


 <State 18>: 0.00ns
ST_18: tmp_V_17 [1/1] 0.00ns
.preheader:42  %tmp_V_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_18: stg_108 [1/1] 0.00ns
.preheader:43  store i32 %tmp_V_17, i32* @inputdata_V_17, align 4


 <State 19>: 0.00ns
ST_19: tmp_V_18 [1/1] 0.00ns
.preheader:44  %tmp_V_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_19: stg_110 [1/1] 0.00ns
.preheader:45  store i32 %tmp_V_18, i32* @inputdata_V_18, align 8


 <State 20>: 16.88ns
ST_20: tmp_V_19 [1/1] 0.00ns
.preheader:46  %tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_20: stg_112 [1/1] 0.00ns
.preheader:47  store i32 %tmp_V_19, i32* @inputdata_V_19, align 4

ST_20: tmp18 [1/1] 4.22ns
.preheader:102  %tmp18 = add i32 %tmp_V_18, %tmp_V_19

ST_20: tmp17 [1/1] 4.22ns
.preheader:103  %tmp17 = add i32 %tmp18, %tmp_V_17

ST_20: tmp15 [1/1] 4.22ns
.preheader:104  %tmp15 = add i32 %tmp17, %tmp16

ST_20: tmp10 [1/1] 4.22ns
.preheader:105  %tmp10 = add i32 %tmp15, %tmp11

ST_20: total_V_2_15 [1/1] 4.22ns
.preheader:144  %total_V_2_15 = sub i32 %total_V_2_14, %tmp_V_17

ST_20: total_V_2_16 [1/1] 4.22ns
.preheader:145  %total_V_2_16 = sub i32 %total_V_2_15, %tmp_V_18

ST_20: total_V_2_17 [1/1] 4.22ns
.preheader:146  %total_V_2_17 = sub i32 %total_V_2_16, %tmp_V_19


 <State 21>: 4.22ns
ST_21: tmp_V_20 [1/1] 0.00ns
.preheader:48  %tmp_V_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_21: stg_121 [1/1] 0.00ns
.preheader:49  store i32 %tmp_V_20, i32* @inputdata_V_20, align 16

ST_21: tmp [1/1] 4.22ns
.preheader:106  %tmp = add i32 %tmp10, %tmp1


 <State 22>: 8.44ns
ST_22: tmp_V_21 [1/1] 0.00ns
.preheader:50  %tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_22: stg_124 [1/1] 0.00ns
.preheader:51  store i32 %tmp_V_21, i32* @inputdata_V_21, align 4

ST_22: tmp22 [1/1] 4.22ns
.preheader:107  %tmp22 = add i32 %tmp_V_20, %tmp_V_21

ST_22: total_V_2_18 [1/1] 4.22ns
.preheader:147  %total_V_2_18 = sub i32 %total_V_2_17, %tmp_V_20

ST_22: total_V_2_19 [1/1] 4.22ns
.preheader:148  %total_V_2_19 = sub i32 %total_V_2_18, %tmp_V_21


 <State 23>: 0.00ns
ST_23: tmp_V_22 [1/1] 0.00ns
.preheader:52  %tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_23: stg_129 [1/1] 0.00ns
.preheader:53  store i32 %tmp_V_22, i32* @inputdata_V_22, align 8


 <State 24>: 0.00ns
ST_24: tmp_V_23 [1/1] 0.00ns
.preheader:54  %tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_24: stg_131 [1/1] 0.00ns
.preheader:55  store i32 %tmp_V_23, i32* @inputdata_V_23, align 4


 <State 25>: 12.66ns
ST_25: tmp_V_24 [1/1] 0.00ns
.preheader:56  %tmp_V_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_25: stg_133 [1/1] 0.00ns
.preheader:57  store i32 %tmp_V_24, i32* @inputdata_V_24, align 16

ST_25: tmp24 [1/1] 4.22ns
.preheader:108  %tmp24 = add i32 %tmp_V_23, %tmp_V_24

ST_25: tmp23 [1/1] 4.22ns
.preheader:109  %tmp23 = add i32 %tmp24, %tmp_V_22

ST_25: tmp21 [1/1] 4.22ns
.preheader:110  %tmp21 = add i32 %tmp23, %tmp22

ST_25: total_V_2_20 [1/1] 4.22ns
.preheader:149  %total_V_2_20 = sub i32 %total_V_2_19, %tmp_V_22

ST_25: total_V_2_21 [1/1] 4.22ns
.preheader:150  %total_V_2_21 = sub i32 %total_V_2_20, %tmp_V_23

ST_25: total_V_2_22 [1/1] 4.22ns
.preheader:151  %total_V_2_22 = sub i32 %total_V_2_21, %tmp_V_24


 <State 26>: 0.00ns
ST_26: tmp_V_25 [1/1] 0.00ns
.preheader:58  %tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_26: stg_141 [1/1] 0.00ns
.preheader:59  store i32 %tmp_V_25, i32* @inputdata_V_25, align 4


 <State 27>: 8.44ns
ST_27: tmp_V_26 [1/1] 0.00ns
.preheader:60  %tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_27: stg_143 [1/1] 0.00ns
.preheader:61  store i32 %tmp_V_26, i32* @inputdata_V_26, align 8

ST_27: tmp26 [1/1] 4.22ns
.preheader:111  %tmp26 = add i32 %tmp_V_25, %tmp_V_26

ST_27: total_V_2_23 [1/1] 4.22ns
.preheader:152  %total_V_2_23 = sub i32 %total_V_2_22, %tmp_V_25

ST_27: total_V_2_24 [1/1] 4.22ns
.preheader:153  %total_V_2_24 = sub i32 %total_V_2_23, %tmp_V_26


 <State 28>: 0.00ns
ST_28: tmp_V_27 [1/1] 0.00ns
.preheader:62  %tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_28: stg_148 [1/1] 0.00ns
.preheader:63  store i32 %tmp_V_27, i32* @inputdata_V_27, align 4


 <State 29>: 0.00ns
ST_29: tmp_V_28 [1/1] 0.00ns
.preheader:64  %tmp_V_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_29: stg_150 [1/1] 0.00ns
.preheader:65  store i32 %tmp_V_28, i32* @inputdata_V_28, align 16


 <State 30>: 16.88ns
ST_30: tmp_V_29 [1/1] 0.00ns
.preheader:66  %tmp_V_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_30: stg_152 [1/1] 0.00ns
.preheader:67  store i32 %tmp_V_29, i32* @inputdata_V_29, align 4

ST_30: tmp28 [1/1] 4.22ns
.preheader:112  %tmp28 = add i32 %tmp_V_28, %tmp_V_29

ST_30: tmp27 [1/1] 4.22ns
.preheader:113  %tmp27 = add i32 %tmp28, %tmp_V_27

ST_30: tmp25 [1/1] 4.22ns
.preheader:114  %tmp25 = add i32 %tmp27, %tmp26

ST_30: tmp20 [1/1] 4.22ns
.preheader:115  %tmp20 = add i32 %tmp25, %tmp21

ST_30: total_V_2_25 [1/1] 4.22ns
.preheader:154  %total_V_2_25 = sub i32 %total_V_2_24, %tmp_V_27

ST_30: total_V_2_26 [1/1] 4.22ns
.preheader:155  %total_V_2_26 = sub i32 %total_V_2_25, %tmp_V_28

ST_30: total_V_2_27 [1/1] 4.22ns
.preheader:156  %total_V_2_27 = sub i32 %total_V_2_26, %tmp_V_29


 <State 31>: 0.00ns
ST_31: tmp_V_30 [1/1] 0.00ns
.preheader:68  %tmp_V_30 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_31: stg_161 [1/1] 0.00ns
.preheader:69  store i32 %tmp_V_30, i32* @inputdata_V_30, align 8


 <State 32>: 8.44ns
ST_32: tmp_V_31 [1/1] 0.00ns
.preheader:70  %tmp_V_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_32: stg_163 [1/1] 0.00ns
.preheader:71  store i32 %tmp_V_31, i32* @inputdata_V_31, align 4

ST_32: tmp31 [1/1] 4.22ns
.preheader:116  %tmp31 = add i32 %tmp_V_30, %tmp_V_31

ST_32: total_V_2_28 [1/1] 4.22ns
.preheader:157  %total_V_2_28 = sub i32 %total_V_2_27, %tmp_V_30

ST_32: total_V_2_29 [1/1] 4.22ns
.preheader:158  %total_V_2_29 = sub i32 %total_V_2_28, %tmp_V_31


 <State 33>: 0.00ns
ST_33: tmp_V_32 [1/1] 0.00ns
.preheader:72  %tmp_V_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_33: stg_168 [1/1] 0.00ns
.preheader:73  store i32 %tmp_V_32, i32* @inputdata_V_32, align 16


 <State 34>: 0.00ns
ST_34: tmp_V_33 [1/1] 0.00ns
.preheader:74  %tmp_V_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_34: stg_170 [1/1] 0.00ns
.preheader:75  store i32 %tmp_V_33, i32* @inputdata_V_33, align 4


 <State 35>: 12.66ns
ST_35: tmp_V_34 [1/1] 0.00ns
.preheader:76  %tmp_V_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_35: stg_172 [1/1] 0.00ns
.preheader:77  store i32 %tmp_V_34, i32* @inputdata_V_34, align 8

ST_35: tmp33 [1/1] 4.22ns
.preheader:117  %tmp33 = add i32 %tmp_V_33, %tmp_V_34

ST_35: tmp32 [1/1] 4.22ns
.preheader:118  %tmp32 = add i32 %tmp33, %tmp_V_32

ST_35: tmp30 [1/1] 4.22ns
.preheader:119  %tmp30 = add i32 %tmp32, %tmp31

ST_35: total_V_2_30 [1/1] 4.22ns
.preheader:159  %total_V_2_30 = sub i32 %total_V_2_29, %tmp_V_32

ST_35: total_V_2_31 [1/1] 4.22ns
.preheader:160  %total_V_2_31 = sub i32 %total_V_2_30, %tmp_V_33

ST_35: total_V_2_32 [1/1] 4.22ns
.preheader:161  %total_V_2_32 = sub i32 %total_V_2_31, %tmp_V_34


 <State 36>: 0.00ns
ST_36: tmp_V_35 [1/1] 0.00ns
.preheader:78  %tmp_V_35 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_36: stg_180 [1/1] 0.00ns
.preheader:79  store i32 %tmp_V_35, i32* @inputdata_V_35, align 4


 <State 37>: 8.44ns
ST_37: tmp_V_36 [1/1] 0.00ns
.preheader:80  %tmp_V_36 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_37: stg_182 [1/1] 0.00ns
.preheader:81  store i32 %tmp_V_36, i32* @inputdata_V_36, align 16

ST_37: tmp35 [1/1] 4.22ns
.preheader:120  %tmp35 = add i32 %tmp_V_35, %tmp_V_36

ST_37: total_V_2_33 [1/1] 4.22ns
.preheader:162  %total_V_2_33 = sub i32 %total_V_2_32, %tmp_V_35

ST_37: total_V_2_34 [1/1] 4.22ns
.preheader:163  %total_V_2_34 = sub i32 %total_V_2_33, %tmp_V_36


 <State 38>: 0.00ns
ST_38: tmp_V_37 [1/1] 0.00ns
.preheader:82  %tmp_V_37 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_38: stg_187 [1/1] 0.00ns
.preheader:83  store i32 %tmp_V_37, i32* @inputdata_V_37, align 4


 <State 39>: 0.00ns
ST_39: tmp_V_38 [1/1] 0.00ns
.preheader:84  %tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_39: stg_189 [1/1] 0.00ns
.preheader:85  store i32 %tmp_V_38, i32* @inputdata_V_38, align 8


 <State 40>: 16.88ns
ST_40: tmp_V_39 [1/1] 0.00ns
.preheader:86  %tmp_V_39 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_40: stg_191 [1/1] 0.00ns
.preheader:87  store i32 %tmp_V_39, i32* @inputdata_V_39, align 4

ST_40: tmp37 [1/1] 4.22ns
.preheader:121  %tmp37 = add i32 %tmp_V_38, %tmp_V_39

ST_40: tmp36 [1/1] 4.22ns
.preheader:122  %tmp36 = add i32 %tmp37, %tmp_V_37

ST_40: tmp34 [1/1] 4.22ns
.preheader:123  %tmp34 = add i32 %tmp36, %tmp35

ST_40: tmp29 [1/1] 4.22ns
.preheader:124  %tmp29 = add i32 %tmp34, %tmp30

ST_40: total_V_2_35 [1/1] 4.22ns
.preheader:164  %total_V_2_35 = sub i32 %total_V_2_34, %tmp_V_37

ST_40: total_V_2_36 [1/1] 4.22ns
.preheader:165  %total_V_2_36 = sub i32 %total_V_2_35, %tmp_V_38

ST_40: tmp_V [1/1] 4.22ns
.preheader:166  %tmp_V = sub i32 %total_V_2_36, %tmp_V_39


 <State 41>: 8.44ns
ST_41: tmp19 [1/1] 4.22ns
.preheader:125  %tmp19 = add i32 %tmp29, %tmp20

ST_41: tmp_V_41 [1/1] 4.22ns
.preheader:126  %tmp_V_41 = add i32 %tmp19, %tmp

ST_41: stg_201 [1/1] 0.00ns
.preheader:127  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_41)


 <State 42>: 0.00ns
ST_42: stg_202 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_42: stg_203 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_42: stg_204 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !294

ST_42: stg_205 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !298

ST_42: stg_206 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

ST_42: stg_207 [1/1] 0.00ns
.preheader:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_42: stg_208 [1/1] 0.00ns
.preheader:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_42: stg_209 [1/1] 0.00ns
.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_42: stg_210 [1/1] 0.00ns
.preheader:167  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V)

ST_42: stg_211 [1/1] 0.00ns
.preheader:168  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f067c19b8a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f067efac8f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputdata_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f418cf0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d45acc0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d133910; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067ebb0ec0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067e8f0df0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f09f700; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f07c270; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f172c40; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f21c2e0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f0b8040; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f0b8610; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067ee61360; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f306d00; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f227320; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f2848a0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067eee97c0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f21fd60; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f2188c0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067ee607c0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f222610; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f229040; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f218e90; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067eef9b00; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f0a9a30; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067ebdcb10; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f2e75c0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f2ee000; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067eb78880; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067f404890; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067efd7af0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067efd7b50; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067efd7bb0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067efd7c10; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067efd7c70; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49c8a0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49c900; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_36]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49c960; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_37]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49c9c0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_38]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49ca20; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ inputdata_V_39]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7f067d49ca80; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V_42     (read         ) [ 0011110000000000000000000000000000000000000]
stg_44       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_1      (read         ) [ 0001110000000000000000000000000000000000000]
stg_46       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_2      (read         ) [ 0000110000000000000000000000000000000000000]
stg_48       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_3      (read         ) [ 0000010000000000000000000000000000000000000]
stg_50       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_4      (read         ) [ 0000000000000000000000000000000000000000000]
stg_52       (store        ) [ 0000000000000000000000000000000000000000000]
tmp3         (add          ) [ 0000000000000000000000000000000000000000000]
tmp5         (add          ) [ 0000000000000000000000000000000000000000000]
tmp4         (add          ) [ 0000000000000000000000000000000000000000000]
tmp2         (add          ) [ 0000001111100000000000000000000000000000000]
total_V_2    (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_1  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_2  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_3  (sub          ) [ 0000001100000000000000000000000000000000000]
tmp_V_5      (read         ) [ 0000000100000000000000000000000000000000000]
stg_62       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_6      (read         ) [ 0000000000000000000000000000000000000000000]
stg_64       (store        ) [ 0000000000000000000000000000000000000000000]
tmp7         (add          ) [ 0000000011100000000000000000000000000000000]
total_V_2_4  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_5  (sub          ) [ 0000000011100000000000000000000000000000000]
tmp_V_7      (read         ) [ 0000000001100000000000000000000000000000000]
stg_69       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_8      (read         ) [ 0000000000100000000000000000000000000000000]
stg_71       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_9      (read         ) [ 0000000000000000000000000000000000000000000]
stg_73       (store        ) [ 0000000000000000000000000000000000000000000]
tmp9         (add          ) [ 0000000000000000000000000000000000000000000]
tmp8         (add          ) [ 0000000000000000000000000000000000000000000]
tmp6         (add          ) [ 0000000000000000000000000000000000000000000]
tmp1         (add          ) [ 0000000000011111111111000000000000000000000]
total_V_2_6  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_7  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_8  (sub          ) [ 0000000000011000000000000000000000000000000]
tmp_V_10     (read         ) [ 0000000000001000000000000000000000000000000]
stg_82       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_11     (read         ) [ 0000000000000000000000000000000000000000000]
stg_84       (store        ) [ 0000000000000000000000000000000000000000000]
tmp12        (add          ) [ 0000000000000111000000000000000000000000000]
total_V_2_9  (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_s  (sub          ) [ 0000000000000111000000000000000000000000000]
tmp_V_12     (read         ) [ 0000000000000011000000000000000000000000000]
stg_89       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_13     (read         ) [ 0000000000000001000000000000000000000000000]
stg_91       (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_14     (read         ) [ 0000000000000000000000000000000000000000000]
stg_93       (store        ) [ 0000000000000000000000000000000000000000000]
tmp14        (add          ) [ 0000000000000000000000000000000000000000000]
tmp13        (add          ) [ 0000000000000000000000000000000000000000000]
tmp11        (add          ) [ 0000000000000000111110000000000000000000000]
total_V_2_10 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_11 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_12 (sub          ) [ 0000000000000000110000000000000000000000000]
tmp_V_15     (read         ) [ 0000000000000000010000000000000000000000000]
stg_101      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_16     (read         ) [ 0000000000000000000000000000000000000000000]
stg_103      (store        ) [ 0000000000000000000000000000000000000000000]
tmp16        (add          ) [ 0000000000000000001110000000000000000000000]
total_V_2_13 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_14 (sub          ) [ 0000000000000000001110000000000000000000000]
tmp_V_17     (read         ) [ 0000000000000000000110000000000000000000000]
stg_108      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_18     (read         ) [ 0000000000000000000010000000000000000000000]
stg_110      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_19     (read         ) [ 0000000000000000000000000000000000000000000]
stg_112      (store        ) [ 0000000000000000000000000000000000000000000]
tmp18        (add          ) [ 0000000000000000000000000000000000000000000]
tmp17        (add          ) [ 0000000000000000000000000000000000000000000]
tmp15        (add          ) [ 0000000000000000000000000000000000000000000]
tmp10        (add          ) [ 0000000000000000000001000000000000000000000]
total_V_2_15 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_16 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_17 (sub          ) [ 0000000000000000000001100000000000000000000]
tmp_V_20     (read         ) [ 0000000000000000000000100000000000000000000]
stg_121      (store        ) [ 0000000000000000000000000000000000000000000]
tmp          (add          ) [ 0000000000000000000000111111111111111111110]
tmp_V_21     (read         ) [ 0000000000000000000000000000000000000000000]
stg_124      (store        ) [ 0000000000000000000000000000000000000000000]
tmp22        (add          ) [ 0000000000000000000000011100000000000000000]
total_V_2_18 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_19 (sub          ) [ 0000000000000000000000011100000000000000000]
tmp_V_22     (read         ) [ 0000000000000000000000001100000000000000000]
stg_129      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_23     (read         ) [ 0000000000000000000000000100000000000000000]
stg_131      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_24     (read         ) [ 0000000000000000000000000000000000000000000]
stg_133      (store        ) [ 0000000000000000000000000000000000000000000]
tmp24        (add          ) [ 0000000000000000000000000000000000000000000]
tmp23        (add          ) [ 0000000000000000000000000000000000000000000]
tmp21        (add          ) [ 0000000000000000000000000011111000000000000]
total_V_2_20 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_21 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_22 (sub          ) [ 0000000000000000000000000011000000000000000]
tmp_V_25     (read         ) [ 0000000000000000000000000001000000000000000]
stg_141      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_26     (read         ) [ 0000000000000000000000000000000000000000000]
stg_143      (store        ) [ 0000000000000000000000000000000000000000000]
tmp26        (add          ) [ 0000000000000000000000000000111000000000000]
total_V_2_23 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_24 (sub          ) [ 0000000000000000000000000000111000000000000]
tmp_V_27     (read         ) [ 0000000000000000000000000000011000000000000]
stg_148      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_28     (read         ) [ 0000000000000000000000000000001000000000000]
stg_150      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_29     (read         ) [ 0000000000000000000000000000000000000000000]
stg_152      (store        ) [ 0000000000000000000000000000000000000000000]
tmp28        (add          ) [ 0000000000000000000000000000000000000000000]
tmp27        (add          ) [ 0000000000000000000000000000000000000000000]
tmp25        (add          ) [ 0000000000000000000000000000000000000000000]
tmp20        (add          ) [ 0000000000000000000000000000000111111111110]
total_V_2_25 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_26 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_27 (sub          ) [ 0000000000000000000000000000000110000000000]
tmp_V_30     (read         ) [ 0000000000000000000000000000000010000000000]
stg_161      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_31     (read         ) [ 0000000000000000000000000000000000000000000]
stg_163      (store        ) [ 0000000000000000000000000000000000000000000]
tmp31        (add          ) [ 0000000000000000000000000000000001110000000]
total_V_2_28 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_29 (sub          ) [ 0000000000000000000000000000000001110000000]
tmp_V_32     (read         ) [ 0000000000000000000000000000000000110000000]
stg_168      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_33     (read         ) [ 0000000000000000000000000000000000010000000]
stg_170      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_34     (read         ) [ 0000000000000000000000000000000000000000000]
stg_172      (store        ) [ 0000000000000000000000000000000000000000000]
tmp33        (add          ) [ 0000000000000000000000000000000000000000000]
tmp32        (add          ) [ 0000000000000000000000000000000000000000000]
tmp30        (add          ) [ 0000000000000000000000000000000000001111100]
total_V_2_30 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_31 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_32 (sub          ) [ 0000000000000000000000000000000000001100000]
tmp_V_35     (read         ) [ 0000000000000000000000000000000000000100000]
stg_180      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_36     (read         ) [ 0000000000000000000000000000000000000000000]
stg_182      (store        ) [ 0000000000000000000000000000000000000000000]
tmp35        (add          ) [ 0000000000000000000000000000000000000011100]
total_V_2_33 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_34 (sub          ) [ 0000000000000000000000000000000000000011100]
tmp_V_37     (read         ) [ 0000000000000000000000000000000000000001100]
stg_187      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_38     (read         ) [ 0000000000000000000000000000000000000000100]
stg_189      (store        ) [ 0000000000000000000000000000000000000000000]
tmp_V_39     (read         ) [ 0000000000000000000000000000000000000000000]
stg_191      (store        ) [ 0000000000000000000000000000000000000000000]
tmp37        (add          ) [ 0000000000000000000000000000000000000000000]
tmp36        (add          ) [ 0000000000000000000000000000000000000000000]
tmp34        (add          ) [ 0000000000000000000000000000000000000000000]
tmp29        (add          ) [ 0000000000000000000000000000000000000000010]
total_V_2_35 (sub          ) [ 0000000000000000000000000000000000000000000]
total_V_2_36 (sub          ) [ 0000000000000000000000000000000000000000000]
tmp_V        (sub          ) [ 0000000000000000000000000000000000000000011]
tmp19        (add          ) [ 0000000000000000000000000000000000000000000]
tmp_V_41     (add          ) [ 0000000000000000000000000000000000000000000]
stg_201      (write        ) [ 0000000000000000000000000000000000000000000]
stg_202      (specinterface) [ 0000000000000000000000000000000000000000000]
stg_203      (specinterface) [ 0000000000000000000000000000000000000000000]
stg_204      (specbitsmap  ) [ 0000000000000000000000000000000000000000000]
stg_205      (specbitsmap  ) [ 0000000000000000000000000000000000000000000]
stg_206      (spectopmodule) [ 0000000000000000000000000000000000000000000]
stg_207      (specifcore   ) [ 0000000000000000000000000000000000000000000]
stg_208      (specifcore   ) [ 0000000000000000000000000000000000000000000]
stg_209      (specinterface) [ 0000000000000000000000000000000000000000000]
stg_210      (write        ) [ 0000000000000000000000000000000000000000000]
stg_211      (ret          ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputdata_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputdata_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputdata_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputdata_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputdata_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputdata_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputdata_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inputdata_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inputdata_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inputdata_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inputdata_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inputdata_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inputdata_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inputdata_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inputdata_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inputdata_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inputdata_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inputdata_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inputdata_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inputdata_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inputdata_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="inputdata_V_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="inputdata_V_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inputdata_V_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="inputdata_V_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="inputdata_V_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inputdata_V_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inputdata_V_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="inputdata_V_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_28"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="inputdata_V_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="inputdata_V_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_30"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inputdata_V_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_31"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="inputdata_V_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="inputdata_V_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_33"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="inputdata_V_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_34"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="inputdata_V_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_35"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="inputdata_V_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_36"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="inputdata_V_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_37"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="inputdata_V_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="inputdata_V_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputdata_V_39"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="toplevel_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_42/1 tmp_V_1/2 tmp_V_2/3 tmp_V_3/4 tmp_V_4/5 tmp_V_5/6 tmp_V_6/7 tmp_V_7/8 tmp_V_8/9 tmp_V_9/10 tmp_V_10/11 tmp_V_11/12 tmp_V_12/13 tmp_V_13/14 tmp_V_14/15 tmp_V_15/16 tmp_V_16/17 tmp_V_17/18 tmp_V_18/19 tmp_V_19/20 tmp_V_20/21 tmp_V_21/22 tmp_V_22/23 tmp_V_23/24 tmp_V_24/25 tmp_V_25/26 tmp_V_26/27 tmp_V_27/28 tmp_V_28/29 tmp_V_29/30 tmp_V_30/31 tmp_V_31/32 tmp_V_32/33 tmp_V_33/34 tmp_V_34/35 tmp_V_35/36 tmp_V_36/37 tmp_V_37/38 tmp_V_38/39 tmp_V_39/40 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_201/41 stg_210/42 "/>
</bind>
</comp>

<comp id="125" class="1005" name="reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_42 tmp_V_5 tmp_V_7 tmp_V_10 tmp_V_12 tmp_V_15 tmp_V_17 tmp_V_20 tmp_V_22 tmp_V_25 tmp_V_27 tmp_V_30 tmp_V_32 tmp_V_35 tmp_V_37 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 tmp_V_8 tmp_V_13 tmp_V_18 tmp_V_23 tmp_V_28 tmp_V_33 tmp_V_38 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 tmp12/12 tmp16/17 tmp22/22 tmp26/27 tmp31/32 tmp35/37 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/10 tmp14/15 tmp18/20 tmp24/25 tmp28/30 tmp33/35 tmp37/40 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/10 tmp13/15 tmp17/20 tmp23/25 tmp27/30 tmp32/35 tmp36/40 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="3"/>
<pin id="153" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp7 tmp12 tmp16 tmp22 tmp26 tmp31 tmp35 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="3"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/10 tmp11/15 tmp15/20 tmp21/25 tmp25/30 tmp30/35 tmp34/40 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="5"/>
<pin id="163" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp11 tmp21 tmp30 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="5"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/20 tmp20/30 tmp29/40 "/>
</bind>
</comp>

<comp id="171" class="1005" name="reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 tmp20 "/>
</bind>
</comp>

<comp id="175" class="1004" name="stg_44_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_46_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="stg_48_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_48/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="stg_50_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="stg_52_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="4"/>
<pin id="207" dir="0" index="1" bw="32" slack="3"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="total_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="4"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="total_V_2_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_1/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="total_V_2_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_2/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="total_V_2_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_3/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="stg_62_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="stg_64_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="total_V_2_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_4/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="total_V_2_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_5/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="stg_69_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_69/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="stg_71_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="stg_73_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_73/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="5"/>
<pin id="293" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="total_V_2_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="3"/>
<pin id="297" dir="0" index="1" bw="32" slack="2"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_6/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="total_V_2_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_7/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="total_V_2_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_8/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="stg_82_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="stg_84_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="total_V_2_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_9/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="total_V_2_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_s/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="stg_89_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="stg_91_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_91/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="stg_93_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/15 "/>
</bind>
</comp>

<comp id="353" class="1004" name="total_V_2_10_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="3"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_10/15 "/>
</bind>
</comp>

<comp id="358" class="1004" name="total_V_2_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_11/15 "/>
</bind>
</comp>

<comp id="364" class="1004" name="total_V_2_12_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_12/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="stg_101_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/16 "/>
</bind>
</comp>

<comp id="376" class="1004" name="stg_103_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_103/17 "/>
</bind>
</comp>

<comp id="382" class="1004" name="total_V_2_13_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_13/17 "/>
</bind>
</comp>

<comp id="387" class="1004" name="total_V_2_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_14/17 "/>
</bind>
</comp>

<comp id="393" class="1004" name="stg_108_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_108/18 "/>
</bind>
</comp>

<comp id="399" class="1004" name="stg_110_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_110/19 "/>
</bind>
</comp>

<comp id="405" class="1004" name="stg_112_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_112/20 "/>
</bind>
</comp>

<comp id="411" class="1004" name="total_V_2_15_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_15/20 "/>
</bind>
</comp>

<comp id="416" class="1004" name="total_V_2_16_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_16/20 "/>
</bind>
</comp>

<comp id="422" class="1004" name="total_V_2_17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_17/20 "/>
</bind>
</comp>

<comp id="428" class="1004" name="stg_121_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_121/21 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="11"/>
<pin id="437" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="439" class="1004" name="stg_124_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_124/22 "/>
</bind>
</comp>

<comp id="445" class="1004" name="total_V_2_18_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_18/22 "/>
</bind>
</comp>

<comp id="450" class="1004" name="total_V_2_19_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_19/22 "/>
</bind>
</comp>

<comp id="456" class="1004" name="stg_129_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_129/23 "/>
</bind>
</comp>

<comp id="462" class="1004" name="stg_131_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_131/24 "/>
</bind>
</comp>

<comp id="468" class="1004" name="stg_133_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_133/25 "/>
</bind>
</comp>

<comp id="474" class="1004" name="total_V_2_20_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="3"/>
<pin id="476" dir="0" index="1" bw="32" slack="2"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_20/25 "/>
</bind>
</comp>

<comp id="479" class="1004" name="total_V_2_21_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_21/25 "/>
</bind>
</comp>

<comp id="485" class="1004" name="total_V_2_22_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_22/25 "/>
</bind>
</comp>

<comp id="491" class="1004" name="stg_141_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_141/26 "/>
</bind>
</comp>

<comp id="497" class="1004" name="stg_143_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_143/27 "/>
</bind>
</comp>

<comp id="503" class="1004" name="total_V_2_23_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_23/27 "/>
</bind>
</comp>

<comp id="508" class="1004" name="total_V_2_24_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_24/27 "/>
</bind>
</comp>

<comp id="514" class="1004" name="stg_148_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_148/28 "/>
</bind>
</comp>

<comp id="520" class="1004" name="stg_150_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_150/29 "/>
</bind>
</comp>

<comp id="526" class="1004" name="stg_152_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_152/30 "/>
</bind>
</comp>

<comp id="532" class="1004" name="total_V_2_25_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="3"/>
<pin id="534" dir="0" index="1" bw="32" slack="2"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_25/30 "/>
</bind>
</comp>

<comp id="537" class="1004" name="total_V_2_26_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_26/30 "/>
</bind>
</comp>

<comp id="543" class="1004" name="total_V_2_27_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_27/30 "/>
</bind>
</comp>

<comp id="549" class="1004" name="stg_161_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_161/31 "/>
</bind>
</comp>

<comp id="555" class="1004" name="stg_163_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_163/32 "/>
</bind>
</comp>

<comp id="561" class="1004" name="total_V_2_28_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="2"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_28/32 "/>
</bind>
</comp>

<comp id="566" class="1004" name="total_V_2_29_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_29/32 "/>
</bind>
</comp>

<comp id="572" class="1004" name="stg_168_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_168/33 "/>
</bind>
</comp>

<comp id="578" class="1004" name="stg_170_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_170/34 "/>
</bind>
</comp>

<comp id="584" class="1004" name="stg_172_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_172/35 "/>
</bind>
</comp>

<comp id="590" class="1004" name="total_V_2_30_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="3"/>
<pin id="592" dir="0" index="1" bw="32" slack="2"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_30/35 "/>
</bind>
</comp>

<comp id="595" class="1004" name="total_V_2_31_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_31/35 "/>
</bind>
</comp>

<comp id="601" class="1004" name="total_V_2_32_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_32/35 "/>
</bind>
</comp>

<comp id="607" class="1004" name="stg_180_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_180/36 "/>
</bind>
</comp>

<comp id="613" class="1004" name="stg_182_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_182/37 "/>
</bind>
</comp>

<comp id="619" class="1004" name="total_V_2_33_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_33/37 "/>
</bind>
</comp>

<comp id="624" class="1004" name="total_V_2_34_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_34/37 "/>
</bind>
</comp>

<comp id="630" class="1004" name="stg_187_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_187/38 "/>
</bind>
</comp>

<comp id="636" class="1004" name="stg_189_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_189/39 "/>
</bind>
</comp>

<comp id="642" class="1004" name="stg_191_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/40 "/>
</bind>
</comp>

<comp id="648" class="1004" name="total_V_2_35_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="3"/>
<pin id="650" dir="0" index="1" bw="32" slack="2"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_35/40 "/>
</bind>
</comp>

<comp id="653" class="1004" name="total_V_2_36_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="total_V_2_36/40 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/40 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp19_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="11"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/41 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_V_41_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="20"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_41/41 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_V_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2"/>
<pin id="678" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_V_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="5"/>
<pin id="690" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="total_V_2_3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="2"/>
<pin id="695" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="total_V_2_5_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="3"/>
<pin id="700" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_5 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="11"/>
<pin id="705" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="total_V_2_8_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2"/>
<pin id="710" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_8 "/>
</bind>
</comp>

<comp id="713" class="1005" name="total_V_2_s_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="3"/>
<pin id="715" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_s "/>
</bind>
</comp>

<comp id="718" class="1005" name="total_V_2_12_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="2"/>
<pin id="720" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_12 "/>
</bind>
</comp>

<comp id="723" class="1005" name="total_V_2_14_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="3"/>
<pin id="725" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_14 "/>
</bind>
</comp>

<comp id="728" class="1005" name="total_V_2_17_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_17 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="20"/>
<pin id="735" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="738" class="1005" name="total_V_2_19_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="3"/>
<pin id="740" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_19 "/>
</bind>
</comp>

<comp id="743" class="1005" name="total_V_2_22_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2"/>
<pin id="745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_22 "/>
</bind>
</comp>

<comp id="748" class="1005" name="total_V_2_24_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="3"/>
<pin id="750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_24 "/>
</bind>
</comp>

<comp id="753" class="1005" name="total_V_2_27_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="2"/>
<pin id="755" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_27 "/>
</bind>
</comp>

<comp id="758" class="1005" name="total_V_2_29_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="3"/>
<pin id="760" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_29 "/>
</bind>
</comp>

<comp id="763" class="1005" name="total_V_2_32_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2"/>
<pin id="765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="total_V_2_32 "/>
</bind>
</comp>

<comp id="768" class="1005" name="total_V_2_34_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="3"/>
<pin id="770" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="total_V_2_34 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp29_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp29 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_V_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2"/>
<pin id="780" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="84" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="86" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="112" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="112" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="129" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="112" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="125" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="133" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="145" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="155" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="112" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="112" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="112" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="112" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="125" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="129" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="112" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="205" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="125" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="129" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="112" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="112" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="112" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="125" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="112" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="112" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="112" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="112" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="155" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="125" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="129" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="112" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="112" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="112" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="125" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="112" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="112" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="112" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="112" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="125" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="129" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="112" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="112" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="112" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="125" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="112" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="112" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="112" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="112" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="125" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="129" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="112" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="112" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="171" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="112" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="125" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="112" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="112" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="112" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="112" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="125" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="129" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="112" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="112" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="112" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="125" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="112" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="112" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="112" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="112" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="125" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="129" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="112" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="112" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="112" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="125" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="112" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="112" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="112" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="112" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="125" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="129" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="112" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="112" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="74" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="112" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="76" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="125" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="112" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="112" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="78" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="112" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="80" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="112" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="82" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="125" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="129" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="112" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="171" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="670" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="679"><net_src comp="112" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="685"><net_src comp="112" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="691"><net_src comp="221" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="696"><net_src comp="243" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="701"><net_src comp="266" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="706"><net_src comp="290" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="711"><net_src comp="306" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="716"><net_src comp="329" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="721"><net_src comp="364" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="726"><net_src comp="387" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="731"><net_src comp="422" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="736"><net_src comp="434" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="741"><net_src comp="450" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="746"><net_src comp="485" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="751"><net_src comp="508" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="756"><net_src comp="543" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="761"><net_src comp="566" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="766"><net_src comp="601" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="771"><net_src comp="624" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="776"><net_src comp="165" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="781"><net_src comp="659" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_V | {41 42 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		tmp4 : 1
		tmp2 : 2
		total_V_2_1 : 1
		total_V_2_2 : 2
		total_V_2_3 : 3
	State 6
	State 7
		total_V_2_5 : 1
	State 8
	State 9
	State 10
		tmp8 : 1
		tmp6 : 2
		tmp1 : 3
		total_V_2_7 : 1
		total_V_2_8 : 2
	State 11
	State 12
		total_V_2_s : 1
	State 13
	State 14
	State 15
		tmp13 : 1
		tmp11 : 2
		total_V_2_11 : 1
		total_V_2_12 : 2
	State 16
	State 17
		total_V_2_14 : 1
	State 18
	State 19
	State 20
		tmp17 : 1
		tmp15 : 2
		tmp10 : 3
		total_V_2_16 : 1
		total_V_2_17 : 2
	State 21
	State 22
		total_V_2_19 : 1
	State 23
	State 24
	State 25
		tmp23 : 1
		tmp21 : 2
		total_V_2_21 : 1
		total_V_2_22 : 2
	State 26
	State 27
		total_V_2_24 : 1
	State 28
	State 29
	State 30
		tmp27 : 1
		tmp25 : 2
		tmp20 : 3
		total_V_2_26 : 1
		total_V_2_27 : 2
	State 31
	State 32
		total_V_2_29 : 1
	State 33
	State 34
	State 35
		tmp32 : 1
		tmp30 : 2
		total_V_2_31 : 1
		total_V_2_32 : 2
	State 36
	State 37
		total_V_2_34 : 1
	State 38
	State 39
	State 40
		tmp36 : 1
		tmp34 : 2
		tmp29 : 3
		total_V_2_36 : 1
		tmp_V : 2
	State 41
		tmp_V_41 : 1
		stg_201 : 2
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   total_V_2_fu_227  |    0    |    32   |
|          |  total_V_2_1_fu_233 |    0    |    32   |
|          |  total_V_2_2_fu_238 |    0    |    32   |
|          |  total_V_2_3_fu_243 |    0    |    32   |
|          |  total_V_2_4_fu_261 |    0    |    32   |
|          |  total_V_2_5_fu_266 |    0    |    32   |
|          |  total_V_2_6_fu_295 |    0    |    32   |
|          |  total_V_2_7_fu_300 |    0    |    32   |
|          |  total_V_2_8_fu_306 |    0    |    32   |
|          |  total_V_2_9_fu_324 |    0    |    32   |
|          |  total_V_2_s_fu_329 |    0    |    32   |
|          | total_V_2_10_fu_353 |    0    |    32   |
|          | total_V_2_11_fu_358 |    0    |    32   |
|          | total_V_2_12_fu_364 |    0    |    32   |
|          | total_V_2_13_fu_382 |    0    |    32   |
|          | total_V_2_14_fu_387 |    0    |    32   |
|          | total_V_2_15_fu_411 |    0    |    32   |
|          | total_V_2_16_fu_416 |    0    |    32   |
|          | total_V_2_17_fu_422 |    0    |    32   |
|    sub   | total_V_2_18_fu_445 |    0    |    32   |
|          | total_V_2_19_fu_450 |    0    |    32   |
|          | total_V_2_20_fu_474 |    0    |    32   |
|          | total_V_2_21_fu_479 |    0    |    32   |
|          | total_V_2_22_fu_485 |    0    |    32   |
|          | total_V_2_23_fu_503 |    0    |    32   |
|          | total_V_2_24_fu_508 |    0    |    32   |
|          | total_V_2_25_fu_532 |    0    |    32   |
|          | total_V_2_26_fu_537 |    0    |    32   |
|          | total_V_2_27_fu_543 |    0    |    32   |
|          | total_V_2_28_fu_561 |    0    |    32   |
|          | total_V_2_29_fu_566 |    0    |    32   |
|          | total_V_2_30_fu_590 |    0    |    32   |
|          | total_V_2_31_fu_595 |    0    |    32   |
|          | total_V_2_32_fu_601 |    0    |    32   |
|          | total_V_2_33_fu_619 |    0    |    32   |
|          | total_V_2_34_fu_624 |    0    |    32   |
|          | total_V_2_35_fu_648 |    0    |    32   |
|          | total_V_2_36_fu_653 |    0    |    32   |
|          |     tmp_V_fu_659    |    0    |    32   |
|----------|---------------------|---------|---------|
|          |      grp_fu_133     |    0    |    32   |
|          |      grp_fu_139     |    0    |    32   |
|          |      grp_fu_145     |    0    |    32   |
|          |      grp_fu_155     |    0    |    32   |
|          |      grp_fu_165     |    0    |    32   |
|          |     tmp3_fu_205     |    0    |    32   |
|    add   |     tmp5_fu_211     |    0    |    32   |
|          |     tmp4_fu_216     |    0    |    32   |
|          |     tmp2_fu_221     |    0    |    32   |
|          |     tmp1_fu_290     |    0    |    32   |
|          |      tmp_fu_434     |    0    |    32   |
|          |     tmp19_fu_665    |    0    |    32   |
|          |   tmp_V_41_fu_670   |    0    |    32   |
|----------|---------------------|---------|---------|
|   read   |   grp_read_fu_112   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_118  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   1664  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|       reg_125      |   32   |
|       reg_129      |   32   |
|       reg_151      |   32   |
|       reg_161      |   32   |
|       reg_171      |   32   |
|    tmp1_reg_703    |   32   |
|    tmp29_reg_773   |   32   |
|    tmp2_reg_688    |   32   |
|   tmp_V_2_reg_676  |   32   |
|   tmp_V_3_reg_682  |   32   |
|    tmp_V_reg_778   |   32   |
|     tmp_reg_733    |   32   |
|total_V_2_12_reg_718|   32   |
|total_V_2_14_reg_723|   32   |
|total_V_2_17_reg_728|   32   |
|total_V_2_19_reg_738|   32   |
|total_V_2_22_reg_743|   32   |
|total_V_2_24_reg_748|   32   |
|total_V_2_27_reg_753|   32   |
|total_V_2_29_reg_758|   32   |
|total_V_2_32_reg_763|   32   |
|total_V_2_34_reg_768|   32   |
| total_V_2_3_reg_693|   32   |
| total_V_2_5_reg_698|   32   |
| total_V_2_8_reg_708|   32   |
| total_V_2_s_reg_713|   32   |
+--------------------+--------+
|        Total       |   832  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p2  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  2.661  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1664  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   32   |
|  Register |    -   |   832  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   832  |  1696  |
+-----------+--------+--------+--------+
