Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 16 11:21:09 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.300        0.000                      0                 5807        0.104        0.000                      0                 5807        3.500        0.000                       0                  3717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.300        0.000                      0                 5807        0.104        0.000                      0                 5807        3.500        0.000                       0                  3717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.642ns (11.417%)  route 4.981ns (88.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/Q
                         net (fo=173, routed)         4.981    11.358    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  MP_ADDER_INST/regA_Q[130]_i_1/O
                         net (fo=1, routed)           0.000    11.482    MP_ADDER_INST/muxA_Out[130]
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.601    13.365    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[130]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)        0.029    13.782    MP_ADDER_INST/regA_Q_reg[130]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.642ns (11.413%)  route 4.983ns (88.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/Q
                         net (fo=173, routed)         4.983    11.360    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I0_O)        0.124    11.484 r  MP_ADDER_INST/regA_Q[99]_i_1/O
                         net (fo=1, routed)           0.000    11.484    MP_ADDER_INST/muxA_Out[99]
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.601    13.365    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[99]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)        0.032    13.785    MP_ADDER_INST/regA_Q_reg[99]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.642ns (11.419%)  route 4.980ns (88.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6/Q
                         net (fo=173, routed)         4.980    11.357    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__6_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I0_O)        0.124    11.481 r  MP_ADDER_INST/regA_Q[131]_i_1/O
                         net (fo=1, routed)           0.000    11.481    MP_ADDER_INST/muxA_Out[131]
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.601    13.365    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X101Y83        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[131]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)        0.031    13.784    MP_ADDER_INST/regA_Q_reg[131]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.715ns (12.609%)  route 4.955ns (87.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.782     5.856    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.419     6.275 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/Q
                         net (fo=129, routed)         4.955    11.230    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1_n_0
    SLICE_X113Y88        LUT5 (Prop_lut5_I2_O)        0.296    11.526 r  MP_ADDER_INST/regB_Q[406]_i_1/O
                         net (fo=1, routed)           0.000    11.526    MP_ADDER_INST/muxB_Out[406]
    SLICE_X113Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.683    13.447    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X113Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[406]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)        0.031    13.866    MP_ADDER_INST/regB_Q_reg[406]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.715ns (12.775%)  route 4.882ns (87.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.782     5.856    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.419     6.275 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/Q
                         net (fo=129, routed)         4.882    11.156    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I2_O)        0.296    11.452 r  MP_ADDER_INST/regB_Q[407]_i_1/O
                         net (fo=1, routed)           0.000    11.452    MP_ADDER_INST/muxB_Out[407]
    SLICE_X109Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.680    13.444    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[407]/C
                         clock pessimism              0.423    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.032    13.864    MP_ADDER_INST/regB_Q_reg[407]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.715ns (12.782%)  route 4.879ns (87.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.782     5.856    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.419     6.275 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/Q
                         net (fo=129, routed)         4.879    11.153    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I2_O)        0.296    11.449 r  MP_ADDER_INST/regB_Q[375]_i_1/O
                         net (fo=1, routed)           0.000    11.449    MP_ADDER_INST/muxB_Out[375]
    SLICE_X109Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.680    13.444    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[375]/C
                         clock pessimism              0.423    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031    13.863    MP_ADDER_INST/regB_Q_reg[375]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.718ns (12.800%)  route 4.891ns (87.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.782     5.856    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.419     6.275 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/Q
                         net (fo=129, routed)         4.891    11.166    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep_n_0
    SLICE_X108Y79        LUT5 (Prop_lut5_I2_O)        0.299    11.465 r  MP_ADDER_INST/regB_Q[410]_i_1/O
                         net (fo=1, routed)           0.000    11.465    MP_ADDER_INST/muxB_Out[410]
    SLICE_X108Y79        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.672    13.436    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X108Y79        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[410]/C
                         clock pessimism              0.423    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)        0.081    13.905    MP_ADDER_INST/regB_Q_reg[410]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.642ns (11.669%)  route 4.860ns (88.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/Q
                         net (fo=129, routed)         4.860    11.236    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1_n_0
    SLICE_X104Y76        LUT5 (Prop_lut5_I0_O)        0.124    11.360 r  MP_ADDER_INST/regA_Q[275]_i_1/O
                         net (fo=1, routed)           0.000    11.360    MP_ADDER_INST/muxA_Out[275]
    SLICE_X104Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.594    13.358    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[275]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X104Y76        FDRE (Setup_fdre_C_D)        0.079    13.825    MP_ADDER_INST/regA_Q_reg[275]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.642ns (11.686%)  route 4.852ns (88.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/Q
                         net (fo=129, routed)         4.852    11.228    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1_n_0
    SLICE_X104Y76        LUT5 (Prop_lut5_I0_O)        0.124    11.352 r  MP_ADDER_INST/regA_Q[242]_i_1/O
                         net (fo=1, routed)           0.000    11.352    MP_ADDER_INST/muxA_Out[242]
    SLICE_X104Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.594    13.358    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[242]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X104Y76        FDRE (Setup_fdre_C_D)        0.077    13.823    MP_ADDER_INST/regA_Q_reg[242]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 0.642ns (11.535%)  route 4.924ns (88.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 13.432 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.785     5.859    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y97         FDRE                                         r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     6.377 r  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1/Q
                         net (fo=129, routed)         4.924    11.300    MP_ADDER_INST/FSM_sequential_rFSM_current_reg[2]_rep__1_n_0
    SLICE_X108Y76        LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  MP_ADDER_INST/regA_Q[403]_i_1/O
                         net (fo=1, routed)           0.000    11.424    MP_ADDER_INST/muxA_Out[403]
    SLICE_X108Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        1.668    13.432    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X108Y76        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[403]/C
                         clock pessimism              0.423    13.856    
                         clock uncertainty           -0.035    13.820    
    SLICE_X108Y76        FDRE (Setup_fdre_C_D)        0.079    13.899    MP_ADDER_INST/regA_Q_reg[403]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  2.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rB_reg[157]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.607     1.693    iClk_IBUF_BUFG
    SLICE_X95Y94         FDRE                                         r  rB_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y94         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  rB_reg[157]/Q
                         net (fo=1, routed)           0.052     1.886    MP_ADDER_INST/regB_Q_reg[511]_0[157]
    SLICE_X94Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.931 r  MP_ADDER_INST/regB_Q[157]_i_1/O
                         net (fo=1, routed)           0.000     1.931    MP_ADDER_INST/muxB_Out[157]
    SLICE_X94Y94         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.877     2.219    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y94         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[157]/C
                         clock pessimism             -0.513     1.706    
    SLICE_X94Y94         FDRE (Hold_fdre_C_D)         0.121     1.827    MP_ADDER_INST/regB_Q_reg[157]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rB_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[293]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.608     1.694    iClk_IBUF_BUFG
    SLICE_X101Y96        FDRE                                         r  rB_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  rB_reg[293]/Q
                         net (fo=1, routed)           0.052     1.887    MP_ADDER_INST/regB_Q_reg[511]_0[293]
    SLICE_X100Y96        LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  MP_ADDER_INST/regB_Q[293]_i_1/O
                         net (fo=1, routed)           0.000     1.932    MP_ADDER_INST/muxB_Out[293]
    SLICE_X100Y96        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[293]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.878     2.220    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X100Y96        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[293]/C
                         clock pessimism             -0.513     1.707    
    SLICE_X100Y96        FDRE (Hold_fdre_C_D)         0.121     1.828    MP_ADDER_INST/regB_Q_reg[293]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[458]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.628     1.714    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X109Y81        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  MP_ADDER_INST/regB_Q_reg[458]/Q
                         net (fo=1, routed)           0.052     1.907    MP_ADDER_INST/regB_Q__0[458]
    SLICE_X108Y81        LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  MP_ADDER_INST/regB_Q[426]_i_1/O
                         net (fo=1, routed)           0.000     1.952    MP_ADDER_INST/muxB_Out[426]
    SLICE_X108Y81        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.896     2.238    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[426]/C
                         clock pessimism             -0.511     1.727    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121     1.848    MP_ADDER_INST/regB_Q_reg[426]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.604     1.690    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X99Y85         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  MP_ADDER_INST/regB_Q_reg[112]/Q
                         net (fo=1, routed)           0.052     1.883    MP_ADDER_INST/regB_Q__0[112]
    SLICE_X98Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  MP_ADDER_INST/regB_Q[80]_i_1/O
                         net (fo=1, routed)           0.000     1.928    MP_ADDER_INST/muxB_Out[80]
    SLICE_X98Y85         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.873     2.215    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y85         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[80]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X98Y85         FDRE (Hold_fdre_C_D)         0.121     1.824    MP_ADDER_INST/regB_Q_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rB_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[291]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.601     1.687    iClk_IBUF_BUFG
    SLICE_X105Y81        FDRE                                         r  rB_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  rB_reg[291]/Q
                         net (fo=1, routed)           0.052     1.880    MP_ADDER_INST/regB_Q_reg[511]_0[291]
    SLICE_X104Y81        LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  MP_ADDER_INST/regB_Q[291]_i_1/O
                         net (fo=1, routed)           0.000     1.925    MP_ADDER_INST/muxB_Out[291]
    SLICE_X104Y81        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[291]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.870     2.212    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y81        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[291]/C
                         clock pessimism             -0.512     1.700    
    SLICE_X104Y81        FDRE (Hold_fdre_C_D)         0.121     1.821    MP_ADDER_INST/regB_Q_reg[291]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regA_Q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.601     1.687    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X97Y82         FDRE                                         r  MP_ADDER_INST/regA_Q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  MP_ADDER_INST/regA_Q_reg[59]/Q
                         net (fo=1, routed)           0.054     1.882    MP_ADDER_INST/regA_Q_reg_n_0_[59]
    SLICE_X96Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  MP_ADDER_INST/regA_Q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.927    MP_ADDER_INST/muxA_Out[27]
    SLICE_X96Y82         FDRE                                         r  MP_ADDER_INST/regA_Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.869     2.211    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X96Y82         FDRE                                         r  MP_ADDER_INST/regA_Q_reg[27]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X96Y82         FDRE (Hold_fdre_C_D)         0.121     1.821    MP_ADDER_INST/regA_Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rA_reg[388]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.608     1.694    iClk_IBUF_BUFG
    SLICE_X105Y96        FDRE                                         r  rA_reg[388]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  rA_reg[388]/Q
                         net (fo=1, routed)           0.054     1.889    MP_ADDER_INST/regA_Q_reg[511]_0[388]
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.045     1.934 r  MP_ADDER_INST/regA_Q[388]_i_1/O
                         net (fo=1, routed)           0.000     1.934    MP_ADDER_INST/muxA_Out[388]
    SLICE_X104Y96        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.879     2.221    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X104Y96        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[388]/C
                         clock pessimism             -0.514     1.707    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.121     1.828    MP_ADDER_INST/regA_Q_reg[388]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rB_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.600     1.686    iClk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  rB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  rB_reg[18]/Q
                         net (fo=1, routed)           0.054     1.881    MP_ADDER_INST/regB_Q_reg[511]_0[18]
    SLICE_X94Y81         LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  MP_ADDER_INST/regB_Q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.926    MP_ADDER_INST/muxB_Out[18]
    SLICE_X94Y81         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.868     2.210    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y81         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[18]/C
                         clock pessimism             -0.511     1.699    
    SLICE_X94Y81         FDRE (Hold_fdre_C_D)         0.121     1.820    MP_ADDER_INST/regB_Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rB_reg[456]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.635     1.721    iClk_IBUF_BUFG
    SLICE_X109Y96        FDRE                                         r  rB_reg[456]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  rB_reg[456]/Q
                         net (fo=1, routed)           0.054     1.916    MP_ADDER_INST/regB_Q_reg[511]_0[456]
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     1.961 r  MP_ADDER_INST/regB_Q[456]_i_1/O
                         net (fo=1, routed)           0.000     1.961    MP_ADDER_INST/muxB_Out[456]
    SLICE_X108Y96        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.905     2.247    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X108Y96        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[456]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     1.855    MP_ADDER_INST/regB_Q_reg[456]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rA_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.606     1.692    iClk_IBUF_BUFG
    SLICE_X99Y88         FDRE                                         r  rA_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  rA_reg[129]/Q
                         net (fo=1, routed)           0.054     1.887    MP_ADDER_INST/regA_Q_reg[511]_0[129]
    SLICE_X98Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  MP_ADDER_INST/regA_Q[129]_i_1/O
                         net (fo=1, routed)           0.000     1.932    MP_ADDER_INST/muxA_Out[129]
    SLICE_X98Y88         FDRE                                         r  MP_ADDER_INST/regA_Q_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3716, routed)        0.876     2.218    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y88         FDRE                                         r  MP_ADDER_INST/regA_Q_reg[129]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X98Y88         FDRE (Hold_fdre_C_D)         0.121     1.826    MP_ADDER_INST/regA_Q_reg[129]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X95Y79    FSM_sequential_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y79    FSM_sequential_rFSM_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X95Y79    FSM_sequential_rFSM_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X97Y78    FSM_sequential_rFSM_reg[0]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y79    FSM_sequential_rFSM_reg[0]_rep__3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X97Y78    FSM_sequential_rFSM_reg[0]_rep__5/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y74    MP_ADDER_INST/regResult_reg[189]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    MP_ADDER_INST/regResult_reg[191]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    MP_ADDER_INST/regResult_reg[199]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y74    MP_ADDER_INST/regResult_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y74    MP_ADDER_INST/regResult_reg[204]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y74    MP_ADDER_INST/regResult_reg[205]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y74    MP_ADDER_INST/regResult_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    MP_ADDER_INST/regResult_reg[231]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    MP_ADDER_INST/regResult_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y74    MP_ADDER_INST/regResult_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X95Y79    FSM_sequential_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y79    FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X95Y79    FSM_sequential_rFSM_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X97Y78    FSM_sequential_rFSM_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y79    FSM_sequential_rFSM_reg[0]_rep__3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X97Y78    FSM_sequential_rFSM_reg[0]_rep__5/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y79    FSM_sequential_rFSM_reg[0]_rep__6/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y79    FSM_sequential_rFSM_reg[1]/C



