{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 17:42:57 2017 " "Info: Processing started: Mon Apr 17 17:42:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidadeControle.sv(33) " "Warning (10268): Verilog HDL information at unidadeControle.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset unidadeControle.sv(2) " "Info (10281): Verilog HDL Declaration information at unidadeControle.sv(2): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/MuxPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Info: Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRWrite dataPath.sv(6) " "Warning (10034): Output port \"IRWrite\" at dataPath.sv(6) has no driver" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:unidadeControle " "Info: Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:unidadeControle\"" {  } { { "dataPath.sv" "unidadeControle" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:Ula " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:Ula\"" {  } { { "dataPath.sv" "Ula" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "dataPath.sv" "PC" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC MuxPC:MuxPc " "Info: Elaborating entity \"MuxPC\" for hierarchy \"MuxPC:MuxPc\"" {  } { { "dataPath.sv" "MuxPc" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "dataPath.sv" "IR" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "dataPath.sv" "Memoria" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "MEM" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 39 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/hw/projeto/q/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[0\] GND " "Warning (13410): Pin \"PCOut\[0\]\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[1\] GND " "Warning (13410): Pin \"PCOut\[1\]\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOutOut\[0\] GND " "Warning (13410): Pin \"AluOutOut\[0\]\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluOutOut\[1\] GND " "Warning (13410): Pin \"AluOutOut\[1\]\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "StateOut\[2\] GND " "Warning (13410): Pin \"StateOut\[2\]\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WriteOrReadOut GND " "Warning (13410): Pin \"WriteOrReadOut\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IRWrite GND " "Warning (13410): Pin \"IRWrite\" is stuck at GND" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:unidadeControle\|state~4 " "Info: Register \"unidadeControle:unidadeControle\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:unidadeControle\|state~5 " "Info: Register \"unidadeControle:unidadeControle\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "unidadeControle:unidadeControle\|state~6 " "Info: Register \"unidadeControle:unidadeControle\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/projetoHardware.map.smsg " "Info: Generated suppressed messages file C:/Users/sbsx7/Desktop/ProjetoHW/Hw/projetoHardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Info: Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Info: Implemented 102 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Info: Implemented 110 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 17:43:01 2017 " "Info: Processing ended: Mon Apr 17 17:43:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 17:43:02 2017 " "Info: Processing started: Mon Apr 17 17:43:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoHardware EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"projetoHardware\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "Critical Warning: No exact pin location assignment(s) for 104 pins of 104 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[0\] " "Info: Pin AluOutOut\[0\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[0] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[1\] " "Info: Pin AluOutOut\[1\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[1] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[2\] " "Info: Pin AluOutOut\[2\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[2] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[3\] " "Info: Pin AluOutOut\[3\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[3] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[4\] " "Info: Pin AluOutOut\[4\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[4] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[5\] " "Info: Pin AluOutOut\[5\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[5] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[6\] " "Info: Pin AluOutOut\[6\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[6] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[7\] " "Info: Pin AluOutOut\[7\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[7] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[8\] " "Info: Pin AluOutOut\[8\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[8] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[9\] " "Info: Pin AluOutOut\[9\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[9] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[10\] " "Info: Pin AluOutOut\[10\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[10] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[11\] " "Info: Pin AluOutOut\[11\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[11] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[12\] " "Info: Pin AluOutOut\[12\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[12] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[13\] " "Info: Pin AluOutOut\[13\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[13] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[14\] " "Info: Pin AluOutOut\[14\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[14] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[15\] " "Info: Pin AluOutOut\[15\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[15] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[16\] " "Info: Pin AluOutOut\[16\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[16] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[17\] " "Info: Pin AluOutOut\[17\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[17] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[18\] " "Info: Pin AluOutOut\[18\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[18] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[19\] " "Info: Pin AluOutOut\[19\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[19] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[20\] " "Info: Pin AluOutOut\[20\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[20] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[21\] " "Info: Pin AluOutOut\[21\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[21] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[22\] " "Info: Pin AluOutOut\[22\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[22] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[23\] " "Info: Pin AluOutOut\[23\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[23] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[24\] " "Info: Pin AluOutOut\[24\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[24] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[25\] " "Info: Pin AluOutOut\[25\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[25] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[26\] " "Info: Pin AluOutOut\[26\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[26] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[27\] " "Info: Pin AluOutOut\[27\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[27] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[28\] " "Info: Pin AluOutOut\[28\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[28] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[29\] " "Info: Pin AluOutOut\[29\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[29] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[30\] " "Info: Pin AluOutOut\[30\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[30] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOutOut\[31\] " "Info: Pin AluOutOut\[31\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { AluOutOut[31] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOutOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[0\] " "Info: Pin MemDataOutOut\[0\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[0] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[1\] " "Info: Pin MemDataOutOut\[1\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[1] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[2\] " "Info: Pin MemDataOutOut\[2\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[2] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[3\] " "Info: Pin MemDataOutOut\[3\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[3] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[4\] " "Info: Pin MemDataOutOut\[4\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[4] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[5\] " "Info: Pin MemDataOutOut\[5\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[5] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[6\] " "Info: Pin MemDataOutOut\[6\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[6] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[7\] " "Info: Pin MemDataOutOut\[7\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[7] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[8\] " "Info: Pin MemDataOutOut\[8\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[8] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[9\] " "Info: Pin MemDataOutOut\[9\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[9] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[10\] " "Info: Pin MemDataOutOut\[10\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[10] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[11\] " "Info: Pin MemDataOutOut\[11\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[11] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[12\] " "Info: Pin MemDataOutOut\[12\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[12] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[13\] " "Info: Pin MemDataOutOut\[13\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[13] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[14\] " "Info: Pin MemDataOutOut\[14\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[14] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[15\] " "Info: Pin MemDataOutOut\[15\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[15] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[16\] " "Info: Pin MemDataOutOut\[16\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[16] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[17\] " "Info: Pin MemDataOutOut\[17\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[17] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[18\] " "Info: Pin MemDataOutOut\[18\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[18] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[19\] " "Info: Pin MemDataOutOut\[19\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[19] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[20\] " "Info: Pin MemDataOutOut\[20\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[20] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[21\] " "Info: Pin MemDataOutOut\[21\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[21] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[22\] " "Info: Pin MemDataOutOut\[22\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[22] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[23\] " "Info: Pin MemDataOutOut\[23\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[23] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[24\] " "Info: Pin MemDataOutOut\[24\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[24] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[25\] " "Info: Pin MemDataOutOut\[25\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[25] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[26\] " "Info: Pin MemDataOutOut\[26\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[26] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[27\] " "Info: Pin MemDataOutOut\[27\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[27] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[28\] " "Info: Pin MemDataOutOut\[28\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[28] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[29\] " "Info: Pin MemDataOutOut\[29\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[29] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[30\] " "Info: Pin MemDataOutOut\[30\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[30] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutOut\[31\] " "Info: Pin MemDataOutOut\[31\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { MemDataOutOut[31] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemDataOutOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateOut\[0\] " "Info: Pin StateOut\[0\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { StateOut[0] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 4 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateOut\[1\] " "Info: Pin StateOut\[1\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { StateOut[1] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 4 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "StateOut\[2\] " "Info: Pin StateOut\[2\] not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { StateOut[2] } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 4 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { StateOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteOrReadOut " "Info: Pin WriteOrReadOut not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { WriteOrReadOut } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 5 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteOrReadOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCControlOut " "Info: Pin PCControlOut not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { PCControlOut } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 5 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCControlOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Info: Pin IRWrite not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { IRWrite } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 6 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { clock } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Info: Pin res not assigned to an exact location on the device" {  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { res } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { clock } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "res (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node res (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/hw/projeto/q/quartus/bin/pin_planner.ppl" { res } } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 3.3V 0 102 0 " "Info: Number of I/O pins in group: 102 (unused VREF, 3.3V VCCIO, 0 input, 102 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.916 ns register register " "Info: Estimated most critical path is register to register delay of 14.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Reset 1 REG LAB_X78_Y49 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X78_Y49; Fanout = 59; REG Node = 'unidadeControle:unidadeControle\|state.Reset'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns Ula32:Ula\|carry_temp\[4\]~0 2 COMB LAB_X78_Y49 3 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X78_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[4\]~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.188 ns Ula32:Ula\|carry_temp\[6\]~3 3 COMB LAB_X78_Y49 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LAB_X78_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[6\]~3'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.753 ns Ula32:Ula\|carry_temp\[7\]~4 4 COMB LAB_X78_Y49 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.753 ns; Loc. = LAB_X78_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~4'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.318 ns Ula32:Ula\|carry_temp\[8\]~7 5 COMB LAB_X78_Y49 1 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 2.318 ns; Loc. = LAB_X78_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[8\]~7'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.883 ns Ula32:Ula\|carry_temp\[9\]~8 6 COMB LAB_X78_Y49 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 2.883 ns; Loc. = LAB_X78_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~8'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 3.448 ns Ula32:Ula\|carry_temp\[10\]~10 7 COMB LAB_X78_Y49 1 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 3.448 ns; Loc. = LAB_X78_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[10\]~10'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.013 ns Ula32:Ula\|carry_temp\[11\]~11 8 COMB LAB_X78_Y49 3 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 4.013 ns; Loc. = LAB_X78_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~11'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.578 ns Ula32:Ula\|carry_temp\[12\]~14 9 COMB LAB_X78_Y49 1 " "Info: 9: + IC(0.145 ns) + CELL(0.420 ns) = 4.578 ns; Loc. = LAB_X78_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~14'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.143 ns Ula32:Ula\|carry_temp\[13\]~15 10 COMB LAB_X78_Y49 3 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 5.143 ns; Loc. = LAB_X78_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~15'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.420 ns) 6.166 ns Ula32:Ula\|carry_temp\[14\]~17 11 COMB LAB_X76_Y49 1 " "Info: 11: + IC(0.603 ns) + CELL(0.420 ns) = 6.166 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~17'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.731 ns Ula32:Ula\|carry_temp\[15\]~18 12 COMB LAB_X76_Y49 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 6.731 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~18'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.296 ns Ula32:Ula\|carry_temp\[16\]~21 13 COMB LAB_X76_Y49 1 " "Info: 13: + IC(0.145 ns) + CELL(0.420 ns) = 7.296 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~21'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.861 ns Ula32:Ula\|carry_temp\[17\]~22 14 COMB LAB_X76_Y49 3 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 7.861 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~22'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.426 ns Ula32:Ula\|carry_temp\[18\]~24 15 COMB LAB_X76_Y49 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 8.426 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~24'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.991 ns Ula32:Ula\|carry_temp\[19\]~25 16 COMB LAB_X76_Y49 3 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 8.991 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~25'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.556 ns Ula32:Ula\|carry_temp\[20\]~28 17 COMB LAB_X76_Y49 1 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 9.556 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~28'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.121 ns Ula32:Ula\|carry_temp\[21\]~29 18 COMB LAB_X76_Y49 3 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 10.121 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~29'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.686 ns Ula32:Ula\|carry_temp\[22\]~31 19 COMB LAB_X76_Y49 1 " "Info: 19: + IC(0.145 ns) + CELL(0.420 ns) = 10.686 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~31'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.251 ns Ula32:Ula\|carry_temp\[23\]~32 20 COMB LAB_X76_Y49 3 " "Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 11.251 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~32'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.816 ns Ula32:Ula\|carry_temp\[24\]~35 21 COMB LAB_X76_Y49 1 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 11.816 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~35'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.381 ns Ula32:Ula\|carry_temp\[25\]~36 22 COMB LAB_X76_Y49 3 " "Info: 22: + IC(0.415 ns) + CELL(0.150 ns) = 12.381 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~36'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 12.946 ns Ula32:Ula\|carry_temp\[26\]~38 23 COMB LAB_X76_Y49 1 " "Info: 23: + IC(0.145 ns) + CELL(0.420 ns) = 12.946 ns; Loc. = LAB_X76_Y49; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~38'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 13.511 ns Ula32:Ula\|carry_temp\[27\]~39 24 COMB LAB_X76_Y49 3 " "Info: 24: + IC(0.415 ns) + CELL(0.150 ns) = 13.511 ns; Loc. = LAB_X76_Y49; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~39'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 14.076 ns Ula32:Ula\|carry_temp\[29\]~42 25 COMB LAB_X76_Y49 2 " "Info: 25: + IC(0.145 ns) + CELL(0.420 ns) = 14.076 ns; Loc. = LAB_X76_Y49; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~42'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 14.832 ns Ula32:Ula\|Mux0~0 26 COMB LAB_X77_Y49 2 " "Info: 26: + IC(0.606 ns) + CELL(0.150 ns) = 14.832 ns; Loc. = LAB_X77_Y49; Fanout = 2; COMB Node = 'Ula32:Ula\|Mux0~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux0~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.916 ns Registrador:PC\|Saida\[31\] 27 REG LAB_X77_Y49 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 14.916 ns; Loc. = LAB_X77_Y49; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:Ula|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.804 ns ( 45.62 % ) " "Info: Total cell delay = 6.804 ns ( 45.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.112 ns ( 54.38 % ) " "Info: Total interconnect delay = 8.112 ns ( 54.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "14.916 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X72_Y39 X83_Y51 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X72_Y39 to location X83_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "102 " "Warning: Found 102 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[0\] 0 " "Info: Pin \"AluOutOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[1\] 0 " "Info: Pin \"AluOutOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[2\] 0 " "Info: Pin \"AluOutOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[3\] 0 " "Info: Pin \"AluOutOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[4\] 0 " "Info: Pin \"AluOutOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[5\] 0 " "Info: Pin \"AluOutOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[6\] 0 " "Info: Pin \"AluOutOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[7\] 0 " "Info: Pin \"AluOutOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[8\] 0 " "Info: Pin \"AluOutOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[9\] 0 " "Info: Pin \"AluOutOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[10\] 0 " "Info: Pin \"AluOutOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[11\] 0 " "Info: Pin \"AluOutOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[12\] 0 " "Info: Pin \"AluOutOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[13\] 0 " "Info: Pin \"AluOutOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[14\] 0 " "Info: Pin \"AluOutOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[15\] 0 " "Info: Pin \"AluOutOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[16\] 0 " "Info: Pin \"AluOutOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[17\] 0 " "Info: Pin \"AluOutOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[18\] 0 " "Info: Pin \"AluOutOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[19\] 0 " "Info: Pin \"AluOutOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[20\] 0 " "Info: Pin \"AluOutOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[21\] 0 " "Info: Pin \"AluOutOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[22\] 0 " "Info: Pin \"AluOutOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[23\] 0 " "Info: Pin \"AluOutOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[24\] 0 " "Info: Pin \"AluOutOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[25\] 0 " "Info: Pin \"AluOutOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[26\] 0 " "Info: Pin \"AluOutOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[27\] 0 " "Info: Pin \"AluOutOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[28\] 0 " "Info: Pin \"AluOutOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[29\] 0 " "Info: Pin \"AluOutOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[30\] 0 " "Info: Pin \"AluOutOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOutOut\[31\] 0 " "Info: Pin \"AluOutOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[0\] 0 " "Info: Pin \"MemDataOutOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[1\] 0 " "Info: Pin \"MemDataOutOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[2\] 0 " "Info: Pin \"MemDataOutOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[3\] 0 " "Info: Pin \"MemDataOutOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[4\] 0 " "Info: Pin \"MemDataOutOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[5\] 0 " "Info: Pin \"MemDataOutOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[6\] 0 " "Info: Pin \"MemDataOutOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[7\] 0 " "Info: Pin \"MemDataOutOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[8\] 0 " "Info: Pin \"MemDataOutOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[9\] 0 " "Info: Pin \"MemDataOutOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[10\] 0 " "Info: Pin \"MemDataOutOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[11\] 0 " "Info: Pin \"MemDataOutOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[12\] 0 " "Info: Pin \"MemDataOutOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[13\] 0 " "Info: Pin \"MemDataOutOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[14\] 0 " "Info: Pin \"MemDataOutOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[15\] 0 " "Info: Pin \"MemDataOutOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[16\] 0 " "Info: Pin \"MemDataOutOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[17\] 0 " "Info: Pin \"MemDataOutOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[18\] 0 " "Info: Pin \"MemDataOutOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[19\] 0 " "Info: Pin \"MemDataOutOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[20\] 0 " "Info: Pin \"MemDataOutOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[21\] 0 " "Info: Pin \"MemDataOutOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[22\] 0 " "Info: Pin \"MemDataOutOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[23\] 0 " "Info: Pin \"MemDataOutOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[24\] 0 " "Info: Pin \"MemDataOutOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[25\] 0 " "Info: Pin \"MemDataOutOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[26\] 0 " "Info: Pin \"MemDataOutOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[27\] 0 " "Info: Pin \"MemDataOutOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[28\] 0 " "Info: Pin \"MemDataOutOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[29\] 0 " "Info: Pin \"MemDataOutOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[30\] 0 " "Info: Pin \"MemDataOutOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutOut\[31\] 0 " "Info: Pin \"MemDataOutOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StateOut\[0\] 0 " "Info: Pin \"StateOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StateOut\[1\] 0 " "Info: Pin \"StateOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StateOut\[2\] 0 " "Info: Pin \"StateOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteOrReadOut 0 " "Info: Pin \"WriteOrReadOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCControlOut 0 " "Info: Pin \"PCControlOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRWrite 0 " "Info: Pin \"IRWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Info: Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 17:43:14 2017 " "Info: Processing ended: Mon Apr 17 17:43:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 17:43:17 2017 " "Info: Processing started: Mon Apr 17 17:43:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Info: Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 17:43:21 2017 " "Info: Processing ended: Mon Apr 17 17:43:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 17:43:22 2017 " "Info: Processing started: Mon Apr 17 17:43:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "f:/hw/projeto/q/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/hw/projeto/q/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.Reset register Registrador:PC\|Saida\[30\] 83.33 MHz 12.001 ns Internal " "Info: Clock \"clock\" has Internal fmax of 83.33 MHz between source register \"unidadeControle:unidadeControle\|state.Reset\" and destination register \"Registrador:PC\|Saida\[30\]\" (period= 12.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.783 ns + Longest register register " "Info: + Longest register to register delay is 11.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Reset 1 REG LCFF_X78_Y49_N25 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y49_N25; Fanout = 59; REG Node = 'unidadeControle:unidadeControle\|state.Reset'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.410 ns) 0.806 ns Ula32:Ula\|carry_temp\[4\]~0 2 COMB LCCOMB_X78_Y49_N18 3 " "Info: 2: + IC(0.396 ns) + CELL(0.410 ns) = 0.806 ns; Loc. = LCCOMB_X78_Y49_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[4\]~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.207 ns Ula32:Ula\|carry_temp\[6\]~3 3 COMB LCCOMB_X78_Y49_N12 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.207 ns; Loc. = LCCOMB_X78_Y49_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[6\]~3'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.608 ns Ula32:Ula\|carry_temp\[7\]~4 4 COMB LCCOMB_X78_Y49_N2 3 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.608 ns; Loc. = LCCOMB_X78_Y49_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~4'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.007 ns Ula32:Ula\|carry_temp\[8\]~7 5 COMB LCCOMB_X78_Y49_N4 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.007 ns; Loc. = LCCOMB_X78_Y49_N4; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[8\]~7'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 2.589 ns Ula32:Ula\|carry_temp\[9\]~8 6 COMB LCCOMB_X78_Y49_N30 3 " "Info: 6: + IC(0.432 ns) + CELL(0.150 ns) = 2.589 ns; Loc. = LCCOMB_X78_Y49_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~8'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.994 ns Ula32:Ula\|carry_temp\[10\]~10 7 COMB LCCOMB_X78_Y49_N6 1 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 2.994 ns; Loc. = LCCOMB_X78_Y49_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[10\]~10'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.394 ns Ula32:Ula\|carry_temp\[11\]~11 8 COMB LCCOMB_X78_Y49_N0 3 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X78_Y49_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~11'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.792 ns Ula32:Ula\|carry_temp\[12\]~14 9 COMB LCCOMB_X78_Y49_N28 1 " "Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 3.792 ns; Loc. = LCCOMB_X78_Y49_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~14'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.189 ns Ula32:Ula\|carry_temp\[13\]~15 10 COMB LCCOMB_X78_Y49_N22 3 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 4.189 ns; Loc. = LCCOMB_X78_Y49_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~15'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 5.012 ns Ula32:Ula\|carry_temp\[14\]~17 11 COMB LCCOMB_X76_Y49_N18 1 " "Info: 11: + IC(0.673 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X76_Y49_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~17'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.407 ns Ula32:Ula\|carry_temp\[15\]~18 12 COMB LCCOMB_X76_Y49_N20 3 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 5.407 ns; Loc. = LCCOMB_X76_Y49_N20; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~18'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 5.940 ns Ula32:Ula\|carry_temp\[16\]~21 13 COMB LCCOMB_X76_Y49_N22 1 " "Info: 13: + IC(0.258 ns) + CELL(0.275 ns) = 5.940 ns; Loc. = LCCOMB_X76_Y49_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~21'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.338 ns Ula32:Ula\|carry_temp\[17\]~22 14 COMB LCCOMB_X76_Y49_N8 3 " "Info: 14: + IC(0.248 ns) + CELL(0.150 ns) = 6.338 ns; Loc. = LCCOMB_X76_Y49_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~22'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 6.872 ns Ula32:Ula\|carry_temp\[18\]~24 15 COMB LCCOMB_X76_Y49_N26 1 " "Info: 15: + IC(0.259 ns) + CELL(0.275 ns) = 6.872 ns; Loc. = LCCOMB_X76_Y49_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~24'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.269 ns Ula32:Ula\|carry_temp\[19\]~25 16 COMB LCCOMB_X76_Y49_N12 3 " "Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 7.269 ns; Loc. = LCCOMB_X76_Y49_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~25'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 7.673 ns Ula32:Ula\|carry_temp\[20\]~28 17 COMB LCCOMB_X76_Y49_N6 1 " "Info: 17: + IC(0.254 ns) + CELL(0.150 ns) = 7.673 ns; Loc. = LCCOMB_X76_Y49_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~28'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.069 ns Ula32:Ula\|carry_temp\[21\]~29 18 COMB LCCOMB_X76_Y49_N0 3 " "Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 8.069 ns; Loc. = LCCOMB_X76_Y49_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~29'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.471 ns Ula32:Ula\|carry_temp\[22\]~31 19 COMB LCCOMB_X76_Y49_N2 1 " "Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X76_Y49_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~31'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.870 ns Ula32:Ula\|carry_temp\[23\]~32 20 COMB LCCOMB_X76_Y49_N28 3 " "Info: 20: + IC(0.249 ns) + CELL(0.150 ns) = 8.870 ns; Loc. = LCCOMB_X76_Y49_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~32'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 9.274 ns Ula32:Ula\|carry_temp\[24\]~35 21 COMB LCCOMB_X76_Y49_N30 1 " "Info: 21: + IC(0.254 ns) + CELL(0.150 ns) = 9.274 ns; Loc. = LCCOMB_X76_Y49_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~35'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.671 ns Ula32:Ula\|carry_temp\[25\]~36 22 COMB LCCOMB_X76_Y49_N24 3 " "Info: 22: + IC(0.247 ns) + CELL(0.150 ns) = 9.671 ns; Loc. = LCCOMB_X76_Y49_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~36'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 10.206 ns Ula32:Ula\|carry_temp\[26\]~38 23 COMB LCCOMB_X76_Y49_N10 1 " "Info: 23: + IC(0.260 ns) + CELL(0.275 ns) = 10.206 ns; Loc. = LCCOMB_X76_Y49_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~38'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.602 ns Ula32:Ula\|carry_temp\[27\]~39 24 COMB LCCOMB_X76_Y49_N4 3 " "Info: 24: + IC(0.246 ns) + CELL(0.150 ns) = 10.602 ns; Loc. = LCCOMB_X76_Y49_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~39'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 11.135 ns Ula32:Ula\|carry_temp\[29\]~42 25 COMB LCCOMB_X76_Y49_N14 2 " "Info: 25: + IC(0.258 ns) + CELL(0.275 ns) = 11.135 ns; Loc. = LCCOMB_X76_Y49_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~42'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.150 ns) 11.699 ns Ula32:Ula\|Mux1~0 26 COMB LCCOMB_X76_Y49_N16 2 " "Info: 26: + IC(0.414 ns) + CELL(0.150 ns) = 11.699 ns; Loc. = LCCOMB_X76_Y49_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|Mux1~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.783 ns Registrador:PC\|Saida\[30\] 27 REG LCFF_X76_Y49_N17 3 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 11.783 ns; Loc. = LCFF_X76_Y49_N17; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:Ula|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.594 ns ( 38.99 % ) " "Info: Total cell delay = 4.594 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 61.01 % ) " "Info: Total interconnect delay = 7.189 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "11.783 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "11.783 ns" { unidadeControle:unidadeControle|state.Reset {} Ula32:Ula|carry_temp[4]~0 {} Ula32:Ula|carry_temp[6]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[8]~7 {} Ula32:Ula|carry_temp[9]~8 {} Ula32:Ula|carry_temp[10]~10 {} Ula32:Ula|carry_temp[11]~11 {} Ula32:Ula|carry_temp[12]~14 {} Ula32:Ula|carry_temp[13]~15 {} Ula32:Ula|carry_temp[14]~17 {} Ula32:Ula|carry_temp[15]~18 {} Ula32:Ula|carry_temp[16]~21 {} Ula32:Ula|carry_temp[17]~22 {} Ula32:Ula|carry_temp[18]~24 {} Ula32:Ula|carry_temp[19]~25 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~29 {} Ula32:Ula|carry_temp[22]~31 {} Ula32:Ula|carry_temp[23]~32 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.396ns 0.251ns 0.251ns 0.249ns 0.432ns 0.255ns 0.250ns 0.248ns 0.247ns 0.673ns 0.245ns 0.258ns 0.248ns 0.259ns 0.247ns 0.254ns 0.246ns 0.252ns 0.249ns 0.254ns 0.247ns 0.260ns 0.246ns 0.258ns 0.414ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.891 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'clock~clkctrl'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.891 ns Registrador:PC\|Saida\[30\] 3 REG LCFF_X76_Y49_N17 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X76_Y49_N17; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.78 % ) " "Info: Total cell delay = 1.526 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.365 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.895 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'clock~clkctrl'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.537 ns) 2.895 ns unidadeControle:unidadeControle\|state.Reset 3 REG LCFF_X78_Y49_N25 59 " "Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X78_Y49_N25; Fanout = 59; REG Node = 'unidadeControle:unidadeControle\|state.Reset'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.71 % ) " "Info: Total cell delay = 1.526 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.369 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Reset {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Reset {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "11.783 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "11.783 ns" { unidadeControle:unidadeControle|state.Reset {} Ula32:Ula|carry_temp[4]~0 {} Ula32:Ula|carry_temp[6]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[8]~7 {} Ula32:Ula|carry_temp[9]~8 {} Ula32:Ula|carry_temp[10]~10 {} Ula32:Ula|carry_temp[11]~11 {} Ula32:Ula|carry_temp[12]~14 {} Ula32:Ula|carry_temp[13]~15 {} Ula32:Ula|carry_temp[14]~17 {} Ula32:Ula|carry_temp[15]~18 {} Ula32:Ula|carry_temp[16]~21 {} Ula32:Ula|carry_temp[17]~22 {} Ula32:Ula|carry_temp[18]~24 {} Ula32:Ula|carry_temp[19]~25 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~29 {} Ula32:Ula|carry_temp[22]~31 {} Ula32:Ula|carry_temp[23]~32 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.396ns 0.251ns 0.251ns 0.249ns 0.432ns 0.255ns 0.250ns 0.248ns 0.247ns 0.673ns 0.245ns 0.258ns 0.248ns 0.259ns 0.247ns 0.254ns 0.246ns 0.252ns 0.249ns 0.254ns 0.247ns 0.260ns 0.246ns 0.258ns 0.414ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Reset {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluOutOut\[30\] unidadeControle:unidadeControle\|state.Reset 19.358 ns register " "Info: tco from clock \"clock\" to destination pin \"AluOutOut\[30\]\" through register \"unidadeControle:unidadeControle\|state.Reset\" is 19.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.895 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'clock~clkctrl'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.537 ns) 2.895 ns unidadeControle:unidadeControle\|state.Reset 3 REG LCFF_X78_Y49_N25 59 " "Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X78_Y49_N25; Fanout = 59; REG Node = 'unidadeControle:unidadeControle\|state.Reset'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.71 % ) " "Info: Total cell delay = 1.526 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.369 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Reset {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.213 ns + Longest register pin " "Info: + Longest register to pin delay is 16.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Reset 1 REG LCFF_X78_Y49_N25 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y49_N25; Fanout = 59; REG Node = 'unidadeControle:unidadeControle\|state.Reset'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/unidadeControle.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.410 ns) 0.806 ns Ula32:Ula\|carry_temp\[4\]~0 2 COMB LCCOMB_X78_Y49_N18 3 " "Info: 2: + IC(0.396 ns) + CELL(0.410 ns) = 0.806 ns; Loc. = LCCOMB_X78_Y49_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[4\]~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.207 ns Ula32:Ula\|carry_temp\[6\]~3 3 COMB LCCOMB_X78_Y49_N12 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.207 ns; Loc. = LCCOMB_X78_Y49_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[6\]~3'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.608 ns Ula32:Ula\|carry_temp\[7\]~4 4 COMB LCCOMB_X78_Y49_N2 3 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.608 ns; Loc. = LCCOMB_X78_Y49_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~4'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.007 ns Ula32:Ula\|carry_temp\[8\]~7 5 COMB LCCOMB_X78_Y49_N4 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.007 ns; Loc. = LCCOMB_X78_Y49_N4; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[8\]~7'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 2.589 ns Ula32:Ula\|carry_temp\[9\]~8 6 COMB LCCOMB_X78_Y49_N30 3 " "Info: 6: + IC(0.432 ns) + CELL(0.150 ns) = 2.589 ns; Loc. = LCCOMB_X78_Y49_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~8'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.994 ns Ula32:Ula\|carry_temp\[10\]~10 7 COMB LCCOMB_X78_Y49_N6 1 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 2.994 ns; Loc. = LCCOMB_X78_Y49_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[10\]~10'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.394 ns Ula32:Ula\|carry_temp\[11\]~11 8 COMB LCCOMB_X78_Y49_N0 3 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X78_Y49_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~11'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.792 ns Ula32:Ula\|carry_temp\[12\]~14 9 COMB LCCOMB_X78_Y49_N28 1 " "Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 3.792 ns; Loc. = LCCOMB_X78_Y49_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~14'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.189 ns Ula32:Ula\|carry_temp\[13\]~15 10 COMB LCCOMB_X78_Y49_N22 3 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 4.189 ns; Loc. = LCCOMB_X78_Y49_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~15'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 5.012 ns Ula32:Ula\|carry_temp\[14\]~17 11 COMB LCCOMB_X76_Y49_N18 1 " "Info: 11: + IC(0.673 ns) + CELL(0.150 ns) = 5.012 ns; Loc. = LCCOMB_X76_Y49_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~17'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.407 ns Ula32:Ula\|carry_temp\[15\]~18 12 COMB LCCOMB_X76_Y49_N20 3 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 5.407 ns; Loc. = LCCOMB_X76_Y49_N20; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~18'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 5.940 ns Ula32:Ula\|carry_temp\[16\]~21 13 COMB LCCOMB_X76_Y49_N22 1 " "Info: 13: + IC(0.258 ns) + CELL(0.275 ns) = 5.940 ns; Loc. = LCCOMB_X76_Y49_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~21'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.338 ns Ula32:Ula\|carry_temp\[17\]~22 14 COMB LCCOMB_X76_Y49_N8 3 " "Info: 14: + IC(0.248 ns) + CELL(0.150 ns) = 6.338 ns; Loc. = LCCOMB_X76_Y49_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~22'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 6.872 ns Ula32:Ula\|carry_temp\[18\]~24 15 COMB LCCOMB_X76_Y49_N26 1 " "Info: 15: + IC(0.259 ns) + CELL(0.275 ns) = 6.872 ns; Loc. = LCCOMB_X76_Y49_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~24'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.269 ns Ula32:Ula\|carry_temp\[19\]~25 16 COMB LCCOMB_X76_Y49_N12 3 " "Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 7.269 ns; Loc. = LCCOMB_X76_Y49_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~25'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 7.673 ns Ula32:Ula\|carry_temp\[20\]~28 17 COMB LCCOMB_X76_Y49_N6 1 " "Info: 17: + IC(0.254 ns) + CELL(0.150 ns) = 7.673 ns; Loc. = LCCOMB_X76_Y49_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~28'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.069 ns Ula32:Ula\|carry_temp\[21\]~29 18 COMB LCCOMB_X76_Y49_N0 3 " "Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 8.069 ns; Loc. = LCCOMB_X76_Y49_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~29'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.471 ns Ula32:Ula\|carry_temp\[22\]~31 19 COMB LCCOMB_X76_Y49_N2 1 " "Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X76_Y49_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~31'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.870 ns Ula32:Ula\|carry_temp\[23\]~32 20 COMB LCCOMB_X76_Y49_N28 3 " "Info: 20: + IC(0.249 ns) + CELL(0.150 ns) = 8.870 ns; Loc. = LCCOMB_X76_Y49_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~32'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 9.274 ns Ula32:Ula\|carry_temp\[24\]~35 21 COMB LCCOMB_X76_Y49_N30 1 " "Info: 21: + IC(0.254 ns) + CELL(0.150 ns) = 9.274 ns; Loc. = LCCOMB_X76_Y49_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~35'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.671 ns Ula32:Ula\|carry_temp\[25\]~36 22 COMB LCCOMB_X76_Y49_N24 3 " "Info: 22: + IC(0.247 ns) + CELL(0.150 ns) = 9.671 ns; Loc. = LCCOMB_X76_Y49_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~36'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 10.206 ns Ula32:Ula\|carry_temp\[26\]~38 23 COMB LCCOMB_X76_Y49_N10 1 " "Info: 23: + IC(0.260 ns) + CELL(0.275 ns) = 10.206 ns; Loc. = LCCOMB_X76_Y49_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~38'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.602 ns Ula32:Ula\|carry_temp\[27\]~39 24 COMB LCCOMB_X76_Y49_N4 3 " "Info: 24: + IC(0.246 ns) + CELL(0.150 ns) = 10.602 ns; Loc. = LCCOMB_X76_Y49_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~39'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 11.135 ns Ula32:Ula\|carry_temp\[29\]~42 25 COMB LCCOMB_X76_Y49_N14 2 " "Info: 25: + IC(0.258 ns) + CELL(0.275 ns) = 11.135 ns; Loc. = LCCOMB_X76_Y49_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~42'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.150 ns) 11.699 ns Ula32:Ula\|Mux1~0 26 COMB LCCOMB_X76_Y49_N16 2 " "Info: 26: + IC(0.414 ns) + CELL(0.150 ns) = 11.699 ns; Loc. = LCCOMB_X76_Y49_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|Mux1~0'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(2.662 ns) 16.213 ns AluOutOut\[30\] 27 PIN PIN_E30 0 " "Info: 27: + IC(1.852 ns) + CELL(2.662 ns) = 16.213 ns; Loc. = PIN_E30; Fanout = 0; PIN Node = 'AluOutOut\[30\]'" {  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { Ula32:Ula|Mux1~0 AluOutOut[30] } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/sbsx7/Desktop/ProjetoHW/Hw/dataPath.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.172 ns ( 44.24 % ) " "Info: Total cell delay = 7.172 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.041 ns ( 55.76 % ) " "Info: Total interconnect delay = 9.041 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "16.213 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 AluOutOut[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "16.213 ns" { unidadeControle:unidadeControle|state.Reset {} Ula32:Ula|carry_temp[4]~0 {} Ula32:Ula|carry_temp[6]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[8]~7 {} Ula32:Ula|carry_temp[9]~8 {} Ula32:Ula|carry_temp[10]~10 {} Ula32:Ula|carry_temp[11]~11 {} Ula32:Ula|carry_temp[12]~14 {} Ula32:Ula|carry_temp[13]~15 {} Ula32:Ula|carry_temp[14]~17 {} Ula32:Ula|carry_temp[15]~18 {} Ula32:Ula|carry_temp[16]~21 {} Ula32:Ula|carry_temp[17]~22 {} Ula32:Ula|carry_temp[18]~24 {} Ula32:Ula|carry_temp[19]~25 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~29 {} Ula32:Ula|carry_temp[22]~31 {} Ula32:Ula|carry_temp[23]~32 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|Mux1~0 {} AluOutOut[30] {} } { 0.000ns 0.396ns 0.251ns 0.251ns 0.249ns 0.432ns 0.255ns 0.250ns 0.248ns 0.247ns 0.673ns 0.245ns 0.258ns 0.248ns 0.259ns 0.247ns 0.254ns 0.246ns 0.252ns 0.249ns 0.254ns 0.247ns 0.260ns 0.246ns 0.258ns 0.414ns 1.852ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Reset } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Reset {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/hw/projeto/q/quartus/bin/TimingClosureFloorplan.fld" "" "16.213 ns" { unidadeControle:unidadeControle|state.Reset Ula32:Ula|carry_temp[4]~0 Ula32:Ula|carry_temp[6]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[8]~7 Ula32:Ula|carry_temp[9]~8 Ula32:Ula|carry_temp[10]~10 Ula32:Ula|carry_temp[11]~11 Ula32:Ula|carry_temp[12]~14 Ula32:Ula|carry_temp[13]~15 Ula32:Ula|carry_temp[14]~17 Ula32:Ula|carry_temp[15]~18 Ula32:Ula|carry_temp[16]~21 Ula32:Ula|carry_temp[17]~22 Ula32:Ula|carry_temp[18]~24 Ula32:Ula|carry_temp[19]~25 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~29 Ula32:Ula|carry_temp[22]~31 Ula32:Ula|carry_temp[23]~32 Ula32:Ula|carry_temp[24]~35 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|Mux1~0 AluOutOut[30] } "NODE_NAME" } } { "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/hw/projeto/q/quartus/bin/Technology_Viewer.qrui" "16.213 ns" { unidadeControle:unidadeControle|state.Reset {} Ula32:Ula|carry_temp[4]~0 {} Ula32:Ula|carry_temp[6]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[8]~7 {} Ula32:Ula|carry_temp[9]~8 {} Ula32:Ula|carry_temp[10]~10 {} Ula32:Ula|carry_temp[11]~11 {} Ula32:Ula|carry_temp[12]~14 {} Ula32:Ula|carry_temp[13]~15 {} Ula32:Ula|carry_temp[14]~17 {} Ula32:Ula|carry_temp[15]~18 {} Ula32:Ula|carry_temp[16]~21 {} Ula32:Ula|carry_temp[17]~22 {} Ula32:Ula|carry_temp[18]~24 {} Ula32:Ula|carry_temp[19]~25 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~29 {} Ula32:Ula|carry_temp[22]~31 {} Ula32:Ula|carry_temp[23]~32 {} Ula32:Ula|carry_temp[24]~35 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|Mux1~0 {} AluOutOut[30] {} } { 0.000ns 0.396ns 0.251ns 0.251ns 0.249ns 0.432ns 0.255ns 0.250ns 0.248ns 0.247ns 0.673ns 0.245ns 0.258ns 0.248ns 0.259ns 0.247ns 0.254ns 0.246ns 0.252ns 0.249ns 0.254ns 0.247ns 0.260ns 0.246ns 0.258ns 0.414ns 1.852ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 17:43:23 2017 " "Info: Processing ended: Mon Apr 17 17:43:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
