;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 1
	SLT 270, 1
	SUB 0, @2
	SUB 0, @202
	SPL @-74, 200
	ADD @13, 0
	SUB 0, @2
	SUB 0, @2
	CMP @121, 103
	SPL @74, 200
	CMP #0, @-0
	SLT 130, 9
	CMP 3, @23
	CMP #72, @200
	SLT 270, 1
	CMP 12, @10
	CMP #-0, -0
	SUB #79, <200
	CMP 310, 90
	SUB 0, @202
	ADD 210, 80
	CMP 3, @23
	SLT 210, 30
	SLT 210, 30
	SUB 210, 80
	SUB 89, @10
	SPL @6, <-0
	SUB 0, @2
	SUB 0, @2
	CMP 12, @10
	SPL 0, <-2
	SUB 130, 9
	SUB 210, 80
	SPL 0, -2
	ADD #130, 1
	SUB @897, 100
	SUB 0, -2
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <-2
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
