#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 29 10:37:39 2016
# Process ID: 31573
# Log file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_68010 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-2228] Inferred bus interface "RESET_INn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "RESET_OUT" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "CLK" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP/tmp_edit_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Sep 29 10:41:54 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 29 10:41:54 2016...
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP'.
save_project_as project_1 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_1 -force
close_project
create_project project_68k10_verilog_test /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
Wrote  : </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/68010IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
create_ip -name WF68K10_TOP -vendor user.org -library user -version 1.0 -module_name WF68K10_TOP_0
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'WF68K10_TOP_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
generate_target all [get_files  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'WF68K10_TOP_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WF68K10_TOP_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'WF68K10_TOP_0'...
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
open_bd_design {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip'.
set_property  ip_repo_paths  {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0'. The path is contained within another repository.
add_files -norecurse /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci
WARNING: [IP_Flow 19-2162] IP 'WF68K10_TOP_0' is locked:
* IP definition 'WF68K10_TOP (1.0)' for IP 'WF68K10_TOP_0' was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
close_project
create_project project_11 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_11 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_address_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_bus_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_data_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_exception_handler.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_opcode_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/wf68k10_top.vhd:1]
[Thu Sep 29 10:56:54 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_11/project_11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Sep 29 10:58:49 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_11/project_11.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl -vendor user.org -library user -taxonomy /UserIP -generated_files
INFO: [IP_Flow 19-2228] Inferred bus interface "RESET_INn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "RESET_OUT" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "CLK" of definition type "xilinx.com:signal:clock:1.0".
set_property name m68010 [ipx::current_core]
set_property display_name m68010 [ipx::current_core]
set_property description m68010 [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_11'.)
close_project
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'WF68K10_TOP_0' is locked:
* IP definition 'WF68K10_TOP (1.0)' for IP 'WF68K10_TOP_0' was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
remove_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0/WF68K10_TOP_0.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd
update_ip_catalog -add_ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/component.xml -repo_path /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0
CRITICAL WARNING: [IP_Flow 19-2246] Failed to add IP '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/component.xml' to repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0' because the specified repository is not valid.
0
set_property  ip_repo_paths  {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0 /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68010/project_68010.srcs/sources_1/ip/WF68K10_TOP_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test'.)
create_bd_design "design_1"
Wrote  : </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv user.org:user:m68010:1.0 m68010_0
endgroup
save_bd_design
Wrote  : </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/68010_vhdl/project_68k10_verilog_test/project_68k10_verilog_test.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 11:16:36 2016...
