<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Edge AI Tutorials</h1>
    </td>
 </tr>
 </table>

 <table style="width:100%">
 <tr>
 <td width="50%" align="center"><b>Tutorial</b></td>
 <td width="50%" align="center"><b>Description</b></td>
 </tr>
 <tr>
 <td align="center"><a href="docs/ML-CIFAR10-Caffe">CIFAR10 Caffe Tutorial (UG1335)</a></td>
 <td>Train, quantize, and prune custom CNNs with the CIFAR10 dataset using Caffe and the XilinxÂ® DNNDK tools.</td>
 </tr> <tr>
 <td align="center"><a href="docs/CATSvsDOGs">Cats vs Dogs Tutorial (UG1336)</a></td>
 <td>Train, quantize, and prune a modified AlexNet CNN with the Kaggle Cats vs Dogs dataset using Caffe and the Xilinx DNNDK tools.</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/ML-SSD-PASCAL">ML SSD PASCAL Caffe Tutorial (UG1340)</a></td>
 <td>Train, quantize, and compile SSD using PASCAL VOC 2007/2012 datasets with the Caffe framework and DNNDK tools, then deploy on a Xilinx ZCU102 target board.</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/DPU-Integration">DPU Integration Lab (UG1350)</a></td>
 <td>Build a custom system that utilizes the Xilinx Deep Learning Processor (DPU) IP to accelerate machine learning algorithms.</td>
 </tr> </table>

<p align="center"><sup>Copyright&copy; 2019 Xilinx</sup></p>
