$date
	Thu Dec 11 23:03:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_ifelse_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
1$
1#
0"
#30
1"
#40
