all: clean all_states run

clean:
	\rm -rf simv csrc simv* comp.log sim.log ucli.key inter.vpd

all_states:
	vcs -sverilog \
	IF_ID_test/Decoder.sv IF_ID_test/regfile.sv IF_ID_test/RegFile.sv IF_ID_test/IFetch.sv IF_ID_test/imem.sv IF_ID_test/ID_EX_reg.sv \
	ex_state/rtl/alu.sv \
	dmem_state/rtl/dmem.sv \
<<<<<<< HEAD
	top.sv testbench.sv \
=======
	top.sv top_test.sv \
>>>>>>> e5699792302e33f79e5565112813a799aa79d59c
	-debug_all -l comp.log

run:
	./simv -l sim.log

run-dve:
	./simv -gui -l sim.log
