// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
// Date        : Thu Feb 26 21:26:56 2026
// Host        : G-MF001 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_radiation_injector_0_0_sim_netlist.v
// Design      : system_radiation_injector_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "5" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ap_ST_fsm_state1 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [4:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [4:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;

  wire \<const0> ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[73] ;
  wire \ap_CS_fsm_reg_n_0_[74] ;
  wire \ap_CS_fsm_reg_n_0_[75] ;
  wire \ap_CS_fsm_reg_n_0_[76] ;
  wire \ap_CS_fsm_reg_n_0_[77] ;
  wire \ap_CS_fsm_reg_n_0_[78] ;
  wire \ap_CS_fsm_reg_n_0_[79] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[83] ;
  wire \ap_CS_fsm_reg_n_0_[84] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[86] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state88;
  wire [87:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [4:0]bit_pos_reg_423;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_131;
  wire control_s_axi_U_n_132;
  wire control_s_axi_U_n_133;
  wire control_s_axi_U_n_134;
  wire control_s_axi_U_n_135;
  wire control_s_axi_U_n_136;
  wire control_s_axi_U_n_137;
  wire [31:0]current_val_reg_437;
  wire gmem_0_BVALID;
  wire [31:0]gmem_0_RDATA;
  wire [61:0]gmem_addr_reg_428;
  wire grp_fu_290_ap_start;
  wire [29:1]grp_fu_290_p0;
  wire grp_fu_311_ap_start;
  wire [0:0]icmp_ln38_fu_302_p2;
  wire [0:0]icmp_ln38_reg_414;
  wire [0:0]initialized;
  wire [31:0]intensity;
  wire [31:0]intensity_read_reg_382;
  wire interrupt;
  wire [0:0]lfsr_loc_0_reg_164;
  wire \lfsr_loc_0_reg_164_reg_n_0_[0] ;
  wire [30:0]lshr_ln_fu_202_p4;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]or_ln_reg_408;
  wire [31:0]range_size;
  wire [31:0]range_size_read_reg_387;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [4:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [4:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire [31:0]seed;
  wire [31:0]seed_read_reg_377;
  wire [61:0]sext_ln44_fu_353_p1;
  wire [0:0]tmp_3_fu_274_p3;
  wire urem_32ns_11ns_32_36_seq_1_U1_n_0;
  wire urem_32ns_11ns_32_36_seq_1_U1_n_4;
  wire urem_32ns_11ns_32_36_seq_1_U1_n_5;
  wire [63:1]weight_mem;
  wire [63:1]weight_mem_read_reg_392;
  wire [31:0]xor_ln45_fu_372_p2;
  wire [31:0]xor_ln45_reg_442;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm[2]_i_4_n_0 ),
        .I3(\ap_CS_fsm[2]_i_5_n_0 ),
        .I4(\ap_CS_fsm[2]_i_6_n_0 ),
        .I5(\ap_CS_fsm[2]_i_7_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[54] ),
        .I1(\ap_CS_fsm_reg_n_0_[55] ),
        .I2(\ap_CS_fsm_reg_n_0_[52] ),
        .I3(\ap_CS_fsm_reg_n_0_[53] ),
        .I4(\ap_CS_fsm_reg_n_0_[57] ),
        .I5(\ap_CS_fsm_reg_n_0_[56] ),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[48] ),
        .I1(\ap_CS_fsm_reg_n_0_[49] ),
        .I2(\ap_CS_fsm_reg_n_0_[46] ),
        .I3(\ap_CS_fsm_reg_n_0_[47] ),
        .I4(\ap_CS_fsm_reg_n_0_[51] ),
        .I5(\ap_CS_fsm_reg_n_0_[50] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[24] ),
        .I1(\ap_CS_fsm_reg_n_0_[25] ),
        .I2(\ap_CS_fsm_reg_n_0_[22] ),
        .I3(\ap_CS_fsm_reg_n_0_[23] ),
        .I4(\ap_CS_fsm_reg_n_0_[27] ),
        .I5(\ap_CS_fsm_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[30] ),
        .I1(\ap_CS_fsm_reg_n_0_[31] ),
        .I2(\ap_CS_fsm_reg_n_0_[28] ),
        .I3(\ap_CS_fsm_reg_n_0_[29] ),
        .I4(\ap_CS_fsm_reg_n_0_[33] ),
        .I5(\ap_CS_fsm_reg_n_0_[32] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[68] ),
        .I1(\ap_CS_fsm_reg_n_0_[69] ),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[60] ),
        .I1(\ap_CS_fsm_reg_n_0_[61] ),
        .I2(\ap_CS_fsm_reg_n_0_[58] ),
        .I3(\ap_CS_fsm_reg_n_0_[59] ),
        .I4(\ap_CS_fsm_reg_n_0_[63] ),
        .I5(\ap_CS_fsm_reg_n_0_[62] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(\ap_CS_fsm_reg_n_0_[11] ),
        .I4(\ap_CS_fsm_reg_n_0_[15] ),
        .I5(\ap_CS_fsm_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[18] ),
        .I1(\ap_CS_fsm_reg_n_0_[19] ),
        .I2(\ap_CS_fsm_reg_n_0_[16] ),
        .I3(\ap_CS_fsm_reg_n_0_[17] ),
        .I4(\ap_CS_fsm_reg_n_0_[21] ),
        .I5(\ap_CS_fsm_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[9] ),
        .I5(\ap_CS_fsm_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_8_n_0 ),
        .I1(\ap_CS_fsm[2]_i_9_n_0 ),
        .I2(\ap_CS_fsm[2]_i_10_n_0 ),
        .I3(\ap_CS_fsm[2]_i_11_n_0 ),
        .I4(\ap_CS_fsm[2]_i_12_n_0 ),
        .I5(\ap_CS_fsm[2]_i_13_n_0 ),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[84] ),
        .I1(\ap_CS_fsm_reg_n_0_[85] ),
        .I2(ap_CS_fsm_state83),
        .I3(\ap_CS_fsm_reg_n_0_[83] ),
        .I4(ap_CS_fsm_state88),
        .I5(\ap_CS_fsm_reg_n_0_[86] ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[78] ),
        .I1(\ap_CS_fsm_reg_n_0_[79] ),
        .I2(\ap_CS_fsm_reg_n_0_[76] ),
        .I3(\ap_CS_fsm_reg_n_0_[77] ),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(ap_CS_fsm_state73),
        .I1(\ap_CS_fsm_reg_n_0_[73] ),
        .I2(\ap_CS_fsm_reg_n_0_[70] ),
        .I3(ap_CS_fsm_state72),
        .I4(\ap_CS_fsm_reg_n_0_[75] ),
        .I5(\ap_CS_fsm_reg_n_0_[74] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\ap_CS_fsm[2]_i_14_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[65] ),
        .I2(\ap_CS_fsm_reg_n_0_[64] ),
        .I3(\ap_CS_fsm_reg_n_0_[67] ),
        .I4(\ap_CS_fsm_reg_n_0_[66] ),
        .I5(\ap_CS_fsm[2]_i_15_n_0 ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm[2]_i_16_n_0 ),
        .I1(\ap_CS_fsm[2]_i_17_n_0 ),
        .I2(\ap_CS_fsm[2]_i_18_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .I4(\ap_CS_fsm_reg_n_0_[2] ),
        .I5(ap_CS_fsm_state1),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[42] ),
        .I1(\ap_CS_fsm_reg_n_0_[43] ),
        .I2(\ap_CS_fsm_reg_n_0_[40] ),
        .I3(\ap_CS_fsm_reg_n_0_[41] ),
        .I4(\ap_CS_fsm_reg_n_0_[45] ),
        .I5(\ap_CS_fsm_reg_n_0_[44] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(ap_CS_fsm_state37),
        .I1(\ap_CS_fsm_reg_n_0_[37] ),
        .I2(\ap_CS_fsm_reg_n_0_[34] ),
        .I3(\ap_CS_fsm_reg_n_0_[35] ),
        .I4(\ap_CS_fsm_reg_n_0_[39] ),
        .I5(\ap_CS_fsm_reg_n_0_[38] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_fu_290_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(urem_32ns_11ns_32_36_seq_1_U1_n_5),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(\ap_CS_fsm_reg_n_0_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[73] ),
        .Q(\ap_CS_fsm_reg_n_0_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[74] ),
        .Q(\ap_CS_fsm_reg_n_0_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[75] ),
        .Q(\ap_CS_fsm_reg_n_0_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[76] ),
        .Q(\ap_CS_fsm_reg_n_0_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[77] ),
        .Q(\ap_CS_fsm_reg_n_0_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[78] ),
        .Q(\ap_CS_fsm_reg_n_0_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(\ap_CS_fsm_reg_n_0_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[83] ),
        .Q(\ap_CS_fsm_reg_n_0_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[84] ),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(\ap_CS_fsm_reg_n_0_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \bit_pos_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(grp_fu_290_p0[16]),
        .Q(bit_pos_reg_423[0]),
        .R(1'b0));
  FDRE \bit_pos_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(grp_fu_290_p0[17]),
        .Q(bit_pos_reg_423[1]),
        .R(1'b0));
  FDRE \bit_pos_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(grp_fu_290_p0[18]),
        .Q(bit_pos_reg_423[2]),
        .R(1'b0));
  FDRE \bit_pos_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(grp_fu_290_p0[19]),
        .Q(bit_pos_reg_423[3]),
        .R(1'b0));
  FDRE \bit_pos_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(lshr_ln_fu_202_p4[20]),
        .Q(bit_pos_reg_423[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi control_r_s_axi_U
       (.D(weight_mem),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR[4:2]),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi control_s_axi_U
       (.D({control_s_axi_U_n_105,control_s_axi_U_n_106,control_s_axi_U_n_107,control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110,control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114,control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118,control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122,control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130,control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133,control_s_axi_U_n_134,control_s_axi_U_n_135,control_s_axi_U_n_136}),
        .E(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state1}),
        .SR(lfsr_loc_0_reg_164),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .gmem_0_BVALID(gmem_0_BVALID),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .initialized(initialized),
        .int_ap_start_reg_0(control_s_axi_U_n_137),
        .\int_intensity_reg[31]_0 (intensity),
        .\int_range_size_reg[31]_0 (range_size),
        .\int_seed_reg[31]_0 (seed),
        .interrupt(interrupt),
        .\lfsr_loc_0_reg_164_reg[31] (or_ln_reg_408),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \current_val_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[0]),
        .Q(current_val_reg_437[0]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[10]),
        .Q(current_val_reg_437[10]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[11]),
        .Q(current_val_reg_437[11]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[12]),
        .Q(current_val_reg_437[12]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[13]),
        .Q(current_val_reg_437[13]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[14]),
        .Q(current_val_reg_437[14]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[15]),
        .Q(current_val_reg_437[15]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[16]),
        .Q(current_val_reg_437[16]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[17]),
        .Q(current_val_reg_437[17]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[18]),
        .Q(current_val_reg_437[18]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[19]),
        .Q(current_val_reg_437[19]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[1]),
        .Q(current_val_reg_437[1]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[20]),
        .Q(current_val_reg_437[20]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[21]),
        .Q(current_val_reg_437[21]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[22]),
        .Q(current_val_reg_437[22]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[23]),
        .Q(current_val_reg_437[23]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[24]),
        .Q(current_val_reg_437[24]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[25]),
        .Q(current_val_reg_437[25]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[26]),
        .Q(current_val_reg_437[26]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[27]),
        .Q(current_val_reg_437[27]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[28]),
        .Q(current_val_reg_437[28]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[29]),
        .Q(current_val_reg_437[29]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[2]),
        .Q(current_val_reg_437[2]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[30]),
        .Q(current_val_reg_437[30]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[31]),
        .Q(current_val_reg_437[31]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[3]),
        .Q(current_val_reg_437[3]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[4]),
        .Q(current_val_reg_437[4]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[5]),
        .Q(current_val_reg_437[5]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[6]),
        .Q(current_val_reg_437[6]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[7]),
        .Q(current_val_reg_437[7]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[8]),
        .Q(current_val_reg_437[8]),
        .R(1'b0));
  FDRE \current_val_reg_437_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(gmem_0_RDATA[9]),
        .Q(current_val_reg_437[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[0]),
        .Q(gmem_addr_reg_428[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[10]),
        .Q(gmem_addr_reg_428[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[11]),
        .Q(gmem_addr_reg_428[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[12]),
        .Q(gmem_addr_reg_428[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[13]),
        .Q(gmem_addr_reg_428[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[14]),
        .Q(gmem_addr_reg_428[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[15]),
        .Q(gmem_addr_reg_428[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[16]),
        .Q(gmem_addr_reg_428[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[17]),
        .Q(gmem_addr_reg_428[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[18]),
        .Q(gmem_addr_reg_428[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[19]),
        .Q(gmem_addr_reg_428[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[1]),
        .Q(gmem_addr_reg_428[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[20]),
        .Q(gmem_addr_reg_428[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[21]),
        .Q(gmem_addr_reg_428[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[22]),
        .Q(gmem_addr_reg_428[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[23]),
        .Q(gmem_addr_reg_428[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[24]),
        .Q(gmem_addr_reg_428[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[25]),
        .Q(gmem_addr_reg_428[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[26]),
        .Q(gmem_addr_reg_428[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[27]),
        .Q(gmem_addr_reg_428[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[28]),
        .Q(gmem_addr_reg_428[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[29]),
        .Q(gmem_addr_reg_428[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[2]),
        .Q(gmem_addr_reg_428[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[30]),
        .Q(gmem_addr_reg_428[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[31]),
        .Q(gmem_addr_reg_428[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[32]),
        .Q(gmem_addr_reg_428[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[33]),
        .Q(gmem_addr_reg_428[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[34]),
        .Q(gmem_addr_reg_428[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[35]),
        .Q(gmem_addr_reg_428[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[36]),
        .Q(gmem_addr_reg_428[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[37]),
        .Q(gmem_addr_reg_428[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[38]),
        .Q(gmem_addr_reg_428[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[39]),
        .Q(gmem_addr_reg_428[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[3]),
        .Q(gmem_addr_reg_428[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[40]),
        .Q(gmem_addr_reg_428[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[41]),
        .Q(gmem_addr_reg_428[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[42]),
        .Q(gmem_addr_reg_428[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[43]),
        .Q(gmem_addr_reg_428[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[44]),
        .Q(gmem_addr_reg_428[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[45]),
        .Q(gmem_addr_reg_428[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[46]),
        .Q(gmem_addr_reg_428[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[47]),
        .Q(gmem_addr_reg_428[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[48]),
        .Q(gmem_addr_reg_428[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[49]),
        .Q(gmem_addr_reg_428[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[4]),
        .Q(gmem_addr_reg_428[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[50]),
        .Q(gmem_addr_reg_428[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[51]),
        .Q(gmem_addr_reg_428[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[52]),
        .Q(gmem_addr_reg_428[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[53]),
        .Q(gmem_addr_reg_428[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[54]),
        .Q(gmem_addr_reg_428[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[55]),
        .Q(gmem_addr_reg_428[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[56]),
        .Q(gmem_addr_reg_428[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[57]),
        .Q(gmem_addr_reg_428[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[58]),
        .Q(gmem_addr_reg_428[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[59]),
        .Q(gmem_addr_reg_428[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[5]),
        .Q(gmem_addr_reg_428[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[60]),
        .Q(gmem_addr_reg_428[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[61]),
        .Q(gmem_addr_reg_428[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[6]),
        .Q(gmem_addr_reg_428[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[7]),
        .Q(gmem_addr_reg_428[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[8]),
        .Q(gmem_addr_reg_428[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(sext_ln44_fu_353_p1[9]),
        .Q(gmem_addr_reg_428[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi gmem_m_axi_U
       (.D({ap_NS_fsm[87],ap_NS_fsm[83:80],ap_NS_fsm[73:72],ap_NS_fsm[0]}),
        .I_CH0_RDATA(gmem_0_RDATA),
        .Q({ap_CS_fsm_state88,\ap_CS_fsm_reg_n_0_[85] ,\ap_CS_fsm_reg_n_0_[84] ,\ap_CS_fsm_reg_n_0_[83] ,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,\ap_CS_fsm_reg_n_0_[79] ,\ap_CS_fsm_reg_n_0_[78] ,\ap_CS_fsm_reg_n_0_[77] ,\ap_CS_fsm_reg_n_0_[76] ,\ap_CS_fsm_reg_n_0_[75] ,\ap_CS_fsm_reg_n_0_[74] ,\ap_CS_fsm_reg_n_0_[73] ,ap_CS_fsm_state73,ap_CS_fsm_state72,\ap_CS_fsm_reg_n_0_[70] ,\ap_CS_fsm_reg_n_0_[69] ,\ap_CS_fsm_reg_n_0_[68] ,\ap_CS_fsm_reg_n_0_[67] ,\ap_CS_fsm_reg_n_0_[66] ,\ap_CS_fsm_reg_n_0_[65] ,\ap_CS_fsm_reg_n_0_[64] ,\ap_CS_fsm_reg_n_0_[63] ,\ap_CS_fsm_reg_n_0_[62] ,\ap_CS_fsm_reg_n_0_[61] ,\ap_CS_fsm_reg_n_0_[60] ,\ap_CS_fsm_reg_n_0_[59] ,\ap_CS_fsm_reg_n_0_[58] ,\ap_CS_fsm_reg_n_0_[57] ,\ap_CS_fsm_reg_n_0_[56] ,\ap_CS_fsm_reg_n_0_[55] ,\ap_CS_fsm_reg_n_0_[54] ,\ap_CS_fsm_reg_n_0_[53] ,\ap_CS_fsm_reg_n_0_[52] ,\ap_CS_fsm_reg_n_0_[51] ,\ap_CS_fsm_reg_n_0_[50] ,\ap_CS_fsm_reg_n_0_[49] ,\ap_CS_fsm_reg_n_0_[48] ,\ap_CS_fsm_reg_n_0_[47] ,\ap_CS_fsm_reg_n_0_[46] ,\ap_CS_fsm_reg_n_0_[45] ,\ap_CS_fsm_reg_n_0_[44] ,\ap_CS_fsm_reg_n_0_[43] ,\ap_CS_fsm_reg_n_0_[42] ,\ap_CS_fsm_reg_n_0_[41] ,\ap_CS_fsm_reg_n_0_[40] ,\ap_CS_fsm_reg_n_0_[39] ,\ap_CS_fsm_reg_n_0_[38] ,\ap_CS_fsm_reg_n_0_[37] ,ap_CS_fsm_state37,\ap_CS_fsm_reg_n_0_[35] ,\ap_CS_fsm_reg_n_0_[34] ,\ap_CS_fsm_reg_n_0_[33] ,\ap_CS_fsm_reg_n_0_[32] ,\ap_CS_fsm_reg_n_0_[31] ,\ap_CS_fsm_reg_n_0_[30] ,\ap_CS_fsm_reg_n_0_[29] ,\ap_CS_fsm_reg_n_0_[28] ,\ap_CS_fsm_reg_n_0_[27] ,\ap_CS_fsm_reg_n_0_[26] ,\ap_CS_fsm_reg_n_0_[25] ,\ap_CS_fsm_reg_n_0_[24] ,\ap_CS_fsm_reg_n_0_[23] ,\ap_CS_fsm_reg_n_0_[22] ,\ap_CS_fsm_reg_n_0_[21] ,\ap_CS_fsm_reg_n_0_[20] ,\ap_CS_fsm_reg_n_0_[19] ,\ap_CS_fsm_reg_n_0_[18] ,\ap_CS_fsm_reg_n_0_[17] ,\ap_CS_fsm_reg_n_0_[16] ,\ap_CS_fsm_reg_n_0_[15] ,\ap_CS_fsm_reg_n_0_[14] ,\ap_CS_fsm_reg_n_0_[13] ,\ap_CS_fsm_reg_n_0_[12] ,\ap_CS_fsm_reg_n_0_[11] ,\ap_CS_fsm_reg_n_0_[10] ,\ap_CS_fsm_reg_n_0_[9] ,\ap_CS_fsm_reg_n_0_[8] ,\ap_CS_fsm_reg_n_0_[7] ,\ap_CS_fsm_reg_n_0_[6] ,\ap_CS_fsm_reg_n_0_[5] ,\ap_CS_fsm_reg_n_0_[4] ,\ap_CS_fsm_reg_n_0_[3] ,\ap_CS_fsm_reg_n_0_[2] ,grp_fu_290_ap_start,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[87] (urem_32ns_11ns_32_36_seq_1_U1_n_4),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .\dout_reg[31] (xor_ln45_reg_442),
        .\dout_reg[61] (gmem_addr_reg_428),
        .gmem_0_BVALID(gmem_0_BVALID),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .local_BUS_WVALID_reg(m_axi_gmem_WVALID),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARLEN(\^m_axi_gmem_ARLEN ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  FDRE \icmp_ln38_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(icmp_ln38_fu_302_p2),
        .Q(icmp_ln38_reg_414),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \initialized_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_137),
        .Q(initialized),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[0]),
        .Q(intensity_read_reg_382[0]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[10]),
        .Q(intensity_read_reg_382[10]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[11]),
        .Q(intensity_read_reg_382[11]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[12]),
        .Q(intensity_read_reg_382[12]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[13]),
        .Q(intensity_read_reg_382[13]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[14]),
        .Q(intensity_read_reg_382[14]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[15]),
        .Q(intensity_read_reg_382[15]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[16]),
        .Q(intensity_read_reg_382[16]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[17]),
        .Q(intensity_read_reg_382[17]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[18]),
        .Q(intensity_read_reg_382[18]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[19]),
        .Q(intensity_read_reg_382[19]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[1]),
        .Q(intensity_read_reg_382[1]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[20]),
        .Q(intensity_read_reg_382[20]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[21]),
        .Q(intensity_read_reg_382[21]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[22]),
        .Q(intensity_read_reg_382[22]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[23]),
        .Q(intensity_read_reg_382[23]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[24]),
        .Q(intensity_read_reg_382[24]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[25]),
        .Q(intensity_read_reg_382[25]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[26]),
        .Q(intensity_read_reg_382[26]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[27]),
        .Q(intensity_read_reg_382[27]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[28]),
        .Q(intensity_read_reg_382[28]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[29]),
        .Q(intensity_read_reg_382[29]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[2]),
        .Q(intensity_read_reg_382[2]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[30]),
        .Q(intensity_read_reg_382[30]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[31]),
        .Q(intensity_read_reg_382[31]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[3]),
        .Q(intensity_read_reg_382[3]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[4]),
        .Q(intensity_read_reg_382[4]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[5]),
        .Q(intensity_read_reg_382[5]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[6]),
        .Q(intensity_read_reg_382[6]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[7]),
        .Q(intensity_read_reg_382[7]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[8]),
        .Q(intensity_read_reg_382[8]),
        .R(1'b0));
  FDRE \intensity_read_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(intensity[9]),
        .Q(intensity_read_reg_382[9]),
        .R(1'b0));
  FDSE \lfsr_loc_0_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_136),
        .Q(\lfsr_loc_0_reg_164_reg_n_0_[0] ),
        .S(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_126),
        .Q(grp_fu_290_p0[9]),
        .S(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_125),
        .Q(grp_fu_290_p0[10]),
        .S(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_124),
        .Q(grp_fu_290_p0[11]),
        .R(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_123),
        .Q(grp_fu_290_p0[12]),
        .S(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_122),
        .Q(grp_fu_290_p0[13]),
        .R(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_121),
        .Q(grp_fu_290_p0[14]),
        .S(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_120),
        .Q(grp_fu_290_p0[15]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_119),
        .Q(grp_fu_290_p0[16]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_118),
        .Q(grp_fu_290_p0[17]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_117),
        .Q(grp_fu_290_p0[18]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_135),
        .Q(lshr_ln_fu_202_p4[0]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_116),
        .Q(grp_fu_290_p0[19]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_115),
        .Q(lshr_ln_fu_202_p4[20]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_114),
        .Q(grp_fu_290_p0[21]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_113),
        .Q(grp_fu_290_p0[22]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_112),
        .Q(grp_fu_290_p0[23]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_111),
        .Q(grp_fu_290_p0[24]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_110),
        .Q(grp_fu_290_p0[25]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_109),
        .Q(grp_fu_290_p0[26]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_108),
        .Q(grp_fu_290_p0[27]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_107),
        .Q(grp_fu_290_p0[28]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_134),
        .Q(grp_fu_290_p0[1]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_106),
        .Q(grp_fu_290_p0[29]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_105),
        .Q(lshr_ln_fu_202_p4[30]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_133),
        .Q(grp_fu_290_p0[2]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_132),
        .Q(grp_fu_290_p0[3]),
        .R(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_131),
        .Q(grp_fu_290_p0[4]),
        .S(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_130),
        .Q(grp_fu_290_p0[5]),
        .S(lfsr_loc_0_reg_164));
  FDSE \lfsr_loc_0_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_129),
        .Q(grp_fu_290_p0[6]),
        .S(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_128),
        .Q(grp_fu_290_p0[7]),
        .R(lfsr_loc_0_reg_164));
  FDRE \lfsr_loc_0_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(control_s_axi_U_n_127),
        .Q(grp_fu_290_p0[8]),
        .R(lfsr_loc_0_reg_164));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(lshr_ln_fu_202_p4[0]),
        .Q(or_ln_reg_408[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[10]),
        .Q(or_ln_reg_408[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[11]),
        .Q(or_ln_reg_408[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[12]),
        .Q(or_ln_reg_408[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[13]),
        .Q(or_ln_reg_408[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[14]),
        .Q(or_ln_reg_408[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[15]),
        .Q(or_ln_reg_408[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[16]),
        .Q(or_ln_reg_408[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[17]),
        .Q(or_ln_reg_408[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[18]),
        .Q(or_ln_reg_408[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[19]),
        .Q(or_ln_reg_408[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[1]),
        .Q(or_ln_reg_408[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(lshr_ln_fu_202_p4[20]),
        .Q(or_ln_reg_408[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[21]),
        .Q(or_ln_reg_408[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[22]),
        .Q(or_ln_reg_408[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[23]),
        .Q(or_ln_reg_408[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[24]),
        .Q(or_ln_reg_408[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[25]),
        .Q(or_ln_reg_408[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[26]),
        .Q(or_ln_reg_408[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[27]),
        .Q(or_ln_reg_408[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[28]),
        .Q(or_ln_reg_408[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[29]),
        .Q(or_ln_reg_408[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[2]),
        .Q(or_ln_reg_408[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(lshr_ln_fu_202_p4[30]),
        .Q(or_ln_reg_408[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(tmp_3_fu_274_p3),
        .Q(or_ln_reg_408[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[3]),
        .Q(or_ln_reg_408[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[4]),
        .Q(or_ln_reg_408[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[5]),
        .Q(or_ln_reg_408[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[6]),
        .Q(or_ln_reg_408[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[7]),
        .Q(or_ln_reg_408[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[8]),
        .Q(or_ln_reg_408[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lfsr_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_290_ap_start),
        .D(grp_fu_290_p0[9]),
        .Q(or_ln_reg_408[9]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[0]),
        .Q(range_size_read_reg_387[0]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[10]),
        .Q(range_size_read_reg_387[10]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[11]),
        .Q(range_size_read_reg_387[11]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[12]),
        .Q(range_size_read_reg_387[12]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[13]),
        .Q(range_size_read_reg_387[13]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[14]),
        .Q(range_size_read_reg_387[14]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[15]),
        .Q(range_size_read_reg_387[15]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[16]),
        .Q(range_size_read_reg_387[16]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[17]),
        .Q(range_size_read_reg_387[17]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[18]),
        .Q(range_size_read_reg_387[18]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[19]),
        .Q(range_size_read_reg_387[19]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[1]),
        .Q(range_size_read_reg_387[1]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[20]),
        .Q(range_size_read_reg_387[20]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[21]),
        .Q(range_size_read_reg_387[21]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[22]),
        .Q(range_size_read_reg_387[22]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[23]),
        .Q(range_size_read_reg_387[23]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[24]),
        .Q(range_size_read_reg_387[24]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[25]),
        .Q(range_size_read_reg_387[25]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[26]),
        .Q(range_size_read_reg_387[26]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[27]),
        .Q(range_size_read_reg_387[27]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[28]),
        .Q(range_size_read_reg_387[28]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[29]),
        .Q(range_size_read_reg_387[29]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[2]),
        .Q(range_size_read_reg_387[2]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[30]),
        .Q(range_size_read_reg_387[30]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[31]),
        .Q(range_size_read_reg_387[31]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[3]),
        .Q(range_size_read_reg_387[3]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[4]),
        .Q(range_size_read_reg_387[4]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[5]),
        .Q(range_size_read_reg_387[5]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[6]),
        .Q(range_size_read_reg_387[6]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[7]),
        .Q(range_size_read_reg_387[7]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[8]),
        .Q(range_size_read_reg_387[8]),
        .R(1'b0));
  FDRE \range_size_read_reg_387_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(range_size[9]),
        .Q(range_size_read_reg_387[9]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[0]),
        .Q(seed_read_reg_377[0]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[10]),
        .Q(seed_read_reg_377[10]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[11]),
        .Q(seed_read_reg_377[11]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[12]),
        .Q(seed_read_reg_377[12]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[13]),
        .Q(seed_read_reg_377[13]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[14]),
        .Q(seed_read_reg_377[14]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[15]),
        .Q(seed_read_reg_377[15]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[16]),
        .Q(seed_read_reg_377[16]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[17]),
        .Q(seed_read_reg_377[17]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[18]),
        .Q(seed_read_reg_377[18]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[19]),
        .Q(seed_read_reg_377[19]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[1]),
        .Q(seed_read_reg_377[1]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[20]),
        .Q(seed_read_reg_377[20]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[21]),
        .Q(seed_read_reg_377[21]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[22]),
        .Q(seed_read_reg_377[22]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[23]),
        .Q(seed_read_reg_377[23]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[24]),
        .Q(seed_read_reg_377[24]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[25]),
        .Q(seed_read_reg_377[25]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[26]),
        .Q(seed_read_reg_377[26]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[27]),
        .Q(seed_read_reg_377[27]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[28]),
        .Q(seed_read_reg_377[28]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[29]),
        .Q(seed_read_reg_377[29]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[2]),
        .Q(seed_read_reg_377[2]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[30]),
        .Q(seed_read_reg_377[30]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[31]),
        .Q(seed_read_reg_377[31]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[3]),
        .Q(seed_read_reg_377[3]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[4]),
        .Q(seed_read_reg_377[4]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[5]),
        .Q(seed_read_reg_377[5]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[6]),
        .Q(seed_read_reg_377[6]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[7]),
        .Q(seed_read_reg_377[7]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[8]),
        .Q(seed_read_reg_377[8]),
        .R(1'b0));
  FDRE \seed_read_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(seed[9]),
        .Q(seed_read_reg_377[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1 urem_32ns_11ns_32_36_seq_1_U1
       (.CO(icmp_ln38_fu_302_p2),
        .D(tmp_3_fu_274_p3),
        .Q({ap_CS_fsm_state37,\ap_CS_fsm_reg_n_0_[35] ,\ap_CS_fsm_reg_n_0_[34] ,\ap_CS_fsm_reg_n_0_[33] ,\ap_CS_fsm_reg_n_0_[32] ,grp_fu_290_ap_start}),
        .\ap_CS_fsm_reg[33] (urem_32ns_11ns_32_36_seq_1_U1_n_4),
        .\ap_CS_fsm_reg[36] (urem_32ns_11ns_32_36_seq_1_U1_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[30]_0 ({lshr_ln_fu_202_p4[30],grp_fu_290_p0[29:21],lshr_ln_fu_202_p4[20],grp_fu_290_p0[19:1],lshr_ln_fu_202_p4[0],\lfsr_loc_0_reg_164_reg_n_0_[0] }),
        .grp_fu_311_ap_start(grp_fu_311_ap_start),
        .\icmp_ln38_reg_414_reg[0] (intensity_read_reg_382),
        .r_stage_reg_r_29(urem_32ns_11ns_32_36_seq_1_U1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1 urem_32ns_32ns_32_36_seq_1_U2
       (.Q(or_ln_reg_408),
        .add_ln44_fu_338_p2(sext_ln44_fu_353_p1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[31]_0 (seed_read_reg_377),
        .\divisor0_reg[31]_0 (range_size_read_reg_387),
        .\gmem_addr_reg_428_reg[61] (weight_mem_read_reg_392),
        .grp_fu_311_ap_start(grp_fu_311_ap_start),
        .\r_stage_reg[32] (urem_32ns_11ns_32_36_seq_1_U1_n_0));
  FDRE \weight_mem_read_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[10]),
        .Q(weight_mem_read_reg_392[10]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[11]),
        .Q(weight_mem_read_reg_392[11]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[12]),
        .Q(weight_mem_read_reg_392[12]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[13]),
        .Q(weight_mem_read_reg_392[13]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[14]),
        .Q(weight_mem_read_reg_392[14]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[15]),
        .Q(weight_mem_read_reg_392[15]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[16]),
        .Q(weight_mem_read_reg_392[16]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[17]),
        .Q(weight_mem_read_reg_392[17]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[18]),
        .Q(weight_mem_read_reg_392[18]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[19]),
        .Q(weight_mem_read_reg_392[19]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[1]),
        .Q(weight_mem_read_reg_392[1]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[20]),
        .Q(weight_mem_read_reg_392[20]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[21]),
        .Q(weight_mem_read_reg_392[21]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[22]),
        .Q(weight_mem_read_reg_392[22]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[23]),
        .Q(weight_mem_read_reg_392[23]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[24]),
        .Q(weight_mem_read_reg_392[24]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[25]),
        .Q(weight_mem_read_reg_392[25]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[26]),
        .Q(weight_mem_read_reg_392[26]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[27]),
        .Q(weight_mem_read_reg_392[27]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[28]),
        .Q(weight_mem_read_reg_392[28]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[29]),
        .Q(weight_mem_read_reg_392[29]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[2]),
        .Q(weight_mem_read_reg_392[2]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[30]),
        .Q(weight_mem_read_reg_392[30]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[31]),
        .Q(weight_mem_read_reg_392[31]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[32]),
        .Q(weight_mem_read_reg_392[32]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[33]),
        .Q(weight_mem_read_reg_392[33]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[34]),
        .Q(weight_mem_read_reg_392[34]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[35]),
        .Q(weight_mem_read_reg_392[35]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[36]),
        .Q(weight_mem_read_reg_392[36]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[37]),
        .Q(weight_mem_read_reg_392[37]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[38]),
        .Q(weight_mem_read_reg_392[38]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[39]),
        .Q(weight_mem_read_reg_392[39]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[3]),
        .Q(weight_mem_read_reg_392[3]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[40]),
        .Q(weight_mem_read_reg_392[40]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[41]),
        .Q(weight_mem_read_reg_392[41]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[42]),
        .Q(weight_mem_read_reg_392[42]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[43]),
        .Q(weight_mem_read_reg_392[43]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[44]),
        .Q(weight_mem_read_reg_392[44]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[45]),
        .Q(weight_mem_read_reg_392[45]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[46]),
        .Q(weight_mem_read_reg_392[46]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[47]),
        .Q(weight_mem_read_reg_392[47]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[48]),
        .Q(weight_mem_read_reg_392[48]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[49]),
        .Q(weight_mem_read_reg_392[49]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[4]),
        .Q(weight_mem_read_reg_392[4]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[50]),
        .Q(weight_mem_read_reg_392[50]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[51]),
        .Q(weight_mem_read_reg_392[51]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[52]),
        .Q(weight_mem_read_reg_392[52]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[53]),
        .Q(weight_mem_read_reg_392[53]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[54]),
        .Q(weight_mem_read_reg_392[54]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[55]),
        .Q(weight_mem_read_reg_392[55]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[56]),
        .Q(weight_mem_read_reg_392[56]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[57]),
        .Q(weight_mem_read_reg_392[57]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[58]),
        .Q(weight_mem_read_reg_392[58]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[59]),
        .Q(weight_mem_read_reg_392[59]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[5]),
        .Q(weight_mem_read_reg_392[5]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[60]),
        .Q(weight_mem_read_reg_392[60]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[61]),
        .Q(weight_mem_read_reg_392[61]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[62]),
        .Q(weight_mem_read_reg_392[62]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[63]),
        .Q(weight_mem_read_reg_392[63]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[6]),
        .Q(weight_mem_read_reg_392[6]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[7]),
        .Q(weight_mem_read_reg_392[7]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[8]),
        .Q(weight_mem_read_reg_392[8]),
        .R(1'b0));
  FDRE \weight_mem_read_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weight_mem[9]),
        .Q(weight_mem_read_reg_392[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \xor_ln45_reg_442[0]_i_1 
       (.I0(current_val_reg_437[0]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[0]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAAAAAAAA)) 
    \xor_ln45_reg_442[10]_i_1 
       (.I0(current_val_reg_437[10]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[10]));
  LUT6 #(
    .INIT(64'hAAAA9AAAAAAAAAAA)) 
    \xor_ln45_reg_442[11]_i_1 
       (.I0(current_val_reg_437[11]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[11]));
  LUT6 #(
    .INIT(64'hAAAAAAA6AAAAAAAA)) 
    \xor_ln45_reg_442[12]_i_1 
       (.I0(current_val_reg_437[12]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[12]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \xor_ln45_reg_442[13]_i_1 
       (.I0(current_val_reg_437[13]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[13]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \xor_ln45_reg_442[14]_i_1 
       (.I0(current_val_reg_437[14]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[14]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \xor_ln45_reg_442[15]_i_1 
       (.I0(current_val_reg_437[15]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[15]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \xor_ln45_reg_442[16]_i_1 
       (.I0(current_val_reg_437[16]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[16]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAAAAAAAA)) 
    \xor_ln45_reg_442[17]_i_1 
       (.I0(current_val_reg_437[17]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[17]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAAAAAAAA)) 
    \xor_ln45_reg_442[18]_i_1 
       (.I0(current_val_reg_437[18]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[18]));
  LUT6 #(
    .INIT(64'hAAAA9AAAAAAAAAAA)) 
    \xor_ln45_reg_442[19]_i_1 
       (.I0(current_val_reg_437[19]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \xor_ln45_reg_442[1]_i_1 
       (.I0(current_val_reg_437[1]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA6AAAAAAAA)) 
    \xor_ln45_reg_442[20]_i_1 
       (.I0(current_val_reg_437[20]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[20]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \xor_ln45_reg_442[21]_i_1 
       (.I0(current_val_reg_437[21]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[21]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \xor_ln45_reg_442[22]_i_1 
       (.I0(current_val_reg_437[22]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[22]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \xor_ln45_reg_442[23]_i_1 
       (.I0(current_val_reg_437[23]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[3]),
        .I5(bit_pos_reg_423[4]),
        .O(xor_ln45_fu_372_p2[23]));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \xor_ln45_reg_442[24]_i_1 
       (.I0(current_val_reg_437[24]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[24]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[25]_i_1 
       (.I0(current_val_reg_437[25]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[25]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[26]_i_1 
       (.I0(current_val_reg_437[26]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[26]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[27]_i_1 
       (.I0(current_val_reg_437[27]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[27]));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \xor_ln45_reg_442[28]_i_1 
       (.I0(current_val_reg_437[28]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[28]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[29]_i_1 
       (.I0(current_val_reg_437[29]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \xor_ln45_reg_442[2]_i_1 
       (.I0(current_val_reg_437[2]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[2]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[30]_i_1 
       (.I0(current_val_reg_437[30]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[30]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xor_ln45_reg_442[31]_i_1 
       (.I0(current_val_reg_437[31]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \xor_ln45_reg_442[3]_i_1 
       (.I0(current_val_reg_437[3]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \xor_ln45_reg_442[4]_i_1 
       (.I0(current_val_reg_437[4]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA6AA)) 
    \xor_ln45_reg_442[5]_i_1 
       (.I0(current_val_reg_437[5]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA6AA)) 
    \xor_ln45_reg_442[6]_i_1 
       (.I0(current_val_reg_437[6]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA6AAA)) 
    \xor_ln45_reg_442[7]_i_1 
       (.I0(current_val_reg_437[7]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \xor_ln45_reg_442[8]_i_1 
       (.I0(current_val_reg_437[8]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[0]),
        .I3(bit_pos_reg_423[1]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[8]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAAAAAAAA)) 
    \xor_ln45_reg_442[9]_i_1 
       (.I0(current_val_reg_437[9]),
        .I1(bit_pos_reg_423[2]),
        .I2(bit_pos_reg_423[1]),
        .I3(bit_pos_reg_423[0]),
        .I4(bit_pos_reg_423[4]),
        .I5(bit_pos_reg_423[3]),
        .O(xor_ln45_fu_372_p2[9]));
  FDRE \xor_ln45_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[0]),
        .Q(xor_ln45_reg_442[0]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[10]),
        .Q(xor_ln45_reg_442[10]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[11]),
        .Q(xor_ln45_reg_442[11]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[12]),
        .Q(xor_ln45_reg_442[12]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[13]),
        .Q(xor_ln45_reg_442[13]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[14]),
        .Q(xor_ln45_reg_442[14]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[15]),
        .Q(xor_ln45_reg_442[15]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[16]),
        .Q(xor_ln45_reg_442[16]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[17]),
        .Q(xor_ln45_reg_442[17]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[18]),
        .Q(xor_ln45_reg_442[18]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[19]),
        .Q(xor_ln45_reg_442[19]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[1]),
        .Q(xor_ln45_reg_442[1]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[20]),
        .Q(xor_ln45_reg_442[20]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[21]),
        .Q(xor_ln45_reg_442[21]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[22]),
        .Q(xor_ln45_reg_442[22]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[23]),
        .Q(xor_ln45_reg_442[23]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[24]),
        .Q(xor_ln45_reg_442[24]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[25]),
        .Q(xor_ln45_reg_442[25]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[26]),
        .Q(xor_ln45_reg_442[26]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[27]),
        .Q(xor_ln45_reg_442[27]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[28]),
        .Q(xor_ln45_reg_442[28]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[29]),
        .Q(xor_ln45_reg_442[29]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[2]),
        .Q(xor_ln45_reg_442[2]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[30]),
        .Q(xor_ln45_reg_442[30]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[31]),
        .Q(xor_ln45_reg_442[31]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[3]),
        .Q(xor_ln45_reg_442[3]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[4]),
        .Q(xor_ln45_reg_442[4]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[5]),
        .Q(xor_ln45_reg_442[5]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[6]),
        .Q(xor_ln45_reg_442[6]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[7]),
        .Q(xor_ln45_reg_442[7]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[8]),
        .Q(xor_ln45_reg_442[8]),
        .R(1'b0));
  FDRE \xor_ln45_reg_442_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(xor_ln45_fu_372_p2[9]),
        .Q(xor_ln45_reg_442[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi
   (s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    D,
    s_axi_control_r_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWVALID,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_WVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB);
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]D;
  output [31:0]s_axi_control_r_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_AWVALID;
  input [4:0]s_axi_control_r_ARADDR;
  input s_axi_control_r_ARVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_WVALID;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;

  wire [62:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire int_weight_mem;
  wire int_weight_mem3_out;
  wire [31:0]int_weight_mem_reg0;
  wire [31:0]int_weight_mem_reg02_out;
  wire rdata;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[10]_i_1__0_n_0 ;
  wire \rdata[11]_i_1__0_n_0 ;
  wire \rdata[12]_i_1__0_n_0 ;
  wire \rdata[13]_i_1__0_n_0 ;
  wire \rdata[14]_i_1__0_n_0 ;
  wire \rdata[15]_i_1__0_n_0 ;
  wire \rdata[16]_i_1__0_n_0 ;
  wire \rdata[17]_i_1__0_n_0 ;
  wire \rdata[18]_i_1__0_n_0 ;
  wire \rdata[19]_i_1__0_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[20]_i_1__0_n_0 ;
  wire \rdata[21]_i_1__0_n_0 ;
  wire \rdata[22]_i_1__0_n_0 ;
  wire \rdata[23]_i_1__0_n_0 ;
  wire \rdata[24]_i_1__0_n_0 ;
  wire \rdata[25]_i_1__0_n_0 ;
  wire \rdata[26]_i_1__0_n_0 ;
  wire \rdata[27]_i_1__0_n_0 ;
  wire \rdata[28]_i_1__0_n_0 ;
  wire \rdata[29]_i_1__0_n_0 ;
  wire \rdata[2]_i_1__0_n_0 ;
  wire \rdata[30]_i_1__0_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3__0_n_0 ;
  wire \rdata[3]_i_1__0_n_0 ;
  wire \rdata[4]_i_1__0_n_0 ;
  wire \rdata[5]_i_1__0_n_0 ;
  wire \rdata[6]_i_1__0_n_0 ;
  wire \rdata[7]_i_1__0_n_0 ;
  wire \rdata[8]_i_1__0_n_0 ;
  wire \rdata[9]_i_1__0_n_0 ;
  wire [4:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [2:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [0:0]weight_mem;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RVALID),
        .I3(s_axi_control_r_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RREADY),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_r_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_r_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00080000)) 
    \__4/i_ 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_r_WVALID),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_weight_mem3_out));
  LUT5 #(
    .INIT(32'h00800000)) 
    \__5/i_ 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_r_WVALID),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_weight_mem));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weight_mem),
        .O(int_weight_mem_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[9]),
        .O(int_weight_mem_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[10]),
        .O(int_weight_mem_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[11]),
        .O(int_weight_mem_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[12]),
        .O(int_weight_mem_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[13]),
        .O(int_weight_mem_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[14]),
        .O(int_weight_mem_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[15]),
        .O(int_weight_mem_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[16]),
        .O(int_weight_mem_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[17]),
        .O(int_weight_mem_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[18]),
        .O(int_weight_mem_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[0]),
        .O(int_weight_mem_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[19]),
        .O(int_weight_mem_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[20]),
        .O(int_weight_mem_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[21]),
        .O(int_weight_mem_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[22]),
        .O(int_weight_mem_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[23]),
        .O(int_weight_mem_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[24]),
        .O(int_weight_mem_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[25]),
        .O(int_weight_mem_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[26]),
        .O(int_weight_mem_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[27]),
        .O(int_weight_mem_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[28]),
        .O(int_weight_mem_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[1]),
        .O(int_weight_mem_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[29]),
        .O(int_weight_mem_reg02_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[31]_i_1 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[30]),
        .O(int_weight_mem_reg02_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[31]),
        .O(int_weight_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[32]),
        .O(int_weight_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[33]),
        .O(int_weight_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[34]),
        .O(int_weight_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[35]),
        .O(int_weight_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[36]),
        .O(int_weight_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[37]),
        .O(int_weight_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[38]),
        .O(int_weight_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[2]),
        .O(int_weight_mem_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[39]),
        .O(int_weight_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[40]),
        .O(int_weight_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[41]),
        .O(int_weight_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[42]),
        .O(int_weight_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[43]),
        .O(int_weight_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[44]),
        .O(int_weight_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[45]),
        .O(int_weight_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[46]),
        .O(int_weight_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[47]),
        .O(int_weight_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[48]),
        .O(int_weight_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[3]),
        .O(int_weight_mem_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[49]),
        .O(int_weight_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[50]),
        .O(int_weight_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[51]),
        .O(int_weight_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[52]),
        .O(int_weight_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[53]),
        .O(int_weight_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(D[54]),
        .O(int_weight_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[55]),
        .O(int_weight_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[56]),
        .O(int_weight_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[57]),
        .O(int_weight_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[58]),
        .O(int_weight_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[4]),
        .O(int_weight_mem_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[59]),
        .O(int_weight_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[60]),
        .O(int_weight_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[61]),
        .O(int_weight_mem_reg0[30]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[63]_i_1 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(D[62]),
        .O(int_weight_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[5]),
        .O(int_weight_mem_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(D[6]),
        .O(int_weight_mem_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[7]),
        .O(int_weight_mem_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weight_mem[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(D[8]),
        .O(int_weight_mem_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[0] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[0]),
        .Q(weight_mem),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[10] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[10]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[11] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[11]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[12] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[12]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[13] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[13]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[14] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[14]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[15] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[15]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[16] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[16]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[17] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[17]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[18] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[18]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[19] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[19]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[1] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[1]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[20] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[20]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[21] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[21]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[22] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[22]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[23] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[23]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[24] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[24]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[25] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[25]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[26] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[26]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[27] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[27]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[28] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[28]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[29] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[29]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[2] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[2]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[30] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[30]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[31] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[31]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[32] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[0]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[33] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[1]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[34] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[2]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[35] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[3]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[36] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[4]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[37] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[5]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[38] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[6]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[39] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[7]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[3] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[3]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[40] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[8]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[41] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[9]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[42] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[10]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[43] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[11]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[44] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[12]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[45] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[13]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[46] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[14]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[47] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[15]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[48] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[16]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[49] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[17]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[4] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[4]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[50] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[18]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[51] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[19]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[52] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[20]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[53] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[21]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[54] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[22]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[55] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[23]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[56] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[24]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[57] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[25]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[58] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[26]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[59] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[27]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[5] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[5]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[60] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[28]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[61] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[29]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[62] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[30]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[63] 
       (.C(ap_clk),
        .CE(int_weight_mem),
        .D(int_weight_mem_reg0[31]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[6] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[6]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[7] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[7]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[8] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[8]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_mem_reg[9] 
       (.C(ap_clk),
        .CE(int_weight_mem3_out),
        .D(int_weight_mem_reg02_out[9]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(weight_mem),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[31]),
        .O(\rdata[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[10]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[9]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[41]),
        .O(\rdata[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[11]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[10]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[42]),
        .O(\rdata[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[12]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[11]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[43]),
        .O(\rdata[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[13]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[12]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[44]),
        .O(\rdata[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[14]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[13]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[45]),
        .O(\rdata[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[15]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[14]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[46]),
        .O(\rdata[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[16]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[15]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[47]),
        .O(\rdata[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[17]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[16]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[48]),
        .O(\rdata[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[18]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[17]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[49]),
        .O(\rdata[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[19]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[18]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[50]),
        .O(\rdata[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[0]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[32]),
        .O(\rdata[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[20]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[19]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[51]),
        .O(\rdata[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[21]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[20]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[52]),
        .O(\rdata[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[22]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[21]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[53]),
        .O(\rdata[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[23]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[22]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[54]),
        .O(\rdata[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[24]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[23]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[55]),
        .O(\rdata[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[25]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[24]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[56]),
        .O(\rdata[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[26]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[25]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[57]),
        .O(\rdata[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[27]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[26]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[58]),
        .O(\rdata[27]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[28]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[27]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[59]),
        .O(\rdata[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[29]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[28]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[60]),
        .O(\rdata[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[2]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[1]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[33]),
        .O(\rdata[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[30]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[29]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[61]),
        .O(\rdata[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_r_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rdata));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[31]_i_3__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[30]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[62]),
        .O(\rdata[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[3]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[2]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[34]),
        .O(\rdata[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[4]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[3]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[35]),
        .O(\rdata[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[5]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[4]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[36]),
        .O(\rdata[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[6]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[5]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[37]),
        .O(\rdata[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[7]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[6]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[38]),
        .O(\rdata[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[8]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[7]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[39]),
        .O(\rdata[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[9]_i_1__0 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(D[8]),
        .I3(s_axi_control_r_ARADDR[2]),
        .I4(D[40]),
        .O(\rdata[9]_i_1__0_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3__0_n_0 ),
        .Q(s_axi_control_r_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_control_r_AWADDR[0]),
        .I1(s_axi_control_r_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_r_AWADDR[1]),
        .I1(s_axi_control_r_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_r_AWADDR[2]),
        .I1(s_axi_control_r_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi
   (interrupt,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ap_start,
    \int_range_size_reg[31]_0 ,
    \int_seed_reg[31]_0 ,
    \int_intensity_reg[31]_0 ,
    SR,
    E,
    \FSM_onehot_wstate_reg[1]_0 ,
    D,
    int_ap_start_reg_0,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    Q,
    ap_done,
    s_axi_control_ARADDR,
    s_axi_control_AWVALID,
    initialized,
    \lfsr_loc_0_reg_164_reg[31] ,
    s_axi_control_AWADDR,
    gmem_0_BVALID,
    icmp_ln38_reg_414);
  output interrupt;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ap_start;
  output [31:0]\int_range_size_reg[31]_0 ;
  output [31:0]\int_seed_reg[31]_0 ;
  output [31:0]\int_intensity_reg[31]_0 ;
  output [0:0]SR;
  output [0:0]E;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]D;
  output int_ap_start_reg_0;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input [1:0]Q;
  input ap_done;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_AWVALID;
  input [0:0]initialized;
  input [31:0]\lfsr_loc_0_reg_164_reg[31] ;
  input [3:0]s_axi_control_AWADDR;
  input gmem_0_BVALID;
  input [0:0]icmp_ln38_reg_414;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire gmem_0_BVALID;
  wire [0:0]icmp_ln38_reg_414;
  wire [0:0]initialized;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [31:0]int_intensity0;
  wire \int_intensity[31]_i_1_n_0 ;
  wire [31:0]\int_intensity_reg[31]_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [31:0]int_range_size0;
  wire \int_range_size[31]_i_1_n_0 ;
  wire [31:0]\int_range_size_reg[31]_0 ;
  wire [31:0]int_seed0;
  wire \int_seed[31]_i_1_n_0 ;
  wire [31:0]\int_seed_reg[31]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire \lfsr_loc_0_reg_164[31]_i_3_n_0 ;
  wire \lfsr_loc_0_reg_164[31]_i_4_n_0 ;
  wire \lfsr_loc_0_reg_164[31]_i_5_n_0 ;
  wire \lfsr_loc_0_reg_164[31]_i_6_n_0 ;
  wire \lfsr_loc_0_reg_164[31]_i_7_n_0 ;
  wire \lfsr_loc_0_reg_164[31]_i_8_n_0 ;
  wire [31:0]\lfsr_loc_0_reg_164_reg[31] ;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_3_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \initialized[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(initialized),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFF8088)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(Q[1]),
        .I2(gmem_0_BVALID),
        .I3(icmp_ln38_reg_414),
        .I4(int_ap_start5_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_WDATA[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_gie_i_3
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [0]),
        .O(int_intensity0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [10]),
        .O(int_intensity0[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [11]),
        .O(int_intensity0[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [12]),
        .O(int_intensity0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [13]),
        .O(int_intensity0[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [14]),
        .O(int_intensity0[14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [15]),
        .O(int_intensity0[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [16]),
        .O(int_intensity0[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [17]),
        .O(int_intensity0[17]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [18]),
        .O(int_intensity0[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [19]),
        .O(int_intensity0[19]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [1]),
        .O(int_intensity0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [20]),
        .O(int_intensity0[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [21]),
        .O(int_intensity0[21]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [22]),
        .O(int_intensity0[22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_intensity_reg[31]_0 [23]),
        .O(int_intensity0[23]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [24]),
        .O(int_intensity0[24]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [25]),
        .O(int_intensity0[25]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [26]),
        .O(int_intensity0[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [27]),
        .O(int_intensity0[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [28]),
        .O(int_intensity0[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [29]),
        .O(int_intensity0[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [2]),
        .O(int_intensity0[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [30]),
        .O(int_intensity0[30]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_intensity[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_intensity[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_intensity_reg[31]_0 [31]),
        .O(int_intensity0[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [3]),
        .O(int_intensity0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [4]),
        .O(int_intensity0[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [5]),
        .O(int_intensity0[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [6]),
        .O(int_intensity0[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_intensity_reg[31]_0 [7]),
        .O(int_intensity0[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [8]),
        .O(int_intensity0[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_intensity[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_intensity_reg[31]_0 [9]),
        .O(int_intensity0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[0] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[0]),
        .Q(\int_intensity_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[10] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[10]),
        .Q(\int_intensity_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[11] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[11]),
        .Q(\int_intensity_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[12] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[12]),
        .Q(\int_intensity_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[13] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[13]),
        .Q(\int_intensity_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[14] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[14]),
        .Q(\int_intensity_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[15] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[15]),
        .Q(\int_intensity_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[16] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[16]),
        .Q(\int_intensity_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[17] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[17]),
        .Q(\int_intensity_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[18] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[18]),
        .Q(\int_intensity_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[19] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[19]),
        .Q(\int_intensity_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[1] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[1]),
        .Q(\int_intensity_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[20] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[20]),
        .Q(\int_intensity_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[21] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[21]),
        .Q(\int_intensity_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[22] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[22]),
        .Q(\int_intensity_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[23] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[23]),
        .Q(\int_intensity_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[24] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[24]),
        .Q(\int_intensity_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[25] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[25]),
        .Q(\int_intensity_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[26] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[26]),
        .Q(\int_intensity_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[27] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[27]),
        .Q(\int_intensity_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[28] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[28]),
        .Q(\int_intensity_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[29] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[29]),
        .Q(\int_intensity_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[2] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[2]),
        .Q(\int_intensity_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[30] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[30]),
        .Q(\int_intensity_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[31] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[31]),
        .Q(\int_intensity_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[3] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[3]),
        .Q(\int_intensity_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[4] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[4]),
        .Q(\int_intensity_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[5] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[5]),
        .Q(\int_intensity_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[6] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[6]),
        .Q(\int_intensity_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[7] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[7]),
        .Q(\int_intensity_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[8] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[8]),
        .Q(\int_intensity_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_intensity_reg[9] 
       (.C(ap_clk),
        .CE(\int_intensity[31]_i_1_n_0 ),
        .D(int_intensity0[9]),
        .Q(\int_intensity_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [0]),
        .O(int_range_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [10]),
        .O(int_range_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [11]),
        .O(int_range_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [12]),
        .O(int_range_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [13]),
        .O(int_range_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [14]),
        .O(int_range_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [15]),
        .O(int_range_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [16]),
        .O(int_range_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [17]),
        .O(int_range_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [18]),
        .O(int_range_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [19]),
        .O(int_range_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [1]),
        .O(int_range_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [20]),
        .O(int_range_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [21]),
        .O(int_range_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [22]),
        .O(int_range_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_range_size_reg[31]_0 [23]),
        .O(int_range_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [24]),
        .O(int_range_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [25]),
        .O(int_range_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [26]),
        .O(int_range_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [27]),
        .O(int_range_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [28]),
        .O(int_range_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [29]),
        .O(int_range_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [2]),
        .O(int_range_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [30]),
        .O(int_range_size0[30]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_range_size[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_range_size[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_range_size_reg[31]_0 [31]),
        .O(int_range_size0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [3]),
        .O(int_range_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [4]),
        .O(int_range_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [5]),
        .O(int_range_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [6]),
        .O(int_range_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_range_size_reg[31]_0 [7]),
        .O(int_range_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [8]),
        .O(int_range_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_range_size[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_range_size_reg[31]_0 [9]),
        .O(int_range_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[0]),
        .Q(\int_range_size_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[10]),
        .Q(\int_range_size_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[11]),
        .Q(\int_range_size_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[12]),
        .Q(\int_range_size_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[13]),
        .Q(\int_range_size_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[14]),
        .Q(\int_range_size_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[15]),
        .Q(\int_range_size_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[16]),
        .Q(\int_range_size_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[17]),
        .Q(\int_range_size_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[18]),
        .Q(\int_range_size_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[19]),
        .Q(\int_range_size_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[1]),
        .Q(\int_range_size_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[20]),
        .Q(\int_range_size_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[21]),
        .Q(\int_range_size_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[22]),
        .Q(\int_range_size_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[23]),
        .Q(\int_range_size_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[24]),
        .Q(\int_range_size_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[25]),
        .Q(\int_range_size_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[26]),
        .Q(\int_range_size_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[27]),
        .Q(\int_range_size_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[28]),
        .Q(\int_range_size_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[29]),
        .Q(\int_range_size_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[2]),
        .Q(\int_range_size_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[30]),
        .Q(\int_range_size_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[31]),
        .Q(\int_range_size_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[3]),
        .Q(\int_range_size_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[4]),
        .Q(\int_range_size_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[5]),
        .Q(\int_range_size_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[6]),
        .Q(\int_range_size_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[7]),
        .Q(\int_range_size_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[8]),
        .Q(\int_range_size_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_range_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_range_size[31]_i_1_n_0 ),
        .D(int_range_size0[9]),
        .Q(\int_range_size_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [0]),
        .O(int_seed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [10]),
        .O(int_seed0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [11]),
        .O(int_seed0[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [12]),
        .O(int_seed0[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [13]),
        .O(int_seed0[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [14]),
        .O(int_seed0[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [15]),
        .O(int_seed0[15]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [16]),
        .O(int_seed0[16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [17]),
        .O(int_seed0[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [18]),
        .O(int_seed0[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [19]),
        .O(int_seed0[19]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [1]),
        .O(int_seed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [20]),
        .O(int_seed0[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [21]),
        .O(int_seed0[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [22]),
        .O(int_seed0[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_seed_reg[31]_0 [23]),
        .O(int_seed0[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [24]),
        .O(int_seed0[24]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [25]),
        .O(int_seed0[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [26]),
        .O(int_seed0[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [27]),
        .O(int_seed0[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [28]),
        .O(int_seed0[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [29]),
        .O(int_seed0[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [2]),
        .O(int_seed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [30]),
        .O(int_seed0[30]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \int_seed[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_seed[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_seed_reg[31]_0 [31]),
        .O(int_seed0[31]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [3]),
        .O(int_seed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [4]),
        .O(int_seed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [5]),
        .O(int_seed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [6]),
        .O(int_seed0[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_seed_reg[31]_0 [7]),
        .O(int_seed0[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [8]),
        .O(int_seed0[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_seed[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_seed_reg[31]_0 [9]),
        .O(int_seed0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[0] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[0]),
        .Q(\int_seed_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[10] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[10]),
        .Q(\int_seed_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[11] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[11]),
        .Q(\int_seed_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[12] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[12]),
        .Q(\int_seed_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[13] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[13]),
        .Q(\int_seed_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[14] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[14]),
        .Q(\int_seed_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[15] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[15]),
        .Q(\int_seed_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[16] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[16]),
        .Q(\int_seed_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[17] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[17]),
        .Q(\int_seed_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[18] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[18]),
        .Q(\int_seed_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[19] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[19]),
        .Q(\int_seed_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[1] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[1]),
        .Q(\int_seed_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[20] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[20]),
        .Q(\int_seed_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[21] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[21]),
        .Q(\int_seed_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[22] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[22]),
        .Q(\int_seed_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[23] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[23]),
        .Q(\int_seed_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[24] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[24]),
        .Q(\int_seed_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[25] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[25]),
        .Q(\int_seed_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[26] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[26]),
        .Q(\int_seed_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[27] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[27]),
        .Q(\int_seed_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[28] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[28]),
        .Q(\int_seed_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[29] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[29]),
        .Q(\int_seed_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[2] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[2]),
        .Q(\int_seed_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[30] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[30]),
        .Q(\int_seed_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[31] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[31]),
        .Q(\int_seed_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[3] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[3]),
        .Q(\int_seed_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[4] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[4]),
        .Q(\int_seed_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[5] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[5]),
        .Q(\int_seed_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[6] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[6]),
        .Q(\int_seed_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[7] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[7]),
        .Q(\int_seed_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[8] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[8]),
        .Q(\int_seed_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_seed_reg[9] 
       (.C(ap_clk),
        .CE(\int_seed[31]_i_1_n_0 ),
        .D(int_seed0[9]),
        .Q(\int_seed_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h10FF1000)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(p_3_in[2]),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[0]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [0]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[10]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [10]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[11]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [11]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[12]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [12]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[13]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [13]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[14]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [14]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[15]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [15]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[16]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [16]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[17]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [17]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[18]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [18]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[19]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [19]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[1]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [1]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[20]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [20]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[21]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [21]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[22]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [22]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[23]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [23]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[24]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [24]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[25]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [25]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[26]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [26]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[27]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [27]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[28]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [28]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[29]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [29]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[2]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [2]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[30]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [30]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \lfsr_loc_0_reg_164[31]_i_1 
       (.I0(\lfsr_loc_0_reg_164[31]_i_3_n_0 ),
        .I1(\lfsr_loc_0_reg_164[31]_i_4_n_0 ),
        .I2(\lfsr_loc_0_reg_164[31]_i_5_n_0 ),
        .I3(\lfsr_loc_0_reg_164[31]_i_6_n_0 ),
        .I4(\lfsr_loc_0_reg_164[31]_i_7_n_0 ),
        .I5(\lfsr_loc_0_reg_164[31]_i_8_n_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[31]_i_2 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [31]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lfsr_loc_0_reg_164[31]_i_3 
       (.I0(\int_seed_reg[31]_0 [23]),
        .I1(\int_seed_reg[31]_0 [24]),
        .I2(\int_seed_reg[31]_0 [21]),
        .I3(\int_seed_reg[31]_0 [22]),
        .I4(\int_seed_reg[31]_0 [26]),
        .I5(\int_seed_reg[31]_0 [25]),
        .O(\lfsr_loc_0_reg_164[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lfsr_loc_0_reg_164[31]_i_4 
       (.I0(\int_seed_reg[31]_0 [29]),
        .I1(\int_seed_reg[31]_0 [30]),
        .I2(\int_seed_reg[31]_0 [27]),
        .I3(\int_seed_reg[31]_0 [28]),
        .I4(initialized),
        .I5(\int_seed_reg[31]_0 [31]),
        .O(\lfsr_loc_0_reg_164[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lfsr_loc_0_reg_164[31]_i_5 
       (.I0(\int_seed_reg[31]_0 [17]),
        .I1(\int_seed_reg[31]_0 [18]),
        .I2(\int_seed_reg[31]_0 [15]),
        .I3(\int_seed_reg[31]_0 [16]),
        .I4(\int_seed_reg[31]_0 [20]),
        .I5(\int_seed_reg[31]_0 [19]),
        .O(\lfsr_loc_0_reg_164[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lfsr_loc_0_reg_164[31]_i_6 
       (.I0(\int_seed_reg[31]_0 [11]),
        .I1(\int_seed_reg[31]_0 [12]),
        .I2(\int_seed_reg[31]_0 [9]),
        .I3(\int_seed_reg[31]_0 [10]),
        .I4(\int_seed_reg[31]_0 [14]),
        .I5(\int_seed_reg[31]_0 [13]),
        .O(\lfsr_loc_0_reg_164[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \lfsr_loc_0_reg_164[31]_i_7 
       (.I0(\int_seed_reg[31]_0 [0]),
        .I1(\int_seed_reg[31]_0 [1]),
        .I2(\int_seed_reg[31]_0 [2]),
        .I3(ap_start),
        .I4(Q[0]),
        .O(\lfsr_loc_0_reg_164[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lfsr_loc_0_reg_164[31]_i_8 
       (.I0(\int_seed_reg[31]_0 [5]),
        .I1(\int_seed_reg[31]_0 [6]),
        .I2(\int_seed_reg[31]_0 [3]),
        .I3(\int_seed_reg[31]_0 [4]),
        .I4(\int_seed_reg[31]_0 [8]),
        .I5(\int_seed_reg[31]_0 [7]),
        .O(\lfsr_loc_0_reg_164[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[3]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [3]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[4]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [4]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[5]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [5]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[6]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [6]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[7]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [7]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[8]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [8]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lfsr_loc_0_reg_164[9]_i_1 
       (.I0(\lfsr_loc_0_reg_164_reg[31] [9]),
        .I1(initialized),
        .I2(\int_seed_reg[31]_0 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[0]_i_1 
       (.I0(\int_range_size_reg[31]_0 [0]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(\int_seed_reg[31]_0 [0]),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[0]_i_4_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F3000088C00000)) 
    \rdata[0]_i_3 
       (.I0(\int_intensity_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[0]_i_5_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [10]),
        .I4(\int_seed_reg[31]_0 [10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [11]),
        .I4(\int_seed_reg[31]_0 [11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [12]),
        .I4(\int_seed_reg[31]_0 [12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [13]),
        .I4(\int_seed_reg[31]_0 [13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [14]),
        .I4(\int_seed_reg[31]_0 [14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [15]),
        .I4(\int_seed_reg[31]_0 [15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [16]),
        .I4(\int_seed_reg[31]_0 [16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [17]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [17]),
        .I4(\int_seed_reg[31]_0 [17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [18]),
        .I4(\int_seed_reg[31]_0 [18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [19]),
        .I4(\int_seed_reg[31]_0 [19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(int_task_ap_done),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [1]),
        .I4(\int_seed_reg[31]_0 [1]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    \rdata[1]_i_3 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [20]),
        .I4(\int_seed_reg[31]_0 [20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [21]),
        .I4(\int_seed_reg[31]_0 [21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [22]),
        .I4(\int_seed_reg[31]_0 [22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [23]),
        .I4(\int_seed_reg[31]_0 [23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [24]),
        .I4(\int_seed_reg[31]_0 [24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [25]),
        .I4(\int_seed_reg[31]_0 [25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [26]),
        .I4(\int_seed_reg[31]_0 [26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [27]),
        .I4(\int_seed_reg[31]_0 [27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [28]),
        .I4(\int_seed_reg[31]_0 [28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [29]),
        .I4(\int_seed_reg[31]_0 [29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rdata[2]_i_1 
       (.I0(\int_seed_reg[31]_0 [2]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\rdata[2]_i_2_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(p_3_in[2]),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\int_range_size_reg[31]_0 [2]),
        .I4(\int_intensity_reg[31]_0 [2]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [30]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [30]),
        .I4(\int_seed_reg[31]_0 [30]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [31]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [31]),
        .I4(\int_seed_reg[31]_0 [31]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rdata[3]_i_1 
       (.I0(\int_seed_reg[31]_0 [3]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\rdata[3]_i_2_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\int_range_size_reg[31]_0 [3]),
        .I4(\int_intensity_reg[31]_0 [3]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [4]),
        .I4(\int_seed_reg[31]_0 [4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [5]),
        .I4(\int_seed_reg[31]_0 [5]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [6]),
        .I4(\int_seed_reg[31]_0 [6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rdata[7]_i_1 
       (.I0(\int_seed_reg[31]_0 [7]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\rdata[7]_i_2_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(p_3_in[7]),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\int_range_size_reg[31]_0 [7]),
        .I4(\int_intensity_reg[31]_0 [7]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\int_range_size_reg[31]_0 [8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_intensity_reg[31]_0 [8]),
        .I4(\int_seed_reg[31]_0 [8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rdata[9]_i_1 
       (.I0(\int_seed_reg[31]_0 [9]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\rdata[9]_i_2_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(interrupt),
        .I2(\rdata[31]_i_3_n_0 ),
        .I3(\int_range_size_reg[31]_0 [9]),
        .I4(\int_intensity_reg[31]_0 [9]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi
   (D,
    gmem_0_BVALID,
    ap_done,
    ap_rst_n_inv,
    I_CH0_RDATA,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    \could_multi_bursts.burst_valid_reg ,
    local_BUS_WVALID_reg,
    s_ready_t_reg,
    s_ready_t_reg_0,
    m_axi_gmem_WLAST,
    icmp_ln38_reg_414,
    ap_start,
    Q,
    \ap_CS_fsm_reg[87] ,
    ap_rst_n,
    ap_clk,
    \dout_reg[61] ,
    \dout_reg[31] ,
    m_axi_gmem_ARREADY,
    \data_p2_reg[32] ,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_RVALID);
  output [7:0]D;
  output gmem_0_BVALID;
  output ap_done;
  output ap_rst_n_inv;
  output [31:0]I_CH0_RDATA;
  output [3:0]m_axi_gmem_AWLEN;
  output [61:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_AWVALID;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]m_axi_gmem_ARLEN;
  output \could_multi_bursts.burst_valid_reg ;
  output local_BUS_WVALID_reg;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output m_axi_gmem_WLAST;
  input [0:0]icmp_ln38_reg_414;
  input ap_start;
  input [86:0]Q;
  input \ap_CS_fsm_reg[87] ;
  input ap_rst_n;
  input ap_clk;
  input [61:0]\dout_reg[61] ;
  input [31:0]\dout_reg[31] ;
  input m_axi_gmem_ARREADY;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_RVALID;

  wire [7:0]D;
  wire [31:0]I_CH0_RDATA;
  wire [86:0]Q;
  wire \ap_CS_fsm_reg[87] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire beat_valid;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire bus_write_n_13;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]\dout_reg[31] ;
  wire [61:0]\dout_reg[61] ;
  wire gmem_0_BVALID;
  wire gmem_0_RVALID;
  wire [0:0]icmp_ln38_reg_414;
  wire last_beat;
  wire [3:0]local_BURST_AWLEN;
  wire local_BURST_AWVALID;
  wire [0:0]local_BURST_RREADY;
  wire [3:0]local_BURST_WLEN;
  wire [0:0]local_BURST_WREADY;
  wire local_BUS_WVALID_reg;
  wire [63:2]\local_CHN_ARADDR[0]_4 ;
  wire [11:2]\local_CHN_ARLEN[0]_5 ;
  wire [0:0]local_CHN_ARREADY;
  wire [0:0]local_CHN_ARVALID;
  wire [63:2]\local_CHN_AWADDR[0]_2 ;
  wire [11:2]\local_CHN_AWLEN[0]_3 ;
  wire [0:0]local_CHN_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire [0:0]local_CHN_BURST_WVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire [0:0]local_CHN_RREADY;
  wire [31:0]\local_CHN_WDATA[0]_1 ;
  wire [3:0]\local_CHN_WSTRB[0]_0 ;
  wire [0:0]local_CHN_WVALID;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire [61:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [0:0]ost_resp_info;
  wire [0:0]ost_resp_valid;
  wire p_1_in;
  wire resp_valid;
  wire \rreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_0_n_1;
  wire ursp_ready;
  wire \wreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire \wreq_throttle/p_4_in ;
  wire \wreq_throttle/rs_burst/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read bus_read
       (.D({\local_CHN_ARLEN[0]_5 [11],\local_CHN_ARLEN[0]_5 [2],\local_CHN_ARADDR[0]_4 }),
        .DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q({last_beat,local_CHN_RDATA}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (beat_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write bus_write
       (.D({\local_CHN_AWLEN[0]_3 [11],\local_CHN_AWLEN[0]_3 [2],\local_CHN_AWADDR[0]_2 }),
        .E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (local_BURST_AWLEN),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .\data_p2_reg[3] (local_BURST_WLEN),
        .\data_p2_reg[3]_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[0] (store_unit_0_n_1),
        .dout_vld_reg(bus_write_n_13),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\local_BUS_WSTRB_reg[3] ({\local_CHN_WSTRB[0]_0 ,\local_CHN_WDATA[0]_1 }),
        .local_BUS_WVALID_reg(local_BUS_WVALID_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load load_unit_0
       (.D(D[3:1]),
        .DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .I_CH0_RDATA(I_CH0_RDATA),
        .Q({last_beat,local_CHN_RDATA}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .gmem_0_RVALID(gmem_0_RVALID),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg(beat_valid),
        .push(\buff_rdata/push ),
        .ready_for_outstanding_reg_0({Q[80:79],Q[72:71]}),
        .\tmp_len_reg[11]_0 ({\local_CHN_ARLEN[0]_5 [11],\local_CHN_ARLEN[0]_5 [2],\local_CHN_ARADDR[0]_4 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store store_unit_0
       (.D({D[7:4],D[0]}),
        .E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[87] (\ap_CS_fsm_reg[87] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_start(ap_start),
        .\conservative_gen.local_BURST_WLEN_reg[3]_0 (local_BURST_WLEN),
        .\conservative_gen.local_BURST_WVALID_reg_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[35] ({\local_CHN_WSTRB[0]_0 ,\local_CHN_WDATA[0]_1 }),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(gmem_0_BVALID),
        .dout_vld_reg_0(bus_write_n_13),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(store_unit_0_n_1),
        .gmem_0_RVALID(gmem_0_RVALID),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .in(local_BURST_AWLEN),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .\tmp_len_reg[11]_0 ({\local_CHN_AWLEN[0]_3 [11],\local_CHN_AWLEN[0]_3 [2],\local_CHN_AWADDR[0]_2 }),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter
   (SR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    push,
    E,
    ost_ctrl_info,
    in,
    \could_multi_bursts.burst_len_reg[3] ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    \data_p2_reg[2] );
  output [0:0]SR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output push;
  output [0:0]E;
  output ost_ctrl_info;
  output [61:0]in;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input [0:0]ost_ctrl_ready;
  input [0:0]local_CHN_AWVALID;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [0:0]\data_p2_reg[2] ;
  wire [61:0]in;
  wire local_BURST_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3]_0 (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[2] (\data_p2_reg[2] ),
        .in(in),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_burst_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    \could_multi_bursts.sect_handling_reg ,
    E,
    push__0,
    push,
    full_n_reg,
    ost_ctrl_info,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    local_CHN_ARVALID,
    D,
    \data_p2_reg[2] );
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]E;
  output push__0;
  output push;
  output [0:0]full_n_reg;
  output ost_ctrl_info;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [0:0]ost_ctrl_ready;
  input [0:0]local_BURST_RREADY;
  input [0:0]ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [0:0]local_CHN_ARVALID;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\data_p2_reg[2] ;
  wire \dout_reg[0] ;
  wire [0:0]full_n_reg;
  wire [0:0]local_BURST_RREADY;
  wire [0:0]local_CHN_ARVALID;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire [0:0]ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire push;
  wire push__0;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7 burst_sequential
       (.D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\data_p2_reg[2] (\data_p2_reg[2] ),
        .\dout_reg[0] (\dout_reg[0] ),
        .full_n_reg(full_n_reg),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .push__0(push__0),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential
   (SR,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    E,
    ost_ctrl_info,
    in,
    \could_multi_bursts.burst_len_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    \data_p2_reg[2] );
  output [0:0]SR;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output [0:0]E;
  output ost_ctrl_info;
  output [61:0]in;
  output [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input [0:0]ost_ctrl_ready;
  input [0:0]local_CHN_AWVALID;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_total;
  wire [5:5]\could_multi_bursts.burst_addr ;
  wire \could_multi_bursts.burst_addr[11]_i_3_n_0 ;
  wire [11:6]\could_multi_bursts.burst_addr_next ;
  wire \could_multi_bursts.burst_len[0]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[1]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[3]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[3]_i_2_n_0 ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [0:0]\data_p2_reg[2] ;
  wire [12:12]end_addr_tmp;
  wire [9:0]end_from_4k;
  wire \end_from_4k[3]_i_2_n_0 ;
  wire \end_from_4k[3]_i_3_n_0 ;
  wire \end_from_4k[3]_i_4_n_0 ;
  wire \end_from_4k[3]_i_5_n_0 ;
  wire \end_from_4k[7]_i_2_n_0 ;
  wire \end_from_4k[7]_i_3_n_0 ;
  wire \end_from_4k[7]_i_4_n_0 ;
  wire \end_from_4k[7]_i_5_n_0 ;
  (* DONT_TOUCH *) wire first_sect;
  wire [61:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_14_n_0;
  wire last_sect_i_15_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire next_req;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire p_17_in;
  wire [11:2]p_1_in__0;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_134;
  wire rs_req_n_135;
  wire rs_req_n_136;
  wire rs_req_n_137;
  wire rs_req_n_138;
  wire rs_req_n_139;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_2;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_87;
  wire rs_req_n_90;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire sect_cnt_carry;
  wire sect_cnt_carry_i_2_n_0;
  wire sect_cnt_carry_i_3_n_0;
  wire sect_cnt_carry_i_6_n_0;
  wire sect_cnt_carry_i_7_n_0;
  wire [19:0]sect_cnt_lsb;
  wire [19:1]sect_cnt_lsb0;
  wire sect_cnt_lsb0_carry__0_n_0;
  wire sect_cnt_lsb0_carry__0_n_1;
  wire sect_cnt_lsb0_carry__0_n_2;
  wire sect_cnt_lsb0_carry__0_n_3;
  wire sect_cnt_lsb0_carry__1_n_0;
  wire sect_cnt_lsb0_carry__1_n_1;
  wire sect_cnt_lsb0_carry__1_n_2;
  wire sect_cnt_lsb0_carry__1_n_3;
  wire sect_cnt_lsb0_carry__2_n_0;
  wire sect_cnt_lsb0_carry__2_n_1;
  wire sect_cnt_lsb0_carry__2_n_2;
  wire sect_cnt_lsb0_carry__2_n_3;
  wire sect_cnt_lsb0_carry__3_n_2;
  wire sect_cnt_lsb0_carry__3_n_3;
  wire sect_cnt_lsb0_carry_n_0;
  wire sect_cnt_lsb0_carry_n_1;
  wire sect_cnt_lsb0_carry_n_2;
  wire sect_cnt_lsb0_carry_n_3;
  wire [0:0]sect_cnt_lsb_0;
  wire [31:0]sect_cnt_msb;
  wire [31:0]sect_cnt_msb0;
  wire \sect_cnt_msb[3]_i_3_n_0 ;
  wire \sect_cnt_msb_reg[11]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[11]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[11]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[11]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[15]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[15]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[15]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[15]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[19]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[19]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[19]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[19]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[23]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[23]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[23]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[23]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[27]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[27]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[27]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[27]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[31]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[31]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[31]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[3]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[3]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[3]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[3]_i_2_n_3 ;
  wire \sect_cnt_msb_reg[7]_i_2_n_0 ;
  wire \sect_cnt_msb_reg[7]_i_2_n_1 ;
  wire \sect_cnt_msb_reg[7]_i_2_n_2 ;
  wire \sect_cnt_msb_reg[7]_i_2_n_3 ;
  wire [9:4]sect_len__9;
  wire [3:0]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire [19:0]sect_total;
  wire \sect_total[1]_i_2_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [63:2]start_addr_tmp;
  wire [9:0]start_to_4k;
  wire \start_to_4k[0]_i_1_n_0 ;
  wire \start_to_4k[1]_i_1_n_0 ;
  wire \start_to_4k[2]_i_1_n_0 ;
  wire \start_to_4k[3]_i_1_n_0 ;
  wire \start_to_4k[4]_i_1_n_0 ;
  wire \start_to_4k[5]_i_1_n_0 ;
  wire \start_to_4k[6]_i_1_n_0 ;
  wire \start_to_4k[7]_i_1_n_0 ;
  wire \start_to_4k[8]_i_1_n_0 ;
  wire \start_to_4k[9]_i_1_n_0 ;
  wire [3:2]NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_cnt_msb_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[2]),
        .Q(beat_total[0]),
        .R(SR));
  FDRE \beat_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0[11]),
        .Q(beat_total[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[10]_i_1 
       (.I0(in[8]),
        .I1(\could_multi_bursts.burst_addr[11]_i_3_n_0 ),
        .I2(\could_multi_bursts.first_loop ),
        .I3(\sect_addr_buf_reg_n_0_[10] ),
        .O(\could_multi_bursts.burst_addr_next [10]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_addr[11]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(E));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \could_multi_bursts.burst_addr[11]_i_2 
       (.I0(in[9]),
        .I1(\could_multi_bursts.burst_addr[11]_i_3_n_0 ),
        .I2(in[8]),
        .I3(\could_multi_bursts.first_loop ),
        .I4(\sect_addr_buf_reg_n_0_[11] ),
        .O(\could_multi_bursts.burst_addr_next [11]));
  LUT4 #(
    .INIT(16'h8000)) 
    \could_multi_bursts.burst_addr[11]_i_3 
       (.I0(in[7]),
        .I1(in[5]),
        .I2(in[4]),
        .I3(in[6]),
        .O(\could_multi_bursts.burst_addr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \could_multi_bursts.burst_addr[5]_i_1 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.burst_addr[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[4]),
        .O(\could_multi_bursts.burst_addr_next [6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[7]_i_1 
       (.I0(in[5]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(\sect_addr_buf_reg_n_0_[7] ),
        .O(\could_multi_bursts.burst_addr_next [7]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \could_multi_bursts.burst_addr[8]_i_1 
       (.I0(in[6]),
        .I1(in[4]),
        .I2(in[5]),
        .I3(\could_multi_bursts.first_loop ),
        .I4(\sect_addr_buf_reg_n_0_[8] ),
        .O(\could_multi_bursts.burst_addr_next [8]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \could_multi_bursts.burst_addr[9]_i_1 
       (.I0(in[7]),
        .I1(in[5]),
        .I2(in[4]),
        .I3(in[6]),
        .I4(\could_multi_bursts.first_loop ),
        .I5(\sect_addr_buf_reg_n_0_[9] ),
        .O(\could_multi_bursts.burst_addr_next [9]));
  FDRE \could_multi_bursts.burst_addr_base_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[12] ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[22] ),
        .Q(in[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[23] ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[24] ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[25] ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[26] ),
        .Q(in[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[27] ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[28] ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[29] ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[30] ),
        .Q(in[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[31] ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[13] ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[32] ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[33] ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[34] ),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[35] ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[36] ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[37] ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[38] ),
        .Q(in[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[39] ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[40] ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[41] ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[14] ),
        .Q(in[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[42] ),
        .Q(in[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[43] ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[44] ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[45] ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[46] ),
        .Q(in[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[47] ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[48] ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[49] ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[50] ),
        .Q(in[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[51] ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[15] ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[52] ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[53] ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[54] ),
        .Q(in[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[55] ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[56] ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[57] ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[58] ),
        .Q(in[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[59] ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[60] ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[61] ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[16] ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[62] ),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[63] ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[17] ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[18] ),
        .Q(in[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[19] ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[20] ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\sect_addr_buf_reg_n_0_[21] ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [10]),
        .Q(in[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [11]),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[2] ),
        .Q(in[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[3] ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[4] ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[5] ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [6]),
        .Q(in[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [7]),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [8]),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_next [9]),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(sect_len_buf[0]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(\could_multi_bursts.burst_len[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(sect_len_buf[1]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(\could_multi_bursts.burst_len[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(sect_len_buf[2]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(\could_multi_bursts.burst_len[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(\could_multi_bursts.burst_len[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[3]_i_2 
       (.I0(sect_len_buf[3]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(\could_multi_bursts.burst_len[3]_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[3]_i_2_n_0 ),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_17_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(sect_len__9[9]),
        .I2(sect_len__9[7]),
        .I3(sect_len__9[8]),
        .I4(p_17_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(sect_len__9[5]),
        .I1(sect_len__9[4]),
        .I2(sect_len__9[6]),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(sect_len__9[4]),
        .I1(p_17_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_17_in),
        .I3(sect_len__9[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[5]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_17_in),
        .I4(sect_len__9[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[6]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_17_in),
        .I5(sect_len__9[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[7]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_17_in),
        .I3(sect_len__9[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[8]));
  LUT5 #(
    .INIT(32'hE2EE2222)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_17_in),
        .I3(sect_len__9[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[9]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFF0000)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_2 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[5]),
        .O(\end_from_4k[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_3 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[4]),
        .O(\end_from_4k[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_4 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[3]),
        .O(\end_from_4k[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_5 
       (.I0(p_1_in__0[2]),
        .I1(start_addr_tmp[2]),
        .O(\end_from_4k[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_2 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[9]),
        .O(\end_from_4k[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_3 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[8]),
        .O(\end_from_4k[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_4 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[7]),
        .O(\end_from_4k[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_5 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[6]),
        .O(\end_from_4k[7]_i_5_n_0 ));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[9]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_90),
        .Q(first_sect),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_17_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_10
       (.I0(sect_total[13]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect),
        .O(last_sect_i_11_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[18]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[18]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_13
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[5]),
        .I3(first_sect),
        .I4(sect_total[5]),
        .O(last_sect_i_13_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_14
       (.I0(sect_total[9]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[9]),
        .O(last_sect_i_14_n_0));
  LUT5 #(
    .INIT(32'h33500050)) 
    last_sect_i_15
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect),
        .I4(sect_total[0]),
        .O(last_sect_i_15_n_0));
  LUT6 #(
    .INIT(64'h8080000080000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF00000010000000)) 
    last_sect_i_3
       (.I0(sect_total[14]),
        .I1(sect_total[12]),
        .I2(first_sect),
        .I3(last_sect_i_9_n_0),
        .I4(last_sect_i_10_n_0),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_3_n_0));
  LUT5 #(
    .INIT(32'h1010101F)) 
    last_sect_i_4
       (.I0(sect_total[16]),
        .I1(sect_total[17]),
        .I2(first_sect),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total_buf_reg[17]),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_5
       (.I0(sect_total[15]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[15]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_6
       (.I0(first_sect),
        .I1(sect_total_buf_reg[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[7]),
        .I4(sect_total_buf_reg[6]),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    last_sect_i_7
       (.I0(last_sect_i_13_n_0),
        .I1(sect_total_buf_reg[8]),
        .I2(first_sect),
        .I3(sect_total[8]),
        .I4(last_sect_i_14_n_0),
        .I5(last_sect_i_15_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_8
       (.I0(first_sect),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect),
        .I4(sect_total[11]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_87),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_145),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice rs_req
       (.D({rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,end_addr_tmp}),
        .E(sect_cnt_lsb_0),
        .Q({p_1_in__0[11],p_1_in__0[2],start_addr_tmp}),
        .S({\end_from_4k[3]_i_2_n_0 ,\end_from_4k[3]_i_3_n_0 ,\end_from_4k[3]_i_4_n_0 ,\end_from_4k[3]_i_5_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_rst_n_1(rs_req_n_87),
        .\data_p1_reg[31]_0 ({rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112}),
        .\data_p1_reg[63]_0 ({rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131,rs_req_n_132,rs_req_n_133,rs_req_n_134,rs_req_n_135,rs_req_n_136,rs_req_n_137,rs_req_n_138,rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144}),
        .\data_p1_reg[75]_0 (rs_req_n_2),
        .\data_p1_reg[75]_1 ({rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[75]_0 (D),
        .\end_from_4k_reg[7] ({\end_from_4k[7]_i_2_n_0 ,\end_from_4k[7]_i_3_n_0 ,\end_from_4k[7]_i_4_n_0 ,\end_from_4k[7]_i_5_n_0 }),
        .first_sect_reg(rs_req_n_90),
        .last_sect_reg(rs_req_n_145),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .last_sect_reg_1(last_sect_reg_n_0),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .out(first_sect),
        .p_17_in(p_17_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt_carry_reg(sect_cnt_carry_i_2_n_0),
        .sect_cnt_carry_reg_0(sect_cnt_carry_i_3_n_0),
        .sect_cnt_lsb0(sect_cnt_lsb0),
        .\sect_cnt_lsb_reg[0] (sect_cnt_lsb[0]),
        .\sect_cnt_lsb_reg[12] (rs_req_n_92),
        .sect_cnt_msb0(sect_cnt_msb0),
        .\sect_total_buf_reg[19] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_2_n_0 ,\sect_total[1]_i_3_n_0 }),
        .single_sect(single_sect));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect),
        .I1(p_17_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[0]),
        .O(sect_addr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[1]),
        .O(sect_addr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[2]),
        .O(sect_addr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[3]),
        .O(sect_addr[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[4]),
        .O(sect_addr[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[5]),
        .O(sect_addr[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[6]),
        .O(sect_addr[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[7]),
        .O(sect_addr[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[8]),
        .O(sect_addr[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[9]),
        .O(sect_addr[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[10]),
        .O(sect_addr[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[11]),
        .O(sect_addr[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[12]),
        .O(sect_addr[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[13]),
        .O(sect_addr[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[14]),
        .O(sect_addr[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[15]),
        .O(sect_addr[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[16]),
        .O(sect_addr[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[18]),
        .O(sect_addr[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[19]),
        .O(sect_addr[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[0]),
        .O(sect_addr[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[1]),
        .O(sect_addr[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[2]),
        .O(sect_addr[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[3]),
        .O(sect_addr[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[4]),
        .O(sect_addr[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[5]),
        .O(sect_addr[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[6]),
        .O(sect_addr[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[7]),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[8]),
        .O(sect_addr[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[9]),
        .O(sect_addr[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[10]),
        .O(sect_addr[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[11]),
        .O(sect_addr[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[12]),
        .O(sect_addr[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[13]),
        .O(sect_addr[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[14]),
        .O(sect_addr[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[15]),
        .O(sect_addr[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[16]),
        .O(sect_addr[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[17]),
        .O(sect_addr[49]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[18]),
        .O(sect_addr[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[19]),
        .O(sect_addr[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[20]),
        .O(sect_addr[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[21]),
        .O(sect_addr[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[22]),
        .O(sect_addr[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[23]),
        .O(sect_addr[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[24]),
        .O(sect_addr[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[25]),
        .O(sect_addr[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[26]),
        .O(sect_addr[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[27]),
        .O(sect_addr[59]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[28]),
        .O(sect_addr[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[29]),
        .O(sect_addr[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[30]),
        .O(sect_addr[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[31]),
        .O(sect_addr[63]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    sect_cnt_carry_i_2
       (.I0(sect_cnt_carry_i_6_n_0),
        .I1(sect_cnt_lsb[12]),
        .I2(sect_cnt_lsb[13]),
        .I3(sect_cnt_lsb[11]),
        .I4(sect_cnt_lsb[0]),
        .O(sect_cnt_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_3
       (.I0(sect_cnt_carry_i_7_n_0),
        .I1(sect_cnt_lsb[3]),
        .I2(sect_cnt_lsb[4]),
        .I3(sect_cnt_lsb[1]),
        .I4(sect_cnt_lsb[2]),
        .O(sect_cnt_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_6
       (.I0(sect_cnt_lsb[14]),
        .I1(sect_cnt_lsb[15]),
        .I2(sect_cnt_lsb[16]),
        .I3(sect_cnt_lsb[17]),
        .I4(sect_cnt_lsb[19]),
        .I5(sect_cnt_lsb[18]),
        .O(sect_cnt_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_7
       (.I0(sect_cnt_lsb[5]),
        .I1(sect_cnt_lsb[6]),
        .I2(sect_cnt_lsb[7]),
        .I3(sect_cnt_lsb[8]),
        .I4(sect_cnt_lsb[10]),
        .I5(sect_cnt_lsb[9]),
        .O(sect_cnt_carry_i_7_n_0));
  FDRE sect_cnt_carry_reg
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_92),
        .Q(sect_cnt_carry),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry
       (.CI(1'b0),
        .CO({sect_cnt_lsb0_carry_n_0,sect_cnt_lsb0_carry_n_1,sect_cnt_lsb0_carry_n_2,sect_cnt_lsb0_carry_n_3}),
        .CYINIT(sect_cnt_lsb[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[4:1]),
        .S(sect_cnt_lsb[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__0
       (.CI(sect_cnt_lsb0_carry_n_0),
        .CO({sect_cnt_lsb0_carry__0_n_0,sect_cnt_lsb0_carry__0_n_1,sect_cnt_lsb0_carry__0_n_2,sect_cnt_lsb0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[8:5]),
        .S(sect_cnt_lsb[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__1
       (.CI(sect_cnt_lsb0_carry__0_n_0),
        .CO({sect_cnt_lsb0_carry__1_n_0,sect_cnt_lsb0_carry__1_n_1,sect_cnt_lsb0_carry__1_n_2,sect_cnt_lsb0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[12:9]),
        .S(sect_cnt_lsb[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__2
       (.CI(sect_cnt_lsb0_carry__1_n_0),
        .CO({sect_cnt_lsb0_carry__2_n_0,sect_cnt_lsb0_carry__2_n_1,sect_cnt_lsb0_carry__2_n_2,sect_cnt_lsb0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[16:13]),
        .S(sect_cnt_lsb[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__3
       (.CI(sect_cnt_lsb0_carry__2_n_0),
        .CO({NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED[3:2],sect_cnt_lsb0_carry__3_n_2,sect_cnt_lsb0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED[3],sect_cnt_lsb0[19:17]}),
        .S({1'b0,sect_cnt_lsb[19:17]}));
  FDRE \sect_cnt_lsb_reg[0] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_112),
        .Q(sect_cnt_lsb[0]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[10] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_102),
        .Q(sect_cnt_lsb[10]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[11] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_101),
        .Q(sect_cnt_lsb[11]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[12] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_100),
        .Q(sect_cnt_lsb[12]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[13] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_99),
        .Q(sect_cnt_lsb[13]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[14] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_98),
        .Q(sect_cnt_lsb[14]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[15] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_97),
        .Q(sect_cnt_lsb[15]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[16] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_96),
        .Q(sect_cnt_lsb[16]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[17] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_95),
        .Q(sect_cnt_lsb[17]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[18] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_94),
        .Q(sect_cnt_lsb[18]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[19] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_93),
        .Q(sect_cnt_lsb[19]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[1] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_111),
        .Q(sect_cnt_lsb[1]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[2] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_110),
        .Q(sect_cnt_lsb[2]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[3] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_109),
        .Q(sect_cnt_lsb[3]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[4] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_108),
        .Q(sect_cnt_lsb[4]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[5] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_107),
        .Q(sect_cnt_lsb[5]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[6] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_106),
        .Q(sect_cnt_lsb[6]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[7] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_105),
        .Q(sect_cnt_lsb[7]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[8] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_104),
        .Q(sect_cnt_lsb[8]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[9] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_103),
        .Q(sect_cnt_lsb[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_cnt_msb[3]_i_3 
       (.I0(sect_cnt_msb[0]),
        .I1(sect_cnt_carry),
        .O(\sect_cnt_msb[3]_i_3_n_0 ));
  FDRE \sect_cnt_msb_reg[0] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_144),
        .Q(sect_cnt_msb[0]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[10] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_134),
        .Q(sect_cnt_msb[10]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[11] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_133),
        .Q(sect_cnt_msb[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[11]_i_2 
       (.CI(\sect_cnt_msb_reg[7]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[11]_i_2_n_0 ,\sect_cnt_msb_reg[11]_i_2_n_1 ,\sect_cnt_msb_reg[11]_i_2_n_2 ,\sect_cnt_msb_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[11:8]),
        .S(sect_cnt_msb[11:8]));
  FDRE \sect_cnt_msb_reg[12] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_132),
        .Q(sect_cnt_msb[12]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[13] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_131),
        .Q(sect_cnt_msb[13]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[14] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_130),
        .Q(sect_cnt_msb[14]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[15] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_129),
        .Q(sect_cnt_msb[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[15]_i_2 
       (.CI(\sect_cnt_msb_reg[11]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[15]_i_2_n_0 ,\sect_cnt_msb_reg[15]_i_2_n_1 ,\sect_cnt_msb_reg[15]_i_2_n_2 ,\sect_cnt_msb_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[15:12]),
        .S(sect_cnt_msb[15:12]));
  FDRE \sect_cnt_msb_reg[16] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_128),
        .Q(sect_cnt_msb[16]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[17] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_127),
        .Q(sect_cnt_msb[17]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[18] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_126),
        .Q(sect_cnt_msb[18]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[19] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_125),
        .Q(sect_cnt_msb[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[19]_i_2 
       (.CI(\sect_cnt_msb_reg[15]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[19]_i_2_n_0 ,\sect_cnt_msb_reg[19]_i_2_n_1 ,\sect_cnt_msb_reg[19]_i_2_n_2 ,\sect_cnt_msb_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[19:16]),
        .S(sect_cnt_msb[19:16]));
  FDRE \sect_cnt_msb_reg[1] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_143),
        .Q(sect_cnt_msb[1]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[20] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_124),
        .Q(sect_cnt_msb[20]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[21] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_123),
        .Q(sect_cnt_msb[21]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[22] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_122),
        .Q(sect_cnt_msb[22]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[23] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_121),
        .Q(sect_cnt_msb[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[23]_i_2 
       (.CI(\sect_cnt_msb_reg[19]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[23]_i_2_n_0 ,\sect_cnt_msb_reg[23]_i_2_n_1 ,\sect_cnt_msb_reg[23]_i_2_n_2 ,\sect_cnt_msb_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[23:20]),
        .S(sect_cnt_msb[23:20]));
  FDRE \sect_cnt_msb_reg[24] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_120),
        .Q(sect_cnt_msb[24]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[25] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_119),
        .Q(sect_cnt_msb[25]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[26] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_118),
        .Q(sect_cnt_msb[26]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[27] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_117),
        .Q(sect_cnt_msb[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[27]_i_2 
       (.CI(\sect_cnt_msb_reg[23]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[27]_i_2_n_0 ,\sect_cnt_msb_reg[27]_i_2_n_1 ,\sect_cnt_msb_reg[27]_i_2_n_2 ,\sect_cnt_msb_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[27:24]),
        .S(sect_cnt_msb[27:24]));
  FDRE \sect_cnt_msb_reg[28] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_116),
        .Q(sect_cnt_msb[28]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[29] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_115),
        .Q(sect_cnt_msb[29]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[2] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_142),
        .Q(sect_cnt_msb[2]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[30] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_114),
        .Q(sect_cnt_msb[30]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[31] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_113),
        .Q(sect_cnt_msb[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[31]_i_2 
       (.CI(\sect_cnt_msb_reg[27]_i_2_n_0 ),
        .CO({\NLW_sect_cnt_msb_reg[31]_i_2_CO_UNCONNECTED [3],\sect_cnt_msb_reg[31]_i_2_n_1 ,\sect_cnt_msb_reg[31]_i_2_n_2 ,\sect_cnt_msb_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[31:28]),
        .S(sect_cnt_msb[31:28]));
  FDRE \sect_cnt_msb_reg[3] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_141),
        .Q(sect_cnt_msb[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_msb_reg[3]_i_2_n_0 ,\sect_cnt_msb_reg[3]_i_2_n_1 ,\sect_cnt_msb_reg[3]_i_2_n_2 ,\sect_cnt_msb_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sect_cnt_msb[0]}),
        .O(sect_cnt_msb0[3:0]),
        .S({sect_cnt_msb[3:1],\sect_cnt_msb[3]_i_3_n_0 }));
  FDRE \sect_cnt_msb_reg[4] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_140),
        .Q(sect_cnt_msb[4]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[5] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_139),
        .Q(sect_cnt_msb[5]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[6] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_138),
        .Q(sect_cnt_msb[6]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[7] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_137),
        .Q(sect_cnt_msb[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[7]_i_2 
       (.CI(\sect_cnt_msb_reg[3]_i_2_n_0 ),
        .CO({\sect_cnt_msb_reg[7]_i_2_n_0 ,\sect_cnt_msb_reg[7]_i_2_n_1 ,\sect_cnt_msb_reg[7]_i_2_n_2 ,\sect_cnt_msb_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[7:4]),
        .S(sect_cnt_msb[7:4]));
  FDRE \sect_cnt_msb_reg[8] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_136),
        .Q(sect_cnt_msb[8]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[9] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_135),
        .Q(sect_cnt_msb[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_total[0]),
        .I1(single_sect),
        .I2(end_from_4k[0]),
        .I3(first_sect),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(sect_len_buf[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(sect_len_buf[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(sect_len_buf[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(sect_len_buf[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_2 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[11]),
        .O(\sect_total[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in__0[11]),
        .I1(start_addr_tmp[10]),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_addr_tmp),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(sect_total[9]),
        .R(SR));
  FDRE single_sect_reg
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_2),
        .Q(single_sect),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[10]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[11]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[12]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[13]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[14]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[15]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[16]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[17]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[18]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[19]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[20]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[21]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[22]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[23]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[24]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[25]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[26]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[27]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[28]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[29]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[2]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[30]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[31]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[32]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[33]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[34]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[35]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[36]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[37]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[38]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[39]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[3]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[40]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[41]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[42]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[43]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[44]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[45]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[46]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[47]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[48]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[49]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[4]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[50]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[51]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[52]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[53]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[54]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[55]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[56]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[57]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[58]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[59]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[5]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[60]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[61]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[62]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[63]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[6]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[7]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[8]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[9]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(start_addr_tmp[2]),
        .O(\start_to_4k[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(start_addr_tmp[3]),
        .O(\start_to_4k[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(start_addr_tmp[4]),
        .O(\start_to_4k[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(start_addr_tmp[5]),
        .O(\start_to_4k[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(start_addr_tmp[6]),
        .O(\start_to_4k[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(start_addr_tmp[7]),
        .O(\start_to_4k[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(start_addr_tmp[8]),
        .O(\start_to_4k[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(start_addr_tmp[9]),
        .O(\start_to_4k[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(start_addr_tmp[10]),
        .O(\start_to_4k[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(start_addr_tmp[11]),
        .O(\start_to_4k[9]_i_1_n_0 ));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[0]_i_1_n_0 ),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[1]_i_1_n_0 ),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[2]_i_1_n_0 ),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[3]_i_1_n_0 ),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[4]_i_1_n_0 ),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[5]_i_1_n_0 ),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[6]_i_1_n_0 ),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[7]_i_1_n_0 ),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[8]_i_1_n_0 ),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[9]_i_1_n_0 ),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_burst_sequential" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    E,
    push__0,
    push,
    full_n_reg,
    ost_ctrl_info,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    local_CHN_ARVALID,
    D,
    \data_p2_reg[2] );
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]E;
  output push__0;
  output push;
  output [0:0]full_n_reg;
  output ost_ctrl_info;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [0:0]ost_ctrl_ready;
  input [0:0]local_BURST_RREADY;
  input [0:0]ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [0:0]local_CHN_ARVALID;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_total;
  wire [5:5]\could_multi_bursts.burst_addr ;
  wire \could_multi_bursts.burst_addr[11]_i_2__0_n_0 ;
  wire [11:6]\could_multi_bursts.burst_addr_next ;
  wire \could_multi_bursts.burst_len[0]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[1]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[3]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len[3]_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[2] ;
  wire \dout_reg[0] ;
  wire [12:12]end_addr_tmp;
  wire [9:0]end_from_4k;
  wire \end_from_4k[3]_i_2_n_0 ;
  wire \end_from_4k[3]_i_3_n_0 ;
  wire \end_from_4k[3]_i_4_n_0 ;
  wire \end_from_4k[3]_i_5_n_0 ;
  wire \end_from_4k[7]_i_2_n_0 ;
  wire \end_from_4k[7]_i_3_n_0 ;
  wire \end_from_4k[7]_i_4_n_0 ;
  wire \end_from_4k[7]_i_5_n_0 ;
  (* DONT_TOUCH *) wire first_sect;
  wire [0:0]full_n_reg;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_14__0_n_0;
  wire last_sect_i_15__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [0:0]local_BURST_RREADY;
  wire [0:0]local_CHN_ARVALID;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire next_req;
  wire [0:0]ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire p_17_in;
  wire [11:2]p_1_in;
  wire push;
  wire push__0;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_134;
  wire rs_req_n_135;
  wire rs_req_n_136;
  wire rs_req_n_137;
  wire rs_req_n_138;
  wire rs_req_n_139;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_86;
  wire rs_req_n_89;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire sect_cnt_carry;
  wire sect_cnt_carry_i_2__0_n_0;
  wire sect_cnt_carry_i_3__0_n_0;
  wire sect_cnt_carry_i_6__0_n_0;
  wire sect_cnt_carry_i_7__0_n_0;
  wire [19:0]sect_cnt_lsb;
  wire [19:1]sect_cnt_lsb0;
  wire sect_cnt_lsb0_carry__0_n_0;
  wire sect_cnt_lsb0_carry__0_n_1;
  wire sect_cnt_lsb0_carry__0_n_2;
  wire sect_cnt_lsb0_carry__0_n_3;
  wire sect_cnt_lsb0_carry__1_n_0;
  wire sect_cnt_lsb0_carry__1_n_1;
  wire sect_cnt_lsb0_carry__1_n_2;
  wire sect_cnt_lsb0_carry__1_n_3;
  wire sect_cnt_lsb0_carry__2_n_0;
  wire sect_cnt_lsb0_carry__2_n_1;
  wire sect_cnt_lsb0_carry__2_n_2;
  wire sect_cnt_lsb0_carry__2_n_3;
  wire sect_cnt_lsb0_carry__3_n_2;
  wire sect_cnt_lsb0_carry__3_n_3;
  wire sect_cnt_lsb0_carry_n_0;
  wire sect_cnt_lsb0_carry_n_1;
  wire sect_cnt_lsb0_carry_n_2;
  wire sect_cnt_lsb0_carry_n_3;
  wire [0:0]sect_cnt_lsb_0;
  wire [31:0]sect_cnt_msb;
  wire [31:0]sect_cnt_msb0;
  wire \sect_cnt_msb[3]_i_3__0_n_0 ;
  wire \sect_cnt_msb_reg[11]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[11]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[11]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[11]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[15]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[15]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[15]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[15]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[19]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[19]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[19]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[19]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[23]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[23]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[23]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[23]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[27]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[27]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[27]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[27]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[31]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[31]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[31]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[3]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[3]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[3]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[3]_i_2__0_n_3 ;
  wire \sect_cnt_msb_reg[7]_i_2__0_n_0 ;
  wire \sect_cnt_msb_reg[7]_i_2__0_n_1 ;
  wire \sect_cnt_msb_reg[7]_i_2__0_n_2 ;
  wire \sect_cnt_msb_reg[7]_i_2__0_n_3 ;
  wire [9:4]sect_len__9;
  wire [3:0]sect_len_buf;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire [19:0]sect_total;
  wire \sect_total[1]_i_2_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [63:2]start_addr_tmp;
  wire [9:0]start_to_4k;
  wire \start_to_4k[0]_i_1_n_0 ;
  wire \start_to_4k[1]_i_1_n_0 ;
  wire \start_to_4k[2]_i_1_n_0 ;
  wire \start_to_4k[3]_i_1_n_0 ;
  wire \start_to_4k[4]_i_1_n_0 ;
  wire \start_to_4k[5]_i_1_n_0 ;
  wire \start_to_4k[6]_i_1_n_0 ;
  wire \start_to_4k[7]_i_1_n_0 ;
  wire \start_to_4k[8]_i_1_n_0 ;
  wire \start_to_4k[9]_i_1_n_0 ;
  wire [3:2]NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_cnt_msb_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_total[0]),
        .R(SR));
  FDRE \beat_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[11]),
        .Q(beat_total[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[10]_i_1__0 
       (.I0(m_axi_gmem_ARADDR[8]),
        .I1(\could_multi_bursts.burst_addr[11]_i_2__0_n_0 ),
        .I2(\could_multi_bursts.first_loop ),
        .I3(\sect_addr_buf_reg_n_0_[10] ),
        .O(\could_multi_bursts.burst_addr_next [10]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \could_multi_bursts.burst_addr[11]_i_1__0 
       (.I0(m_axi_gmem_ARADDR[9]),
        .I1(\could_multi_bursts.burst_addr[11]_i_2__0_n_0 ),
        .I2(m_axi_gmem_ARADDR[8]),
        .I3(\could_multi_bursts.first_loop ),
        .I4(\sect_addr_buf_reg_n_0_[11] ),
        .O(\could_multi_bursts.burst_addr_next [11]));
  LUT4 #(
    .INIT(16'h8000)) 
    \could_multi_bursts.burst_addr[11]_i_2__0 
       (.I0(m_axi_gmem_ARADDR[7]),
        .I1(m_axi_gmem_ARADDR[5]),
        .I2(m_axi_gmem_ARADDR[4]),
        .I3(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \could_multi_bursts.burst_addr[5]_i_1__0 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.burst_addr[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[4]),
        .O(\could_multi_bursts.burst_addr_next [6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[7]_i_1__0 
       (.I0(m_axi_gmem_ARADDR[5]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(\sect_addr_buf_reg_n_0_[7] ),
        .O(\could_multi_bursts.burst_addr_next [7]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \could_multi_bursts.burst_addr[8]_i_1__0 
       (.I0(m_axi_gmem_ARADDR[6]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(m_axi_gmem_ARADDR[5]),
        .I3(\could_multi_bursts.first_loop ),
        .I4(\sect_addr_buf_reg_n_0_[8] ),
        .O(\could_multi_bursts.burst_addr_next [8]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \could_multi_bursts.burst_addr[9]_i_1__0 
       (.I0(m_axi_gmem_ARADDR[7]),
        .I1(m_axi_gmem_ARADDR[5]),
        .I2(m_axi_gmem_ARADDR[4]),
        .I3(m_axi_gmem_ARADDR[6]),
        .I4(\could_multi_bursts.first_loop ),
        .I5(\sect_addr_buf_reg_n_0_[9] ),
        .O(\could_multi_bursts.burst_addr_next [9]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_addr_base[51]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(full_n_reg));
  FDRE \could_multi_bursts.burst_addr_base_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[12] ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[22] ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[23] ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[12] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[24] ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[13] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[25] ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[14] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[26] ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[15] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[27] ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[16] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[28] ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[17] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[29] ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[18] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[30] ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[19] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[31] ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[13] ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[20] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[32] ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[21] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[33] ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[22] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[34] ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[23] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[35] ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[24] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[36] ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[25] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[37] ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[26] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[38] ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[27] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[39] ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[28] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[40] ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[29] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[41] ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[14] ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[30] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[42] ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[31] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[43] ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[32] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[44] ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[33] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[45] ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[34] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[46] ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[35] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[47] ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[36] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[48] ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[37] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[49] ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[38] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[50] ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[39] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[51] ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[15] ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[40] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[52] ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[41] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[53] ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[42] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[54] ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[43] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[55] ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[44] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[56] ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[45] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[57] ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[46] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[58] ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[47] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[59] ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[48] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[60] ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[49] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[61] ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[16] ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[50] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[62] ),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[51] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[63] ),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[17] ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[18] ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[19] ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[20] ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_base_reg[9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\sect_addr_buf_reg_n_0_[21] ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[2] ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[3] ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[4] ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_addr ),
        .D(\sect_addr_buf_reg_n_0_[5] ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\could_multi_bursts.burst_addr_next [9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(sect_len_buf[0]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_len[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(sect_len_buf[1]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_len[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(sect_len_buf[2]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_len[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_len[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \could_multi_bursts.burst_len[3]_i_2 
       (.I0(sect_len_buf[3]),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_len[3]_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[0]_i_1_n_0 ),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[1]_i_1_n_0 ),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[2]_i_1_n_0 ),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.burst_len[3]_i_1_n_0 ),
        .D(\could_multi_bursts.burst_len[3]_i_2_n_0 ),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_17_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(sect_len__9[9]),
        .I2(sect_len__9[7]),
        .I3(sect_len__9[8]),
        .I4(p_17_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(sect_len__9[5]),
        .I1(sect_len__9[4]),
        .I2(sect_len__9[6]),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(sect_len__9[4]),
        .I1(p_17_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_17_in),
        .I3(sect_len__9[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[5]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_17_in),
        .I4(sect_len__9[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[6]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_17_in),
        .I5(sect_len__9[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[7]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_17_in),
        .I3(sect_len__9[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[8]));
  LUT5 #(
    .INIT(32'hE2EE2222)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(p_17_in),
        .I3(sect_len__9[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(sect_len__9[9]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFF0000)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_2 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[5]),
        .O(\end_from_4k[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_3 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[4]),
        .O(\end_from_4k[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_4 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[3]),
        .O(\end_from_4k[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_5 
       (.I0(p_1_in[2]),
        .I1(start_addr_tmp[2]),
        .O(\end_from_4k[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[9]),
        .O(\end_from_4k[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_3 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[8]),
        .O(\end_from_4k[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_4 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[7]),
        .O(\end_from_4k[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_5 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[6]),
        .O(\end_from_4k[7]_i_5_n_0 ));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[9]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_89),
        .Q(first_sect),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_17_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_10__0
       (.I0(sect_total[13]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect),
        .O(last_sect_i_11__0_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[18]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[18]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_13__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[5]),
        .I3(first_sect),
        .I4(sect_total[5]),
        .O(last_sect_i_13__0_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_14__0
       (.I0(sect_total[9]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[9]),
        .O(last_sect_i_14__0_n_0));
  LUT5 #(
    .INIT(32'h33500050)) 
    last_sect_i_15__0
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect),
        .I4(sect_total[0]),
        .O(last_sect_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h8080000080000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .I5(last_sect_i_8__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFF00000010000000)) 
    last_sect_i_3__0
       (.I0(sect_total[14]),
        .I1(sect_total[12]),
        .I2(first_sect),
        .I3(last_sect_i_9__0_n_0),
        .I4(last_sect_i_10__0_n_0),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h1010101F)) 
    last_sect_i_4__0
       (.I0(sect_total[16]),
        .I1(sect_total[17]),
        .I2(first_sect),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total_buf_reg[17]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_5__0
       (.I0(sect_total[15]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[15]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_6__0
       (.I0(first_sect),
        .I1(sect_total_buf_reg[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[7]),
        .I4(sect_total_buf_reg[6]),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h02A2000000000000)) 
    last_sect_i_7__0
       (.I0(last_sect_i_13__0_n_0),
        .I1(sect_total_buf_reg[8]),
        .I2(first_sect),
        .I3(sect_total[8]),
        .I4(last_sect_i_14__0_n_0),
        .I5(last_sect_i_15__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_8__0
       (.I0(first_sect),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_9__0
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect),
        .I4(sect_total[11]),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_86),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mOutPtr[1]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__5 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .I4(local_BURST_RREADY),
        .I5(ost_ctrl_empty_n),
        .O(E));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_144),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8 rs_req
       (.D({rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,end_addr_tmp}),
        .E(sect_cnt_lsb_0),
        .Q({p_1_in[11],p_1_in[2],start_addr_tmp}),
        .S({\end_from_4k[3]_i_2_n_0 ,\end_from_4k[3]_i_3_n_0 ,\end_from_4k[3]_i_4_n_0 ,\end_from_4k[3]_i_5_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_86),
        .\data_p1_reg[31]_0 ({rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111}),
        .\data_p1_reg[63]_0 ({rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131,rs_req_n_132,rs_req_n_133,rs_req_n_134,rs_req_n_135,rs_req_n_136,rs_req_n_137,rs_req_n_138,rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143}),
        .\data_p1_reg[75]_0 (rs_req_n_1),
        .\data_p1_reg[75]_1 ({rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[75]_0 (D),
        .\end_from_4k_reg[7] ({\end_from_4k[7]_i_2_n_0 ,\end_from_4k[7]_i_3_n_0 ,\end_from_4k[7]_i_4_n_0 ,\end_from_4k[7]_i_5_n_0 }),
        .first_sect_reg(rs_req_n_89),
        .last_sect_reg(rs_req_n_144),
        .last_sect_reg_0(last_sect_i_2__0_n_0),
        .last_sect_reg_1(last_sect_reg_n_0),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .out(first_sect),
        .p_17_in(p_17_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt_carry_reg(sect_cnt_carry_i_2__0_n_0),
        .sect_cnt_carry_reg_0(sect_cnt_carry_i_3__0_n_0),
        .sect_cnt_lsb0(sect_cnt_lsb0),
        .\sect_cnt_lsb_reg[0] (sect_cnt_lsb[0]),
        .\sect_cnt_lsb_reg[12] (rs_req_n_91),
        .sect_cnt_msb0(sect_cnt_msb0),
        .\sect_total_buf_reg[19] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_2_n_0 ,\sect_total[1]_i_3_n_0 }),
        .single_sect(single_sect));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect),
        .I1(p_17_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[0]),
        .O(sect_addr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[1]),
        .O(sect_addr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[2]),
        .O(sect_addr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[3]),
        .O(sect_addr[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[4]),
        .O(sect_addr[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[5]),
        .O(sect_addr[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[6]),
        .O(sect_addr[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[7]),
        .O(sect_addr[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[8]),
        .O(sect_addr[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[9]),
        .O(sect_addr[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[10]),
        .O(sect_addr[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[11]),
        .O(sect_addr[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[12]),
        .O(sect_addr[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[13]),
        .O(sect_addr[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[14]),
        .O(sect_addr[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[15]),
        .O(sect_addr[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[16]),
        .O(sect_addr[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[18]),
        .O(sect_addr[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_lsb[19]),
        .O(sect_addr[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[0]),
        .O(sect_addr[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[1]),
        .O(sect_addr[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[2]),
        .O(sect_addr[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[3]),
        .O(sect_addr[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[4]),
        .O(sect_addr[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[5]),
        .O(sect_addr[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[6]),
        .O(sect_addr[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[7]),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[8]),
        .O(sect_addr[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[9]),
        .O(sect_addr[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[10]),
        .O(sect_addr[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[11]),
        .O(sect_addr[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[12]),
        .O(sect_addr[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[13]),
        .O(sect_addr[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[14]),
        .O(sect_addr[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[15]),
        .O(sect_addr[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[16]),
        .O(sect_addr[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[17]),
        .O(sect_addr[49]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[18]),
        .O(sect_addr[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[19]),
        .O(sect_addr[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[20]),
        .O(sect_addr[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[21]),
        .O(sect_addr[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[22]),
        .O(sect_addr[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[23]),
        .O(sect_addr[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[24]),
        .O(sect_addr[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[25]),
        .O(sect_addr[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[26]),
        .O(sect_addr[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[27]),
        .O(sect_addr[59]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[28]),
        .O(sect_addr[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[29]),
        .O(sect_addr[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[30]),
        .O(sect_addr[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect),
        .I2(sect_cnt_msb[31]),
        .O(sect_addr[63]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    sect_cnt_carry_i_2__0
       (.I0(sect_cnt_carry_i_6__0_n_0),
        .I1(sect_cnt_lsb[12]),
        .I2(sect_cnt_lsb[13]),
        .I3(sect_cnt_lsb[11]),
        .I4(sect_cnt_lsb[0]),
        .O(sect_cnt_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_3__0
       (.I0(sect_cnt_carry_i_7__0_n_0),
        .I1(sect_cnt_lsb[3]),
        .I2(sect_cnt_lsb[4]),
        .I3(sect_cnt_lsb[1]),
        .I4(sect_cnt_lsb[2]),
        .O(sect_cnt_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_6__0
       (.I0(sect_cnt_lsb[14]),
        .I1(sect_cnt_lsb[15]),
        .I2(sect_cnt_lsb[16]),
        .I3(sect_cnt_lsb[17]),
        .I4(sect_cnt_lsb[19]),
        .I5(sect_cnt_lsb[18]),
        .O(sect_cnt_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_7__0
       (.I0(sect_cnt_lsb[5]),
        .I1(sect_cnt_lsb[6]),
        .I2(sect_cnt_lsb[7]),
        .I3(sect_cnt_lsb[8]),
        .I4(sect_cnt_lsb[10]),
        .I5(sect_cnt_lsb[9]),
        .O(sect_cnt_carry_i_7__0_n_0));
  FDRE sect_cnt_carry_reg
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_91),
        .Q(sect_cnt_carry),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry
       (.CI(1'b0),
        .CO({sect_cnt_lsb0_carry_n_0,sect_cnt_lsb0_carry_n_1,sect_cnt_lsb0_carry_n_2,sect_cnt_lsb0_carry_n_3}),
        .CYINIT(sect_cnt_lsb[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[4:1]),
        .S(sect_cnt_lsb[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__0
       (.CI(sect_cnt_lsb0_carry_n_0),
        .CO({sect_cnt_lsb0_carry__0_n_0,sect_cnt_lsb0_carry__0_n_1,sect_cnt_lsb0_carry__0_n_2,sect_cnt_lsb0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[8:5]),
        .S(sect_cnt_lsb[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__1
       (.CI(sect_cnt_lsb0_carry__0_n_0),
        .CO({sect_cnt_lsb0_carry__1_n_0,sect_cnt_lsb0_carry__1_n_1,sect_cnt_lsb0_carry__1_n_2,sect_cnt_lsb0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[12:9]),
        .S(sect_cnt_lsb[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__2
       (.CI(sect_cnt_lsb0_carry__1_n_0),
        .CO({sect_cnt_lsb0_carry__2_n_0,sect_cnt_lsb0_carry__2_n_1,sect_cnt_lsb0_carry__2_n_2,sect_cnt_lsb0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_lsb0[16:13]),
        .S(sect_cnt_lsb[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt_lsb0_carry__3
       (.CI(sect_cnt_lsb0_carry__2_n_0),
        .CO({NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED[3:2],sect_cnt_lsb0_carry__3_n_2,sect_cnt_lsb0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED[3],sect_cnt_lsb0[19:17]}),
        .S({1'b0,sect_cnt_lsb[19:17]}));
  FDRE \sect_cnt_lsb_reg[0] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_111),
        .Q(sect_cnt_lsb[0]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[10] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_101),
        .Q(sect_cnt_lsb[10]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[11] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_100),
        .Q(sect_cnt_lsb[11]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[12] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_99),
        .Q(sect_cnt_lsb[12]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[13] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_98),
        .Q(sect_cnt_lsb[13]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[14] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_97),
        .Q(sect_cnt_lsb[14]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[15] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_96),
        .Q(sect_cnt_lsb[15]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[16] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_95),
        .Q(sect_cnt_lsb[16]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[17] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_94),
        .Q(sect_cnt_lsb[17]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[18] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_93),
        .Q(sect_cnt_lsb[18]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[19] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_92),
        .Q(sect_cnt_lsb[19]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[1] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_110),
        .Q(sect_cnt_lsb[1]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[2] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_109),
        .Q(sect_cnt_lsb[2]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[3] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_108),
        .Q(sect_cnt_lsb[3]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[4] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_107),
        .Q(sect_cnt_lsb[4]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[5] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_106),
        .Q(sect_cnt_lsb[5]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[6] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_105),
        .Q(sect_cnt_lsb[6]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[7] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_104),
        .Q(sect_cnt_lsb[7]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[8] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_103),
        .Q(sect_cnt_lsb[8]),
        .R(SR));
  FDRE \sect_cnt_lsb_reg[9] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_102),
        .Q(sect_cnt_lsb[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_cnt_msb[3]_i_3__0 
       (.I0(sect_cnt_msb[0]),
        .I1(sect_cnt_carry),
        .O(\sect_cnt_msb[3]_i_3__0_n_0 ));
  FDRE \sect_cnt_msb_reg[0] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_143),
        .Q(sect_cnt_msb[0]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[10] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_133),
        .Q(sect_cnt_msb[10]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[11] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_132),
        .Q(sect_cnt_msb[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[11]_i_2__0 
       (.CI(\sect_cnt_msb_reg[7]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[11]_i_2__0_n_0 ,\sect_cnt_msb_reg[11]_i_2__0_n_1 ,\sect_cnt_msb_reg[11]_i_2__0_n_2 ,\sect_cnt_msb_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[11:8]),
        .S(sect_cnt_msb[11:8]));
  FDRE \sect_cnt_msb_reg[12] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_131),
        .Q(sect_cnt_msb[12]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[13] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_130),
        .Q(sect_cnt_msb[13]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[14] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_129),
        .Q(sect_cnt_msb[14]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[15] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_128),
        .Q(sect_cnt_msb[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[15]_i_2__0 
       (.CI(\sect_cnt_msb_reg[11]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[15]_i_2__0_n_0 ,\sect_cnt_msb_reg[15]_i_2__0_n_1 ,\sect_cnt_msb_reg[15]_i_2__0_n_2 ,\sect_cnt_msb_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[15:12]),
        .S(sect_cnt_msb[15:12]));
  FDRE \sect_cnt_msb_reg[16] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_127),
        .Q(sect_cnt_msb[16]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[17] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_126),
        .Q(sect_cnt_msb[17]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[18] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_125),
        .Q(sect_cnt_msb[18]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[19] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_124),
        .Q(sect_cnt_msb[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[19]_i_2__0 
       (.CI(\sect_cnt_msb_reg[15]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[19]_i_2__0_n_0 ,\sect_cnt_msb_reg[19]_i_2__0_n_1 ,\sect_cnt_msb_reg[19]_i_2__0_n_2 ,\sect_cnt_msb_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[19:16]),
        .S(sect_cnt_msb[19:16]));
  FDRE \sect_cnt_msb_reg[1] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_142),
        .Q(sect_cnt_msb[1]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[20] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_123),
        .Q(sect_cnt_msb[20]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[21] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_122),
        .Q(sect_cnt_msb[21]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[22] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_121),
        .Q(sect_cnt_msb[22]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[23] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_120),
        .Q(sect_cnt_msb[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[23]_i_2__0 
       (.CI(\sect_cnt_msb_reg[19]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[23]_i_2__0_n_0 ,\sect_cnt_msb_reg[23]_i_2__0_n_1 ,\sect_cnt_msb_reg[23]_i_2__0_n_2 ,\sect_cnt_msb_reg[23]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[23:20]),
        .S(sect_cnt_msb[23:20]));
  FDRE \sect_cnt_msb_reg[24] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_119),
        .Q(sect_cnt_msb[24]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[25] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_118),
        .Q(sect_cnt_msb[25]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[26] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_117),
        .Q(sect_cnt_msb[26]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[27] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_116),
        .Q(sect_cnt_msb[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[27]_i_2__0 
       (.CI(\sect_cnt_msb_reg[23]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[27]_i_2__0_n_0 ,\sect_cnt_msb_reg[27]_i_2__0_n_1 ,\sect_cnt_msb_reg[27]_i_2__0_n_2 ,\sect_cnt_msb_reg[27]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[27:24]),
        .S(sect_cnt_msb[27:24]));
  FDRE \sect_cnt_msb_reg[28] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_115),
        .Q(sect_cnt_msb[28]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[29] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_114),
        .Q(sect_cnt_msb[29]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[2] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_141),
        .Q(sect_cnt_msb[2]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[30] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_113),
        .Q(sect_cnt_msb[30]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[31] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_112),
        .Q(sect_cnt_msb[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[31]_i_2__0 
       (.CI(\sect_cnt_msb_reg[27]_i_2__0_n_0 ),
        .CO({\NLW_sect_cnt_msb_reg[31]_i_2__0_CO_UNCONNECTED [3],\sect_cnt_msb_reg[31]_i_2__0_n_1 ,\sect_cnt_msb_reg[31]_i_2__0_n_2 ,\sect_cnt_msb_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[31:28]),
        .S(sect_cnt_msb[31:28]));
  FDRE \sect_cnt_msb_reg[3] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_140),
        .Q(sect_cnt_msb[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_msb_reg[3]_i_2__0_n_0 ,\sect_cnt_msb_reg[3]_i_2__0_n_1 ,\sect_cnt_msb_reg[3]_i_2__0_n_2 ,\sect_cnt_msb_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sect_cnt_msb[0]}),
        .O(sect_cnt_msb0[3:0]),
        .S({sect_cnt_msb[3:1],\sect_cnt_msb[3]_i_3__0_n_0 }));
  FDRE \sect_cnt_msb_reg[4] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_139),
        .Q(sect_cnt_msb[4]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[5] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_138),
        .Q(sect_cnt_msb[5]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[6] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_137),
        .Q(sect_cnt_msb[6]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[7] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_136),
        .Q(sect_cnt_msb[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_msb_reg[7]_i_2__0 
       (.CI(\sect_cnt_msb_reg[3]_i_2__0_n_0 ),
        .CO({\sect_cnt_msb_reg[7]_i_2__0_n_0 ,\sect_cnt_msb_reg[7]_i_2__0_n_1 ,\sect_cnt_msb_reg[7]_i_2__0_n_2 ,\sect_cnt_msb_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt_msb0[7:4]),
        .S(sect_cnt_msb[7:4]));
  FDRE \sect_cnt_msb_reg[8] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_135),
        .Q(sect_cnt_msb[8]),
        .R(SR));
  FDRE \sect_cnt_msb_reg[9] 
       (.C(ap_clk),
        .CE(sect_cnt_lsb_0),
        .D(rs_req_n_134),
        .Q(sect_cnt_msb[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_total[0]),
        .I1(single_sect),
        .I2(end_from_4k[0]),
        .I3(first_sect),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect),
        .I5(beat_total[9]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(sect_len_buf[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(sect_len_buf[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(sect_len_buf[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(sect_len_buf[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_2 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[11]),
        .O(\sect_total[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[11]),
        .I1(start_addr_tmp[10]),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_addr_tmp),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(sect_total[9]),
        .R(SR));
  FDRE single_sect_reg
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_1),
        .Q(single_sect),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[10]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[11]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[12]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[13]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[14]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[15]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[16]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[17]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[18]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[19]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[20]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[21]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[22]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[23]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[24]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[25]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[26]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[27]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[28]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[29]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[2]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[30]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[31]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[32]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[33]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[34]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[35]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[36]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[37]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[38]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[39]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[3]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[40]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[41]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[42]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[43]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[44]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[45]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[46]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[47]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[48]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[49]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[4]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[50]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[51]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[52]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[53]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[54]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[55]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[56]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[57]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[58]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[59]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[5]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[60]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[61]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[62]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[63]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[6]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[7]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[8]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_addr_tmp[9]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(start_addr_tmp[2]),
        .O(\start_to_4k[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(start_addr_tmp[3]),
        .O(\start_to_4k[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(start_addr_tmp[4]),
        .O(\start_to_4k[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(start_addr_tmp[5]),
        .O(\start_to_4k[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(start_addr_tmp[6]),
        .O(\start_to_4k[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(start_addr_tmp[7]),
        .O(\start_to_4k[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(start_addr_tmp[8]),
        .O(\start_to_4k[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(start_addr_tmp[9]),
        .O(\start_to_4k[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(start_addr_tmp[10]),
        .O(\start_to_4k[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(start_addr_tmp[11]),
        .O(\start_to_4k[9]_i_1_n_0 ));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[0]_i_1_n_0 ),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[1]_i_1_n_0 ),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[2]_i_1_n_0 ),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[3]_i_1_n_0 ),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[4]_i_1_n_0 ),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[5]_i_1_n_0 ),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[6]_i_1_n_0 ),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[7]_i_1_n_0 ),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[8]_i_1_n_0 ),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(\start_to_4k[9]_i_1_n_0 ),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo
   (\conservative_gen.burst_valid ,
    S,
    \dout_reg[3] ,
    p_0_in,
    CO,
    p_1_in_0,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \conservative_gen.num_beat_cnt_reg[7]_0 ,
    \dout_reg[3]_0 ,
    \conservative_gen.local_BURST_WVALID_reg ,
    SR,
    ap_clk,
    Q,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    \dout_reg[0] ,
    \conservative_gen.num_beat_pred_br10__0 ,
    push,
    gmem_0_WREADY,
    \conservative_gen.num_beat_cnt_reg[3] ,
    \dout_reg[0]_0 ,
    in);
  output \conservative_gen.burst_valid ;
  output [3:0]S;
  output [3:0]\dout_reg[3] ;
  output [0:0]p_0_in;
  output [0:0]CO;
  output [5:0]p_1_in_0;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  output [3:0]\dout_reg[3]_0 ;
  output \conservative_gen.local_BURST_WVALID_reg ;
  input [0:0]SR;
  input ap_clk;
  input [7:0]Q;
  input local_BURST_AWVALID;
  input [0:0]local_BURST_WREADY;
  input \dout_reg[0] ;
  input [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  input push;
  input gmem_0_WREADY;
  input [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input [0:0]\dout_reg[0]_0 ;
  input [3:0]in;

  wire [0:0]CO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [3:0]\dout_reg[3] ;
  wire [3:0]\dout_reg[3]_0 ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_n_0;
  wire gmem_0_WREADY;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire [0:0]local_BURST_WREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1_n_0 ;
  wire \num_data_cnt[1]_i_1_n_0 ;
  wire \num_data_cnt[2]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_1_n_0 ;
  wire \num_data_cnt[4]_i_1_n_0 ;
  wire \num_data_cnt[4]_i_2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]p_0_in;
  wire p_17_in;
  wire [5:0]p_1_in_0;
  wire pop;
  wire push;
  wire push_0;
  wire raddr112_in;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl U_fifo_srl
       (.CO(CO),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.num_beat_cnt_reg[3] (\conservative_gen.num_beat_cnt_reg[3] ),
        .\conservative_gen.num_beat_cnt_reg[3]_0 (p_0_in),
        .\conservative_gen.num_beat_cnt_reg[7] (\conservative_gen.num_beat_cnt_reg[7] ),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .\dout_reg[0]_0 (\conservative_gen.burst_valid ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (empty_n_reg_n_0),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (full_n_reg_n_0),
        .\dout_reg[3]_3 (raddr_reg),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_1_in_0(p_1_in_0[2:0]),
        .pop(pop),
        .push_0(push_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \conservative_gen.local_BURST_WLEN[3]_i_1 
       (.I0(\conservative_gen.burst_valid ),
        .I1(CO),
        .I2(\dout_reg[0] ),
        .I3(local_BURST_WREADY),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \conservative_gen.local_BURST_WVALID_i_1 
       (.I0(\dout_reg[0] ),
        .I1(CO),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(\conservative_gen.burst_valid ),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(\conservative_gen.burst_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF5D005D005D00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\conservative_gen.burst_valid ),
        .I2(p_0_in),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_n_0),
        .I5(local_BURST_AWVALID),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF4C4C4C)) 
    full_n_i_1
       (.I0(full_n_i_2_n_0),
        .I1(full_n_reg_n_0),
        .I2(local_BURST_AWVALID),
        .I3(\conservative_gen.burst_valid ),
        .I4(p_0_in),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    full_n_i_2
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[4]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1 
       (.I0(pop),
        .I1(full_n_reg_n_0),
        .I2(local_BURST_AWVALID),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h77878888)) 
    \mOutPtr[4]_i_1 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(\conservative_gen.burst_valid ),
        .I3(p_0_in),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A22AAAA22222222)) 
    \mOutPtr[4]_i_3 
       (.I0(push_0),
        .I1(empty_n_reg_n_0),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0] ),
        .I4(CO),
        .I5(\conservative_gen.burst_valid ),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(\conservative_gen.burst_valid ),
        .I2(p_0_in),
        .I3(full_n_reg_n_0),
        .I4(local_BURST_AWVALID),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FF70008F)) 
    \num_data_cnt[2]_i_1 
       (.I0(\conservative_gen.burst_valid ),
        .I1(p_0_in),
        .I2(push_0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7877888888888888)) 
    \num_data_cnt[4]_i_1 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0] ),
        .I4(CO),
        .I5(\conservative_gen.burst_valid ),
        .O(\num_data_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0888088888880888)) 
    \num_data_cnt[4]_i_3 
       (.I0(local_BURST_AWVALID),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(CO),
        .I4(\dout_reg[0] ),
        .I5(local_BURST_WREADY),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[4]_i_2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hC0C000C080800080)) 
    p_3_out_carry__0_i_1
       (.I0(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I1(\conservative_gen.burst_valid ),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(push),
        .O(p_1_in_0[5]));
  LUT6 #(
    .INIT(64'hC0C000C080800080)) 
    p_3_out_carry__0_i_2
       (.I0(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I1(\conservative_gen.burst_valid ),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(push),
        .O(p_1_in_0[4]));
  LUT6 #(
    .INIT(64'hC0C000C080800080)) 
    p_3_out_carry__0_i_3
       (.I0(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I1(\conservative_gen.burst_valid ),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(push),
        .O(p_1_in_0[3]));
  LUT5 #(
    .INIT(32'h5A888888)) 
    p_3_out_carry__0_i_4
       (.I0(p_0_in),
        .I1(\conservative_gen.num_beat_pred_br10__0 [7]),
        .I2(Q[7]),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(gmem_0_WREADY),
        .O(\conservative_gen.num_beat_cnt_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h5A888888)) 
    p_3_out_carry__0_i_5
       (.I0(p_0_in),
        .I1(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I2(Q[6]),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(gmem_0_WREADY),
        .O(\conservative_gen.num_beat_cnt_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h5A888888)) 
    p_3_out_carry__0_i_6
       (.I0(p_0_in),
        .I1(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I2(Q[5]),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(gmem_0_WREADY),
        .O(\conservative_gen.num_beat_cnt_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h5A888888)) 
    p_3_out_carry__0_i_7
       (.I0(p_0_in),
        .I1(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I2(Q[4]),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(gmem_0_WREADY),
        .O(\conservative_gen.num_beat_cnt_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(pop),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[2]_i_1__4 
       (.I0(p_17_in),
        .I1(raddr_reg[0]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0888C00008880888)) 
    \raddr[3]_i_1 
       (.I0(raddr112_in),
        .I1(empty_n_reg_n_0),
        .I2(local_BURST_AWVALID),
        .I3(full_n_reg_n_0),
        .I4(p_0_in),
        .I5(\conservative_gen.burst_valid ),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[3]_i_2__3 
       (.I0(p_17_in),
        .I1(raddr_reg[0]),
        .I2(raddr_reg[1]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0
   (wreq_valid,
    gmem_0_AWREADY,
    D,
    next_wreq,
    S,
    \dout_reg[64] ,
    \dout_reg[64]_0 ,
    SR,
    ap_clk,
    Q,
    gmem_0_RVALID,
    local_CHN_AWREADY,
    tmp_valid_reg,
    wrsp_ready,
    \dout_reg[61] );
  output wreq_valid;
  output gmem_0_AWREADY;
  output [0:0]D;
  output next_wreq;
  output [0:0]S;
  output [62:0]\dout_reg[64] ;
  output \dout_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input gmem_0_RVALID;
  input [0:0]local_CHN_AWREADY;
  input tmp_valid_reg;
  input wrsp_ready;
  input [61:0]\dout_reg[61] ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[61] ;
  wire [62:0]\dout_reg[64] ;
  wire \dout_reg[64]_0 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__7_n_0;
  wire gmem_0_AWREADY;
  wire gmem_0_RVALID;
  wire [0:0]local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__0_n_0 ;
  wire \num_data_cnt[1]_i_1__0_n_0 ;
  wire \num_data_cnt[2]_i_1__0_n_0 ;
  wire \num_data_cnt[3]_i_1__0_n_0 ;
  wire \num_data_cnt[3]_i_2_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q[1]),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\dout_reg[64]_0 ),
        .\dout_reg[64]_2 (gmem_0_AWREADY),
        .\dout_reg[64]_3 (\raddr_reg_n_0_[0] ),
        .\dout_reg[64]_4 (\raddr_reg_n_0_[1] ),
        .\dout_reg[64]_5 (\raddr_reg_n_0_[2] ),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .pop(pop),
        .push(push),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT4 #(
    .INIT(16'hF2A2)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(Q[1]),
        .I1(gmem_0_AWREADY),
        .I2(Q[0]),
        .I3(gmem_0_RVALID),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(Q[1]),
        .I3(gmem_0_AWREADY),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__7
       (.I0(full_n1__3),
        .I1(gmem_0_AWREADY),
        .I2(wreq_valid),
        .I3(next_wreq),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    full_n_i_2__0
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt1__0),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(gmem_0_AWREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(Q[1]),
        .I3(gmem_0_AWREADY),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__0 
       (.I0(pop),
        .I1(Q[1]),
        .I2(gmem_0_AWREADY),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(gmem_0_AWREADY),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(Q[1]),
        .I4(gmem_0_AWREADY),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FF70008F)) 
    \num_data_cnt[2]_i_1__0 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(push),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7877888888888888)) 
    \num_data_cnt[3]_i_1__0 
       (.I0(Q[1]),
        .I1(gmem_0_AWREADY),
        .I2(local_CHN_AWREADY),
        .I3(tmp_valid_reg),
        .I4(wrsp_ready),
        .I5(wreq_valid),
        .O(\num_data_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0888088888880888)) 
    \num_data_cnt[3]_i_3 
       (.I0(gmem_0_AWREADY),
        .I1(Q[1]),
        .I2(wreq_valid),
        .I3(wrsp_ready),
        .I4(tmp_valid_reg),
        .I5(local_CHN_AWREADY),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__0_n_0 ),
        .D(\num_data_cnt[0]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__0_n_0 ),
        .D(\num_data_cnt[1]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__0_n_0 ),
        .D(\num_data_cnt[2]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__0_n_0 ),
        .D(\num_data_cnt[3]_i_2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05AF0F00CF0F0)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wreq_valid),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0
   (D,
    E,
    S,
    Q,
    \dout_reg[64] ,
    SR,
    ap_clk,
    empty_n_reg_0,
    local_CHN_ARREADY,
    tmp_valid_reg,
    \dout_reg[61] );
  output [1:0]D;
  output [0:0]E;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64] ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]empty_n_reg_0;
  input [0:0]local_CHN_ARREADY;
  input tmp_valid_reg;
  input [61:0]\dout_reg[61] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[64] ;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1__4_n_0;
  wire empty_n_i_2__4_n_0;
  wire [1:0]empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__8_n_0;
  wire gmem_0_ARREADY;
  wire [0:0]local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__4_n_0 ;
  wire \num_data_cnt[1]_i_1__5_n_0 ;
  wire \num_data_cnt[2]_i_1__5_n_0 ;
  wire \num_data_cnt[3]_i_1__5_n_0 ;
  wire \num_data_cnt[3]_i_2__1_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1 U_fifo_srl
       (.Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (empty_n_reg_0[1]),
        .\dout_reg[64]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[64]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[64]_4 (\raddr_reg_n_0_[2] ),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(gmem_0_ARREADY),
        .I1(empty_n_reg_0[1]),
        .I2(empty_n_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(gmem_0_ARREADY),
        .I1(empty_n_reg_0[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(local_CHN_ARREADY),
        .I2(tmp_valid_reg),
        .I3(rreq_valid),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_0_ARREADY),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54544454)) 
    full_n_i_1__8
       (.I0(full_n1__3),
        .I1(gmem_0_ARREADY),
        .I2(rreq_valid),
        .I3(tmp_valid_reg),
        .I4(local_CHN_ARREADY),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    full_n_i_2__4
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt1__0),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(gmem_0_ARREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_0_ARREADY),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__5 
       (.I0(pop),
        .I1(empty_n_reg_0[1]),
        .I2(gmem_0_ARREADY),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7877777788888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(empty_n_reg_0[1]),
        .I1(gmem_0_ARREADY),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(rreq_valid),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2__1 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .I1(rreq_valid),
        .I2(E),
        .I3(empty_n_reg_0[1]),
        .I4(gmem_0_ARREADY),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FF70008F)) 
    \num_data_cnt[2]_i_1__5 
       (.I0(rreq_valid),
        .I1(E),
        .I2(push),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \num_data_cnt[3]_i_1__5 
       (.I0(empty_n_reg_0[1]),
        .I1(gmem_0_ARREADY),
        .I2(rreq_valid),
        .I3(tmp_valid_reg),
        .I4(local_CHN_ARREADY),
        .O(\num_data_cnt[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    \num_data_cnt[3]_i_3__1 
       (.I0(gmem_0_ARREADY),
        .I1(empty_n_reg_0[1]),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(rreq_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__5_n_0 ),
        .D(\num_data_cnt[0]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__5_n_0 ),
        .D(\num_data_cnt[1]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__5_n_0 ),
        .D(\num_data_cnt[2]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__5_n_0 ),
        .D(\num_data_cnt[3]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F05AF0F00CF0F0)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(local_CHN_ARREADY),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    local_CHN_WVALID,
    gmem_0_WREADY,
    D,
    E,
    push,
    full_n_reg_0,
    DI,
    \dout_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg_0,
    Q,
    gmem_0_AWREADY,
    local_BURST_WREADY,
    \conservative_gen.num_beat_cnt_reg[0] ,
    CO,
    \conservative_gen.burst_valid ,
    pop,
    p_4_in,
    \conservative_gen.num_beat_cnt_reg[3] ,
    \dout_reg[31] );
  output empty_n_reg_0;
  output [0:0]local_CHN_WVALID;
  output gmem_0_WREADY;
  output [1:0]D;
  output [0:0]E;
  output push;
  output full_n_reg_0;
  output [0:0]DI;
  output [35:0]\dout_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input [1:0]Q;
  input gmem_0_AWREADY;
  input [0:0]local_BURST_WREADY;
  input \conservative_gen.num_beat_cnt_reg[0] ;
  input [0:0]CO;
  input \conservative_gen.burst_valid ;
  input pop;
  input p_4_in;
  input [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input [31:0]\dout_reg[31] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.num_beat_cnt_reg[0] ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire [31:0]\dout_reg[31] ;
  wire [35:0]\dout_reg[35] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire gmem_0_AWREADY;
  wire gmem_0_WREADY;
  wire [0:0]local_BURST_WREADY;
  wire [0:0]local_CHN_WVALID;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire [5:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__1_n_0 ;
  wire \num_data_cnt[1]_i_1__2_n_0 ;
  wire \num_data_cnt[2]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_1__2_n_0 ;
  wire \num_data_cnt[4]_i_1__1_n_0 ;
  wire \num_data_cnt[5]_i_1_n_0 ;
  wire \num_data_cnt[5]_i_2_n_0 ;
  wire \num_data_cnt[5]_i_3_n_0 ;
  wire [5:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire raddr112_in__1;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[4]_i_2_n_0 ;
  wire \raddr[4]_i_4_n_0 ;
  wire [4:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (gmem_0_WREADY),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .\dout_reg[35]_1 (raddr_reg),
        .pop(pop),
        .sel(push));
  LUT4 #(
    .INIT(16'hF2A2)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(Q[1]),
        .I1(gmem_0_WREADY),
        .I2(Q[0]),
        .I3(gmem_0_AWREADY),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(gmem_0_WREADY),
        .I1(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \conservative_gen.num_beat_cnt[7]_i_1 
       (.I0(gmem_0_WREADY),
        .I1(Q[1]),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.num_beat_cnt_reg[0] ),
        .I4(CO),
        .I5(\conservative_gen.burst_valid ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(local_CHN_WVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(Q[1]),
        .I3(gmem_0_WREADY),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[5]),
        .I5(mOutPtr_reg[4]),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF70)) 
    full_n_i_1__0
       (.I0(full_n_i_2__2_n_0),
        .I1(Q[1]),
        .I2(gmem_0_WREADY),
        .I3(p_4_in),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    full_n_i_2__2
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[5]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n_i_2__2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem_0_WREADY),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(Q[1]),
        .I3(gmem_0_WREADY),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__2 
       (.I0(pop),
        .I1(Q[1]),
        .I2(gmem_0_WREADY),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1__1 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_2__1 
       (.I0(gmem_0_WREADY),
        .I1(Q[1]),
        .I2(pop),
        .O(p_17_in));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[5]_i_1 
       (.I0(Q[1]),
        .I1(gmem_0_WREADY),
        .I2(pop),
        .O(\mOutPtr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr[5]_i_3_n_0 ),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[5]),
        .I4(mOutPtr_reg[4]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h54545454D5545454)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(gmem_0_WREADY),
        .I4(Q[1]),
        .I5(pop),
        .O(\mOutPtr[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_2_n_0 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \num_data_cnt[1]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(p_4_in),
        .I2(Q[1]),
        .I3(gmem_0_WREADY),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \num_data_cnt[2]_i_1__2 
       (.I0(p_4_in),
        .I1(Q[1]),
        .I2(gmem_0_WREADY),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__2 
       (.I0(p_4_in),
        .I1(push),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_1__1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \num_data_cnt[4]_i_2__1 
       (.I0(gmem_0_WREADY),
        .I1(Q[1]),
        .I2(p_4_in),
        .O(num_data_cnt1__0));
  LUT3 #(
    .INIT(8'h78)) 
    \num_data_cnt[5]_i_1 
       (.I0(Q[1]),
        .I1(gmem_0_WREADY),
        .I2(p_4_in),
        .O(\num_data_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[5]_i_2 
       (.I0(\num_data_cnt[5]_i_3_n_0 ),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[5]),
        .I4(num_data_cnt_reg[4]),
        .O(\num_data_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h54545454D5545454)) 
    \num_data_cnt[5]_i_3 
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(gmem_0_WREADY),
        .I4(Q[1]),
        .I5(p_4_in),
        .O(\num_data_cnt[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[4]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_0 ),
        .D(\num_data_cnt[5]_i_2_n_0 ),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    p_3_out_carry_i_1
       (.I0(gmem_0_WREADY),
        .I1(Q[1]),
        .I2(\conservative_gen.num_beat_cnt_reg[3] ),
        .O(full_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_3_out_carry_i_5
       (.I0(Q[1]),
        .I1(gmem_0_WREADY),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__0 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(gmem_0_WREADY),
        .I3(Q[1]),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \raddr[2]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(pop),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1 
       (.I0(raddr112_in__1),
        .I1(empty_n_reg_0),
        .I2(gmem_0_WREADY),
        .I3(Q[1]),
        .I4(pop),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[4]_i_2 
       (.I0(\raddr[4]_i_4_n_0 ),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[4]),
        .I4(raddr_reg[3]),
        .O(\raddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[0]),
        .O(raddr112_in__1));
  LUT6 #(
    .INIT(64'h2B22222222222222)) 
    \raddr[4]_i_4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(pop),
        .I3(Q[1]),
        .I4(gmem_0_WREADY),
        .I5(empty_n_reg_0),
        .O(\raddr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1_n_0 ),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1_n_0 ),
        .D(\raddr[3]_i_1__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1_n_0 ),
        .D(\raddr[4]_i_2_n_0 ),
        .Q(raddr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2
   (\dout_reg[0] ,
    wrsp_ready,
    push__0,
    E,
    num_data_cnt1__0,
    \dout_reg[0]_0 ,
    ap_clk,
    SR,
    next_wreq,
    local_CHN_AWREADY,
    \num_data_cnt_reg[4]_0 ,
    wreq_valid,
    icmp_ln38_reg_414,
    \num_data_cnt_reg[0]_0 ,
    Q,
    dout_vld_reg_0,
    ost_resp_info,
    dout_vld_reg_1);
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output [0:0]E;
  output num_data_cnt1__0;
  input [0:0]\dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input next_wreq;
  input [0:0]local_CHN_AWREADY;
  input \num_data_cnt_reg[4]_0 ;
  input wreq_valid;
  input [0:0]icmp_ln38_reg_414;
  input \num_data_cnt_reg[0]_0 ;
  input [0:0]Q;
  input dout_vld_reg_0;
  input [0:0]ost_resp_info;
  input [0:0]dout_vld_reg_1;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire [0:0]icmp_ln38_reg_414;
  wire [0:0]local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[0]_0 ;
  wire \num_data_cnt_reg[4]_0 ;
  wire [0:0]ost_resp_info;
  wire push__0;
  wire \raddr[0]_i_1__1_n_0 ;
  wire [3:0]raddr_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .dout_vld_reg(push__0),
        .dout_vld_reg_0(U_fifo_srl_n_18),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_19),
        .empty_n_reg_0(empty_n_reg_n_0),
        .empty_n_reg_1(empty_n_i_2__2_n_0),
        .full_n_reg(U_fifo_srl_n_20),
        .full_n_reg_0(wrsp_ready),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .\icmp_ln38_reg_414_reg[0] (E),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\num_data_cnt_reg[0]_0 (\num_data_cnt_reg[0]_0 ),
        .\num_data_cnt_reg[0]_1 (Q),
        .\num_data_cnt_reg[4] (\num_data_cnt_reg[4]_0 ),
        .\num_data_cnt_reg[4]_0 (num_data_cnt_reg),
        .ost_resp_info(ost_resp_info),
        .\raddr_reg[3] (U_fifo_srl_n_6),
        .s_ready_t_reg(U_fifo_srl_n_11),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(wrsp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(wrsp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_10),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_9),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_8),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_7),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(\num_data_cnt[0]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_15),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_14),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_13),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_12),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_3),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2
   (ost_resp_info,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    p_1_in,
    Q,
    ursp_ready,
    wrsp_type);
  output [0:0]ost_resp_info;
  output dout_vld_reg_0;
  output [0:0]ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input p_1_in;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_2;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__6_n_0 ;
  wire \num_data_cnt[1]_i_1__7_n_0 ;
  wire \num_data_cnt[2]_i_1__7_n_0 ;
  wire \num_data_cnt[3]_i_1__7_n_0 ;
  wire \num_data_cnt[4]_i_1__4_n_0 ;
  wire \num_data_cnt[4]_i_2__4_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [0:0]ost_resp_info;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire push;
  wire raddr118_out;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_2),
        .empty_n_reg_0(empty_n_reg_n_0),
        .empty_n_reg_1(empty_n_i_2__6_n_0),
        .empty_n_reg_2(ost_ctrl_ready),
        .full_n_reg(U_fifo_srl_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__6
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(p_1_in),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__7
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__7 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_1_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_1_in),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__7 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__7 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__4 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(p_1_in),
        .O(\num_data_cnt[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__4 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__3 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(p_1_in),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[0]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[1]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[2]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[3]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_0 ),
        .D(\num_data_cnt[4]_i_2__4_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_17_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__3 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__2 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_1_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__1 
       (.I0(p_1_in),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4
   (empty_n_reg_0,
    ost_burst_empty_n,
    full_n_reg_0,
    DIPADIP,
    push_0,
    ost_ctrl_info,
    ap_clk,
    SR,
    pop,
    ost_ctrl_valid,
    push,
    Q,
    \num_data_cnt_reg[4]_0 ,
    local_CHN_RREADY);
  output empty_n_reg_0;
  output [0:0]ost_burst_empty_n;
  output full_n_reg_0;
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]\num_data_cnt_reg[4]_0 ;
  input [0:0]local_CHN_RREADY;

  wire [0:0]DIPADIP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__9_n_0;
  wire empty_n_i_1__9_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_0;
  wire full_n1__4;
  wire full_n_i_1__9_n_0;
  wire full_n_reg_0;
  wire [0:0]local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__9_n_0 ;
  wire \num_data_cnt[1]_i_1__6_n_0 ;
  wire \num_data_cnt[2]_i_1__6_n_0 ;
  wire \num_data_cnt[3]_i_1__6_n_0 ;
  wire \num_data_cnt[4]_i_1__3_n_0 ;
  wire \num_data_cnt[4]_i_2__3_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[4]_0 ;
  wire [0:0]ost_burst_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_13_in;
  wire p_17_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9 U_fifo_srl
       (.DIPADIP(DIPADIP),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .mem_reg(ost_burst_empty_n),
        .mem_reg_0(Q),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_0),
        .I1(local_CHN_RREADY),
        .I2(\num_data_cnt_reg[4]_0 ),
        .I3(Q),
        .I4(ost_burst_empty_n),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(ost_burst_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__9
       (.I0(empty_n_i_2__9_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__9
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(ost_burst_empty_n),
        .I3(Q),
        .I4(push),
        .O(full_n_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__6
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(ost_burst_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(ost_burst_empty_n),
        .I4(Q),
        .I5(push),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h9555AAAA6AAA5555)) 
    \num_data_cnt[1]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .I1(ost_burst_empty_n),
        .I2(Q),
        .I3(push),
        .I4(push_0),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__6 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__6 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \num_data_cnt[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(ost_burst_empty_n),
        .I3(Q),
        .I4(\num_data_cnt_reg[4]_0 ),
        .I5(local_CHN_RREADY),
        .O(\num_data_cnt[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__3 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \num_data_cnt[4]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(local_CHN_RREADY),
        .I3(\num_data_cnt_reg[4]_0 ),
        .I4(Q),
        .I5(ost_burst_empty_n),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__3_n_0 ),
        .D(\num_data_cnt[0]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__3_n_0 ),
        .D(\num_data_cnt[1]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__3_n_0 ),
        .D(\num_data_cnt[2]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__3_n_0 ),
        .D(\num_data_cnt[3]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__3_n_0 ),
        .D(\num_data_cnt[4]_i_2__3_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_17_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__1 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_0),
        .I1(ost_burst_empty_n),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(ost_burst_empty_n),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_0),
        .O(raddr118_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5
   (ost_ctrl_empty_n,
    ost_ctrl_ready,
    SR,
    ap_clk,
    local_BURST_RREADY,
    ost_ctrl_valid,
    push__0,
    \num_data_cnt_reg[4]_0 ,
    \num_data_cnt_reg[4]_1 ,
    m_axi_gmem_ARREADY,
    E);
  output [0:0]ost_ctrl_empty_n;
  output [0:0]ost_ctrl_ready;
  input [0:0]SR;
  input ap_clk;
  input [0:0]local_BURST_RREADY;
  input ost_ctrl_valid;
  input push__0;
  input \num_data_cnt_reg[4]_0 ;
  input \num_data_cnt_reg[4]_1 ;
  input m_axi_gmem_ARREADY;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__8_n_0;
  wire empty_n_i_1__8_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__3_n_0;
  wire [0:0]local_BURST_RREADY;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire m_axi_gmem_ARREADY;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__8_n_0 ;
  wire \num_data_cnt[1]_i_1__8_n_0 ;
  wire \num_data_cnt[2]_i_1__8_n_0 ;
  wire \num_data_cnt[3]_i_1__8_n_0 ;
  wire \num_data_cnt[4]_i_2__5_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[4]_0 ;
  wire \num_data_cnt_reg[4]_1 ;
  wire [0:0]ost_ctrl_empty_n;
  wire [0:0]ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_17_in;
  wire push__0;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(ost_ctrl_empty_n),
        .I2(local_BURST_RREADY),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(ost_ctrl_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF5D005D005D00)) 
    empty_n_i_1__8
       (.I0(empty_n_i_2__8_n_0),
        .I1(ost_ctrl_empty_n),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__3
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(local_BURST_RREADY),
        .I3(ost_ctrl_empty_n),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__9
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hA655AAAA59AA5555)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(ost_ctrl_empty_n),
        .I2(local_BURST_RREADY),
        .I3(empty_n_reg_n_0),
        .I4(push__0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__5 
       (.I0(ost_ctrl_empty_n),
        .I1(local_BURST_RREADY),
        .I2(empty_n_reg_n_0),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(local_BURST_RREADY),
        .I4(ost_ctrl_empty_n),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(local_BURST_RREADY),
        .I2(ost_ctrl_empty_n),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FF70008F)) 
    \num_data_cnt[2]_i_1__8 
       (.I0(local_BURST_RREADY),
        .I1(ost_ctrl_empty_n),
        .I2(push__0),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__8 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__5 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000880888088808)) 
    \num_data_cnt[4]_i_3__4 
       (.I0(ost_ctrl_ready),
        .I1(\num_data_cnt_reg[4]_0 ),
        .I2(\num_data_cnt_reg[4]_1 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(ost_ctrl_empty_n),
        .I5(local_BURST_RREADY),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[4]_i_2__5_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    D,
    ap_done,
    p_1_in,
    SR,
    ap_clk,
    icmp_ln38_reg_414,
    ap_start,
    Q,
    \ap_CS_fsm_reg[87] ,
    push__0,
    num_data_cnt1__0,
    wrsp_type,
    ost_resp_info,
    ost_resp_valid,
    E);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [1:0]D;
  output ap_done;
  output p_1_in;
  input [0:0]SR;
  input ap_clk;
  input [0:0]icmp_ln38_reg_414;
  input ap_start;
  input [86:0]Q;
  input \ap_CS_fsm_reg[87] ;
  input push__0;
  input num_data_cnt1__0;
  input wrsp_type;
  input [0:0]ost_resp_info;
  input [0:0]ost_resp_valid;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [86:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[87]_i_10_n_0 ;
  wire \ap_CS_fsm[87]_i_11_n_0 ;
  wire \ap_CS_fsm[87]_i_12_n_0 ;
  wire \ap_CS_fsm[87]_i_13_n_0 ;
  wire \ap_CS_fsm[87]_i_14_n_0 ;
  wire \ap_CS_fsm[87]_i_15_n_0 ;
  wire \ap_CS_fsm[87]_i_16_n_0 ;
  wire \ap_CS_fsm[87]_i_17_n_0 ;
  wire \ap_CS_fsm[87]_i_18_n_0 ;
  wire \ap_CS_fsm[87]_i_19_n_0 ;
  wire \ap_CS_fsm[87]_i_20_n_0 ;
  wire \ap_CS_fsm[87]_i_2_n_0 ;
  wire \ap_CS_fsm[87]_i_3_n_0 ;
  wire \ap_CS_fsm[87]_i_4_n_0 ;
  wire \ap_CS_fsm[87]_i_5_n_0 ;
  wire \ap_CS_fsm[87]_i_7_n_0 ;
  wire \ap_CS_fsm[87]_i_8_n_0 ;
  wire \ap_CS_fsm[87]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[87] ;
  wire ap_clk;
  wire ap_done;
  wire ap_start;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__1_n_0;
  wire full_n_reg_0;
  wire [0:0]icmp_ln38_reg_414;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__3_n_0 ;
  wire \num_data_cnt[1]_i_1__4_n_0 ;
  wire \num_data_cnt[2]_i_1__4_n_0 ;
  wire \num_data_cnt[3]_i_2__0_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire [0:0]ost_resp_info;
  wire [0:0]ost_resp_valid;
  wire p_17_in;
  wire p_1_in;
  wire push__0;
  wire wrsp_type;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFF0FDD00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln38_reg_414),
        .I1(dout_vld_reg_0),
        .I2(ap_start),
        .I3(Q[86]),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF0008000)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(\ap_CS_fsm[87]_i_2_n_0 ),
        .I1(\ap_CS_fsm[87]_i_3_n_0 ),
        .I2(\ap_CS_fsm[87]_i_4_n_0 ),
        .I3(\ap_CS_fsm[87]_i_5_n_0 ),
        .I4(\ap_CS_fsm_reg[87] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_10 
       (.I0(Q[58]),
        .I1(Q[59]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[61]),
        .I5(Q[60]),
        .O(\ap_CS_fsm[87]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_11 
       (.I0(Q[64]),
        .I1(Q[65]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[67]),
        .I5(Q[66]),
        .O(\ap_CS_fsm[87]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_12 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[49]),
        .I5(Q[48]),
        .O(\ap_CS_fsm[87]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_13 
       (.I0(Q[52]),
        .I1(Q[53]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[55]),
        .I5(Q[54]),
        .O(\ap_CS_fsm[87]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_14 
       (.I0(Q[34]),
        .I1(Q[35]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[37]),
        .I5(Q[36]),
        .O(\ap_CS_fsm[87]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_15 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[43]),
        .I5(Q[42]),
        .O(\ap_CS_fsm[87]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_16 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\ap_CS_fsm[87]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_17 
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\ap_CS_fsm[87]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_18 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\ap_CS_fsm[87]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[87]_i_19 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ap_CS_fsm[87]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[87]_i_2 
       (.I0(\ap_CS_fsm[87]_i_7_n_0 ),
        .I1(\ap_CS_fsm[87]_i_8_n_0 ),
        .I2(\ap_CS_fsm[87]_i_9_n_0 ),
        .I3(\ap_CS_fsm[87]_i_10_n_0 ),
        .I4(\ap_CS_fsm[87]_i_11_n_0 ),
        .O(\ap_CS_fsm[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_20 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(\ap_CS_fsm[87]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[87]_i_3 
       (.I0(\ap_CS_fsm[87]_i_12_n_0 ),
        .I1(\ap_CS_fsm[87]_i_13_n_0 ),
        .I2(\ap_CS_fsm[87]_i_14_n_0 ),
        .I3(\ap_CS_fsm[87]_i_15_n_0 ),
        .O(\ap_CS_fsm[87]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[87]_i_4 
       (.I0(\ap_CS_fsm[87]_i_16_n_0 ),
        .I1(\ap_CS_fsm[87]_i_17_n_0 ),
        .I2(\ap_CS_fsm[87]_i_18_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_done),
        .O(\ap_CS_fsm[87]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[87]_i_5 
       (.I0(\ap_CS_fsm[87]_i_19_n_0 ),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(\ap_CS_fsm[87]_i_20_n_0 ),
        .O(\ap_CS_fsm[87]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_7 
       (.I0(Q[82]),
        .I1(Q[83]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[85]),
        .I5(Q[84]),
        .O(\ap_CS_fsm[87]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_8 
       (.I0(Q[76]),
        .I1(Q[77]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[79]),
        .I5(Q[78]),
        .O(\ap_CS_fsm[87]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[87]_i_9 
       (.I0(Q[70]),
        .I1(Q[71]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[73]),
        .I5(Q[72]),
        .O(\ap_CS_fsm[87]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(Q[86]),
        .I2(dout_vld_reg_0),
        .I3(icmp_ln38_reg_414),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF75F50000)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__3_n_0),
        .I1(Q[86]),
        .I2(dout_vld_reg_0),
        .I3(icmp_ln38_reg_414),
        .I4(empty_n_reg_n_0),
        .I5(push__0),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555510000000)) 
    full_n_i_1__1
       (.I0(full_n1__3),
        .I1(push__0),
        .I2(icmp_ln38_reg_414),
        .I3(dout_vld_reg_0),
        .I4(Q[86]),
        .I5(full_n_reg_0),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    full_n_i_2__3
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt1__0),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \int_isr[0]_i_3 
       (.I0(icmp_ln38_reg_414),
        .I1(dout_vld_reg_0),
        .I2(Q[86]),
        .O(ap_done));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h4CFFB300)) 
    \mOutPtr[3]_i_1__4 
       (.I0(Q[86]),
        .I1(dout_vld_reg_0),
        .I2(icmp_ln38_reg_414),
        .I3(empty_n_reg_n_0),
        .I4(push__0),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h2A22AA22)) 
    \mOutPtr[3]_i_3 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(icmp_ln38_reg_414),
        .I3(dout_vld_reg_0),
        .I4(Q[86]),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9555AAAA6AAA5555)) 
    \num_data_cnt[1]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .I1(icmp_ln38_reg_414),
        .I2(dout_vld_reg_0),
        .I3(Q[86]),
        .I4(push__0),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__4 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__0 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(ost_resp_info),
        .I3(ost_resp_valid),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4
   (I_CH0_RDATA,
    E,
    dout_vld_reg_0,
    full_n_reg_0,
    D,
    S,
    \mOutPtr_reg[6]_0 ,
    \num_data_cnt_reg[3]_0 ,
    \num_data_cnt_reg[6]_0 ,
    \mOutPtr_reg[7]_0 ,
    \num_data_cnt_reg[7]_0 ,
    DI,
    ready_for_outstanding,
    \state_reg[0] ,
    ap_clk,
    SR,
    Q,
    DIPADIP,
    ready_for_outstanding_reg,
    mem_reg,
    ap_rst_n,
    \mOutPtr_reg[8]_0 ,
    \num_data_cnt_reg[8]_0 );
  output [31:0]I_CH0_RDATA;
  output [0:0]E;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]D;
  output [3:0]S;
  output [6:0]\mOutPtr_reg[6]_0 ;
  output [3:0]\num_data_cnt_reg[3]_0 ;
  output [6:0]\num_data_cnt_reg[6]_0 ;
  output [3:0]\mOutPtr_reg[7]_0 ;
  output [3:0]\num_data_cnt_reg[7]_0 ;
  output [0:0]DI;
  output ready_for_outstanding;
  output [0:0]\state_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]Q;
  input [0:0]DIPADIP;
  input [1:0]ready_for_outstanding_reg;
  input [0:0]mem_reg;
  input ap_rst_n;
  input [7:0]\mOutPtr_reg[8]_0 ;
  input [7:0]\num_data_cnt_reg[8]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [31:0]I_CH0_RDATA;
  wire [32:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__8;
  wire full_n_i_1__4_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire [8:7]mOutPtr_reg;
  wire [6:0]\mOutPtr_reg[6]_0 ;
  wire [3:0]\mOutPtr_reg[7]_0 ;
  wire [7:0]\mOutPtr_reg[8]_0 ;
  wire [0:0]mem_reg;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__5_n_0 ;
  wire \num_data_cnt[8]_i_1_n_0 ;
  wire [8:7]num_data_cnt_reg;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [6:0]\num_data_cnt_reg[6]_0 ;
  wire [3:0]\num_data_cnt_reg[7]_0 ;
  wire [7:0]\num_data_cnt_reg[8]_0 ;
  wire pop;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[1]_i_2_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr[7]_i_3_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire [1:0]ready_for_outstanding_reg;
  wire [0:0]\state_reg[0] ;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem U_fifo_mem
       (.DIPADIP(DIPADIP),
        .I_CH0_RDATA(I_CH0_RDATA),
        .Q({\raddr_reg_n_0_[7] ,\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] ,\raddr_reg_n_0_[4] ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mem_reg_0({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_1(Q),
        .mem_reg_2(empty_n_reg_n_0),
        .mem_reg_3(dout_vld_reg_0),
        .mem_reg_4(full_n_reg_0),
        .mem_reg_5(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ready_for_outstanding_reg[1]),
        .I2(ready_for_outstanding_reg[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(ready_for_outstanding_reg[1]),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DFF550055005500)) 
    empty_n_i_1__5
       (.I0(empty_n_i_2__5_n_0),
        .I1(dout_vld_reg_0),
        .I2(ready_for_outstanding_reg[1]),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(empty_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    empty_n_i_2__5
       (.I0(empty_n_i_3_n_0),
        .I1(empty_n_i_4_n_0),
        .I2(mOutPtr_reg[8]),
        .I3(mOutPtr_reg[7]),
        .I4(mem_reg),
        .I5(full_n_reg_0),
        .O(empty_n_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    empty_n_i_3
       (.I0(empty_n_reg_n_0),
        .I1(ready_for_outstanding_reg[1]),
        .I2(dout_vld_reg_0),
        .I3(\mOutPtr_reg[6]_0 [0]),
        .I4(\mOutPtr_reg[6]_0 [1]),
        .I5(\mOutPtr_reg[6]_0 [2]),
        .O(empty_n_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_4
       (.I0(\mOutPtr_reg[6]_0 [6]),
        .I1(\mOutPtr_reg[6]_0 [5]),
        .I2(\mOutPtr_reg[6]_0 [4]),
        .I3(\mOutPtr_reg[6]_0 [3]),
        .O(empty_n_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__4
       (.I0(full_n1__8),
        .I1(full_n_reg_0),
        .I2(ready_for_outstanding_reg[1]),
        .I3(dout_vld_reg_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    full_n_i_2__5
       (.I0(\num_data_cnt_reg[6]_0 [2]),
        .I1(\num_data_cnt_reg[6]_0 [1]),
        .I2(\num_data_cnt_reg[6]_0 [0]),
        .I3(num_data_cnt1),
        .I4(full_n_i_4_n_0),
        .O(full_n1__8));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(ready_for_outstanding_reg[1]),
        .O(num_data_cnt1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    full_n_i_4
       (.I0(\num_data_cnt_reg[6]_0 [3]),
        .I1(\num_data_cnt_reg[6]_0 [4]),
        .I2(\num_data_cnt_reg[6]_0 [5]),
        .I3(\num_data_cnt_reg[6]_0 [6]),
        .I4(num_data_cnt_reg[8]),
        .I5(num_data_cnt_reg[7]),
        .O(full_n_i_4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg[6]_0 [0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[8]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ready_for_outstanding_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg[6]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [0]),
        .Q(\mOutPtr_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [1]),
        .Q(\mOutPtr_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [2]),
        .Q(\mOutPtr_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [3]),
        .Q(\mOutPtr_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [4]),
        .Q(\mOutPtr_reg[6]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [5]),
        .Q(\mOutPtr_reg[6]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [7]),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__5 
       (.I0(\num_data_cnt_reg[6]_0 [0]),
        .O(\num_data_cnt[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(ready_for_outstanding_reg[1]),
        .I3(dout_vld_reg_0),
        .O(\num_data_cnt[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__5_n_0 ),
        .Q(\num_data_cnt_reg[6]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [0]),
        .Q(\num_data_cnt_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [1]),
        .Q(\num_data_cnt_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [2]),
        .Q(\num_data_cnt_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [3]),
        .Q(\num_data_cnt_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [4]),
        .Q(\num_data_cnt_reg[6]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [5]),
        .Q(\num_data_cnt_reg[6]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [6]),
        .Q(num_data_cnt_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [7]),
        .Q(num_data_cnt_reg[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_1
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_2
       (.I0(\num_data_cnt_reg[6]_0 [6]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_3
       (.I0(\num_data_cnt_reg[6]_0 [5]),
        .I1(\num_data_cnt_reg[6]_0 [6]),
        .O(\num_data_cnt_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_4
       (.I0(\num_data_cnt_reg[6]_0 [4]),
        .I1(\num_data_cnt_reg[6]_0 [5]),
        .O(\num_data_cnt_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h0888)) 
    p_0_out__21_carry_i_1
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(ready_for_outstanding_reg[1]),
        .O(\state_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_2
       (.I0(\num_data_cnt_reg[6]_0 [3]),
        .I1(\num_data_cnt_reg[6]_0 [4]),
        .O(\num_data_cnt_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_3
       (.I0(\num_data_cnt_reg[6]_0 [2]),
        .I1(\num_data_cnt_reg[6]_0 [3]),
        .O(\num_data_cnt_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_4
       (.I0(\num_data_cnt_reg[6]_0 [1]),
        .I1(\num_data_cnt_reg[6]_0 [2]),
        .O(\num_data_cnt_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h6A555555)) 
    p_0_out__21_carry_i_5
       (.I0(\num_data_cnt_reg[6]_0 [1]),
        .I1(ready_for_outstanding_reg[1]),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\num_data_cnt_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\mOutPtr_reg[6]_0 [6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\mOutPtr_reg[6]_0 [5]),
        .I1(\mOutPtr_reg[6]_0 [6]),
        .O(\mOutPtr_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(\mOutPtr_reg[6]_0 [4]),
        .I1(\mOutPtr_reg[6]_0 [5]),
        .O(\mOutPtr_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h08880808)) 
    p_0_out_carry_i_1
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(ready_for_outstanding_reg[1]),
        .I4(dout_vld_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\mOutPtr_reg[6]_0 [3]),
        .I1(\mOutPtr_reg[6]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\mOutPtr_reg[6]_0 [2]),
        .I1(\mOutPtr_reg[6]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\mOutPtr_reg[6]_0 [1]),
        .I1(\mOutPtr_reg[6]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h59AA555555555555)) 
    p_0_out_carry_i_5
       (.I0(\mOutPtr_reg[6]_0 [1]),
        .I1(dout_vld_reg_0),
        .I2(ready_for_outstanding_reg[1]),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__5 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[4] ),
        .I4(\raddr_reg_n_0_[7] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(\raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1__5 
       (.I0(\raddr[1]_i_2_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[7] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__5 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr[3]_i_2__4_n_0 ),
        .O(\raddr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__5 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr[3]_i_2__4_n_0 ),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__4 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[7] ),
        .I4(\raddr_reg_n_0_[6] ),
        .I5(\raddr_reg_n_0_[1] ),
        .O(\raddr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[7] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[4] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \raddr[7]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ready_for_outstanding_reg[1]),
        .I2(empty_n_reg_n_0),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr[7]_i_3_n_0 ),
        .I3(\raddr_reg_n_0_[6] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__5_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5
   (full_n_reg_0,
    empty_n_reg_0,
    burst_valid,
    E,
    \dout_reg[63] ,
    SR,
    ap_clk,
    full_n_reg_1,
    Q,
    p_6_in,
    pop,
    burst_handling,
    local_BURST_AWREADY_0,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]burst_valid;
  output [0:0]E;
  output [61:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input full_n_reg_1;
  input [0:0]Q;
  input p_6_in;
  input pop;
  input burst_handling;
  input local_BURST_AWREADY_0;
  input [61:0]in;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_handling;
  wire [0:0]burst_valid;
  wire [61:0]\dout_reg[63] ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1__7_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [61:0]in;
  wire local_BURST_AWREADY_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__7_n_0 ;
  wire \num_data_cnt[1]_i_1__3_n_0 ;
  wire \num_data_cnt[2]_i_1__3_n_0 ;
  wire \num_data_cnt[3]_i_1__3_n_0 ;
  wire \num_data_cnt[4]_i_1__2_n_0 ;
  wire \num_data_cnt[4]_i_2__2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_6_in;
  wire pop;
  wire push;
  wire raddr112_in__5;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (full_n_reg_0),
        .\dout_reg[63]_2 (full_n_reg_1),
        .in(in),
        .pop(pop),
        .push(push));
  LUT4 #(
    .INIT(16'h0800)) 
    \data_p2[67]_i_1 
       (.I0(burst_valid),
        .I1(Q),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .O(E));
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_0),
        .I1(p_6_in),
        .I2(burst_valid),
        .I3(Q),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__7
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__7_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF4C4C4C4C4C4C4C)) 
    full_n_i_1__2
       (.I0(full_n_i_2__8_n_0),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(Q),
        .I4(burst_valid),
        .I5(p_6_in),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    full_n_i_2__8
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[4]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n_i_2__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \mOutPtr[2]_i_1__3 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(p_6_in),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__3 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__3 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(Q),
        .I3(burst_valid),
        .I4(p_6_in),
        .O(\num_data_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__2 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(p_6_in),
        .I3(burst_valid),
        .I4(Q),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[0]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[1]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[2]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[3]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[4]_i_2__2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \raddr[2]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(pop),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr112_in__5),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__3 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__5));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load
   (I_CH0_RDATA,
    push,
    gmem_0_RVALID,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    local_BURST_RREADY,
    D,
    E,
    \tmp_len_reg[11]_0 ,
    ap_clk,
    SR,
    Q,
    DIPADIP,
    ready_for_outstanding_reg_0,
    mem_reg,
    ap_rst_n,
    local_CHN_ARREADY,
    \dout_reg[61] );
  output [31:0]I_CH0_RDATA;
  output push;
  output gmem_0_RVALID;
  output [0:0]local_CHN_RREADY;
  output [0:0]local_CHN_ARVALID;
  output [0:0]local_BURST_RREADY;
  output [2:0]D;
  output [0:0]E;
  output [63:0]\tmp_len_reg[11]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]Q;
  input [0:0]DIPADIP;
  input [3:0]ready_for_outstanding_reg_0;
  input [0:0]mem_reg;
  input ap_rst_n;
  input [0:0]local_CHN_ARREADY;
  input [61:0]\dout_reg[61] ;

  wire [2:0]D;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [31:0]I_CH0_RDATA;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_68;
  wire [61:0]\dout_reg[61] ;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_67;
  wire gmem_0_RVALID;
  wire [0:0]local_BURST_RREADY;
  wire [0:0]local_CHN_ARREADY;
  wire [0:0]local_CHN_ARVALID;
  wire [0:0]local_CHN_RREADY;
  wire mOutPtr113_out;
  wire [6:0]mOutPtr_reg;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire [6:0]num_data_cnt_reg;
  wire [64:64]out_rreq_pack;
  wire p_0_out__21_carry__0_n_1;
  wire p_0_out__21_carry__0_n_2;
  wire p_0_out__21_carry__0_n_3;
  wire p_0_out__21_carry__0_n_4;
  wire p_0_out__21_carry__0_n_5;
  wire p_0_out__21_carry__0_n_6;
  wire p_0_out__21_carry__0_n_7;
  wire p_0_out__21_carry_n_0;
  wire p_0_out__21_carry_n_1;
  wire p_0_out__21_carry_n_2;
  wire p_0_out__21_carry_n_3;
  wire p_0_out__21_carry_n_4;
  wire p_0_out__21_carry_n_5;
  wire p_0_out__21_carry_n_6;
  wire p_0_out__21_carry_n_7;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire push;
  wire ready_for_outstanding;
  wire [3:0]ready_for_outstanding_reg_0;
  wire [63:2]rreq_addr_byte;
  wire [11:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [63:0]\tmp_len_reg[11]_0 ;
  wire [3:3]NLW_p_0_out__21_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4 buff_rdata
       (.D(D[2]),
        .DI(mOutPtr113_out),
        .DIPADIP(DIPADIP),
        .E(push),
        .I_CH0_RDATA(I_CH0_RDATA),
        .Q(Q),
        .S({buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(gmem_0_RVALID),
        .full_n_reg_0(local_CHN_RREADY),
        .\mOutPtr_reg[6]_0 (mOutPtr_reg),
        .\mOutPtr_reg[7]_0 ({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}),
        .\mOutPtr_reg[8]_0 ({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .mem_reg(mem_reg),
        .\num_data_cnt_reg[3]_0 ({buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .\num_data_cnt_reg[6]_0 (num_data_cnt_reg),
        .\num_data_cnt_reg[7]_0 ({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}),
        .\num_data_cnt_reg[8]_0 ({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7,p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg_0[3:2]),
        .\state_reg[0] (buff_rdata_n_68));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[75]_i_1__0 
       (.I0(local_CHN_ARVALID),
        .I1(local_CHN_ARREADY),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0 fifo_rreq
       (.D(D[1:0]),
        .E(next_rreq),
        .Q({out_rreq_pack,rreq_addr_byte}),
        .S(fifo_rreq_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] (fifo_rreq_n_67),
        .empty_n_reg_0(ready_for_outstanding_reg_0[1:0]),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .tmp_valid_reg(local_CHN_ARVALID));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry
       (.CI(1'b0),
        .CO({p_0_out__21_carry_n_0,p_0_out__21_carry_n_1,p_0_out__21_carry_n_2,p_0_out__21_carry_n_3}),
        .CYINIT(num_data_cnt_reg[0]),
        .DI({num_data_cnt_reg[3:1],buff_rdata_n_68}),
        .O({p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .S({buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry__0
       (.CI(p_0_out__21_carry_n_0),
        .CO({NLW_p_0_out__21_carry__0_CO_UNCONNECTED[3],p_0_out__21_carry__0_n_1,p_0_out__21_carry__0_n_2,p_0_out__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,num_data_cnt_reg[6:4]}),
        .O({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7}),
        .S({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr113_out}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[10]),
        .Q(\tmp_len_reg[11]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[11]),
        .Q(\tmp_len_reg[11]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[12]),
        .Q(\tmp_len_reg[11]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[13]),
        .Q(\tmp_len_reg[11]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[14]),
        .Q(\tmp_len_reg[11]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[15]),
        .Q(\tmp_len_reg[11]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[16]),
        .Q(\tmp_len_reg[11]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[17]),
        .Q(\tmp_len_reg[11]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[18]),
        .Q(\tmp_len_reg[11]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[19]),
        .Q(\tmp_len_reg[11]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[20]),
        .Q(\tmp_len_reg[11]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[21]),
        .Q(\tmp_len_reg[11]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[22]),
        .Q(\tmp_len_reg[11]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[23]),
        .Q(\tmp_len_reg[11]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[24]),
        .Q(\tmp_len_reg[11]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[25]),
        .Q(\tmp_len_reg[11]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[26]),
        .Q(\tmp_len_reg[11]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[27]),
        .Q(\tmp_len_reg[11]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[28]),
        .Q(\tmp_len_reg[11]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[29]),
        .Q(\tmp_len_reg[11]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[2]),
        .Q(\tmp_len_reg[11]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[30]),
        .Q(\tmp_len_reg[11]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[31]),
        .Q(\tmp_len_reg[11]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[32]),
        .Q(\tmp_len_reg[11]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[33]),
        .Q(\tmp_len_reg[11]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[34]),
        .Q(\tmp_len_reg[11]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[35]),
        .Q(\tmp_len_reg[11]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[36]),
        .Q(\tmp_len_reg[11]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[37]),
        .Q(\tmp_len_reg[11]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[38]),
        .Q(\tmp_len_reg[11]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[39]),
        .Q(\tmp_len_reg[11]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[3]),
        .Q(\tmp_len_reg[11]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[40]),
        .Q(\tmp_len_reg[11]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[41]),
        .Q(\tmp_len_reg[11]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[42]),
        .Q(\tmp_len_reg[11]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[43]),
        .Q(\tmp_len_reg[11]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[44]),
        .Q(\tmp_len_reg[11]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[45]),
        .Q(\tmp_len_reg[11]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[46]),
        .Q(\tmp_len_reg[11]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[47]),
        .Q(\tmp_len_reg[11]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[48]),
        .Q(\tmp_len_reg[11]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[49]),
        .Q(\tmp_len_reg[11]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[4]),
        .Q(\tmp_len_reg[11]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[50]),
        .Q(\tmp_len_reg[11]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[51]),
        .Q(\tmp_len_reg[11]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[52]),
        .Q(\tmp_len_reg[11]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[53]),
        .Q(\tmp_len_reg[11]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[54]),
        .Q(\tmp_len_reg[11]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[55]),
        .Q(\tmp_len_reg[11]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[56]),
        .Q(\tmp_len_reg[11]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[57]),
        .Q(\tmp_len_reg[11]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[58]),
        .Q(\tmp_len_reg[11]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[59]),
        .Q(\tmp_len_reg[11]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[5]),
        .Q(\tmp_len_reg[11]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[60]),
        .Q(\tmp_len_reg[11]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[61]),
        .Q(\tmp_len_reg[11]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[62]),
        .Q(\tmp_len_reg[11]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[63]),
        .Q(\tmp_len_reg[11]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[6]),
        .Q(\tmp_len_reg[11]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[7]),
        .Q(\tmp_len_reg[11]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[8]),
        .Q(\tmp_len_reg[11]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rreq_addr_byte[9]),
        .Q(\tmp_len_reg[11]_0 [7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_rreq_pack,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[11],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_3,1'b1}));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[11]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[11]_0 [62]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_67),
        .Q(local_CHN_ARVALID),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem
   (I_CH0_RDATA,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    SR,
    Q,
    mem_reg_0,
    mem_reg_1,
    DIPADIP,
    mem_reg_2,
    ready_for_outstanding_reg,
    mem_reg_3,
    ap_rst_n,
    mem_reg_4,
    mem_reg_5);
  output [31:0]I_CH0_RDATA;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DIPADIP;
  input mem_reg_2;
  input [0:0]ready_for_outstanding_reg;
  input mem_reg_3;
  input ap_rst_n;
  input mem_reg_4;
  input [0:0]mem_reg_5;

  wire [0:0]DIPADIP;
  wire [31:0]I_CH0_RDATA;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]local_AXI_RLAST;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [0:0]mem_reg_5;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_33;
  wire ready_for_outstanding;
  wire [0:0]ready_for_outstanding_reg;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "radiation_injector_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_1[15:0]),
        .DIBDI(mem_reg_1[31:16]),
        .DIPADIP({mem_reg_1[32],DIPADIP}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(I_CH0_RDATA[15:0]),
        .DOBDO(I_CH0_RDATA[31:16]),
        .DOPADOP({local_AXI_RLAST,mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_1
       (.I0(mem_reg_2),
        .I1(ready_for_outstanding_reg),
        .I2(mem_reg_3),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_4),
        .I1(mem_reg_5),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(mem_reg_3),
        .I1(ready_for_outstanding_reg),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read
   (local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    DIPADIP,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    local_CHN_RREADY,
    local_BURST_RREADY,
    m_axi_gmem_ARREADY,
    local_CHN_ARVALID,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [0:0]local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]DIPADIP;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input [0:0]local_CHN_RREADY;
  input [0:0]local_BURST_RREADY;
  input m_axi_gmem_ARREADY;
  input [0:0]local_CHN_ARVALID;
  input m_axi_gmem_RVALID;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]local_BURST_RREADY;
  wire [0:0]local_CHN_ARREADY;
  wire [0:0]local_CHN_ARVALID;
  wire [0:0]local_CHN_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire [0:0]ost_burst_empty_n;
  wire [0:0]ost_ctrl_empty_n;
  wire \ost_ctrl_gen[0].fifo_burst_n_0 ;
  wire \ost_ctrl_gen[0].fifo_burst_n_2 ;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire rreq_burst_conv_n_2;
  wire rreq_burst_conv_n_3;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4 \ost_ctrl_gen[0].fifo_burst 
       (.DIPADIP(DIPADIP),
        .Q(Q[32]),
        .SR(SR),
        .ap_clk(ap_clk),
        .empty_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_2 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .\num_data_cnt_reg[4]_0 (\state_reg[0] ),
        .ost_burst_empty_n(ost_burst_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5 \ost_ctrl_gen[0].fifo_rctl 
       (.E(rreq_burst_conv_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .\num_data_cnt_reg[4]_0 (rreq_burst_conv_n_2),
        .\num_data_cnt_reg[4]_1 (\could_multi_bursts.burst_valid_reg ),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push__0(push__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6 rreq_burst_conv
       (.D(D),
        .E(rreq_burst_conv_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_2),
        .\data_p2_reg[2] (E),
        .\dout_reg[0] (\ost_ctrl_gen[0].fifo_burst_n_2 ),
        .full_n_reg(ost_ctrl_valid),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push_0),
        .push__0(push__0),
        .s_ready_t_reg(local_CHN_ARREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3 rs_rdata
       (.Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .ost_burst_empty_n(ost_burst_empty_n),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \data_p1_reg[75]_0 ,
    Q,
    D,
    ap_rst_n_1,
    p_17_in,
    next_req,
    first_sect_reg,
    E,
    \sect_cnt_lsb_reg[12] ,
    \data_p1_reg[31]_0 ,
    \data_p1_reg[63]_0 ,
    last_sect_reg,
    \data_p1_reg[75]_1 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    local_CHN_AWVALID,
    out,
    sect_cnt_carry_reg,
    sect_cnt_carry_reg_0,
    sect_cnt_lsb0,
    \sect_cnt_lsb_reg[0] ,
    sect_cnt_msb0,
    req_handling_reg,
    single_sect,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    local_BURST_AWREADY,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \data_p2_reg[75]_0 ,
    S,
    \end_from_4k_reg[7] ,
    \sect_total_reg[1] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \data_p1_reg[75]_0 ;
  output [63:0]Q;
  output [19:0]D;
  output ap_rst_n_1;
  output p_17_in;
  output next_req;
  output first_sect_reg;
  output [0:0]E;
  output \sect_cnt_lsb_reg[12] ;
  output [19:0]\data_p1_reg[31]_0 ;
  output [31:0]\data_p1_reg[63]_0 ;
  output last_sect_reg;
  output [9:0]\data_p1_reg[75]_1 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input [0:0]local_CHN_AWVALID;
  input out;
  input sect_cnt_carry_reg;
  input sect_cnt_carry_reg_0;
  input [18:0]sect_cnt_lsb0;
  input [0:0]\sect_cnt_lsb_reg[0] ;
  input [31:0]sect_cnt_msb0;
  input req_handling_reg;
  input single_sect;
  input [0:0]ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input local_BURST_AWREADY;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [63:0]\data_p2_reg[75]_0 ;
  input [3:0]S;
  input [3:0]\end_from_4k_reg[7] ;
  input [1:0]\sect_total_reg[1] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[75]_i_2_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [19:0]\data_p1_reg[31]_0 ;
  wire [31:0]\data_p1_reg[63]_0 ;
  wire \data_p1_reg[75]_0 ;
  wire [9:0]\data_p1_reg[75]_1 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[75]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_from_4k_reg[3]_i_1_n_0 ;
  wire \end_from_4k_reg[3]_i_1_n_1 ;
  wire \end_from_4k_reg[3]_i_1_n_2 ;
  wire \end_from_4k_reg[3]_i_1_n_3 ;
  wire [3:0]\end_from_4k_reg[7] ;
  wire \end_from_4k_reg[7]_i_1_n_0 ;
  wire \end_from_4k_reg[7]_i_1_n_1 ;
  wire \end_from_4k_reg[7]_i_1_n_2 ;
  wire \end_from_4k_reg[7]_i_1_n_3 ;
  wire first_sect_reg;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire [1:0]next__0;
  wire next_req;
  wire [0:0]ost_ctrl_ready;
  wire out;
  wire p_17_in;
  wire read_req__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire sect_cnt_carry_i_4_n_0;
  wire sect_cnt_carry_i_5_n_0;
  wire sect_cnt_carry_i_8_n_0;
  wire sect_cnt_carry_i_9_n_0;
  wire sect_cnt_carry_reg;
  wire sect_cnt_carry_reg_0;
  wire [18:0]sect_cnt_lsb0;
  wire [0:0]\sect_cnt_lsb_reg[0] ;
  wire \sect_cnt_lsb_reg[12] ;
  wire [31:0]sect_cnt_msb0;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_0 ;
  wire \sect_total_reg[17]_i_1_n_1 ;
  wire \sect_total_reg[17]_i_1_n_2 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [1:0]\sect_total_reg[1] ;
  wire \sect_total_reg[1]_i_1_n_0 ;
  wire \sect_total_reg[1]_i_1_n_1 ;
  wire \sect_total_reg[1]_i_1_n_2 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_0 ;
  wire \sect_total_reg[9]_i_1_n_1 ;
  wire \sect_total_reg[9]_i_1_n_2 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire single_sect;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(local_CHN_AWVALID),
        .I1(read_req__0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_AWVALID),
        .I2(read_req__0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_17_in),
        .I1(single_sect),
        .I2(last_sect_reg_1),
        .I3(req_handling_reg),
        .O(read_req__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \could_multi_bursts.first_loop_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(local_BURST_AWREADY),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg),
        .O(p_17_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[75]_i_1 
       (.I0(read_req__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_AWVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_2 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [63]),
        .O(\data_p1[75]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_2_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [63]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[3]_i_1_n_0 ,\end_from_4k_reg[3]_i_1_n_1 ,\end_from_4k_reg[3]_i_1_n_2 ,\end_from_4k_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63:62]}),
        .O(\data_p1_reg[75]_1 [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[7]_i_1 
       (.CI(\end_from_4k_reg[3]_i_1_n_0 ),
        .CO({\end_from_4k_reg[7]_i_1_n_0 ,\end_from_4k_reg[7]_i_1_n_1 ,\end_from_4k_reg[7]_i_1_n_2 ,\end_from_4k_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63],Q[63]}),
        .O(\data_p1_reg[75]_1 [7:4]),
        .S(\end_from_4k_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_sect_i_1
       (.I0(p_17_in),
        .I1(out),
        .I2(next_req),
        .O(first_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_17_in),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1
       (.I0(p_17_in),
        .I1(last_sect_reg_1),
        .I2(single_sect),
        .I3(req_empty_n),
        .I4(next_req),
        .I5(req_handling_reg),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_AWVALID),
        .I2(read_req__0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hF8080808)) 
    sect_cnt_carry_i_1
       (.I0(sect_cnt_carry_reg),
        .I1(sect_cnt_carry_reg_0),
        .I2(next_req),
        .I3(sect_cnt_carry_i_4_n_0),
        .I4(sect_cnt_carry_i_5_n_0),
        .O(\sect_cnt_lsb_reg[12] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_4
       (.I0(sect_cnt_carry_i_8_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[20]),
        .I4(Q[21]),
        .O(sect_cnt_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_5
       (.I0(sect_cnt_carry_i_9_n_0),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(sect_cnt_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_8
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(sect_cnt_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_9
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sect_cnt_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt_lsb[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_lsb_reg[0] ),
        .O(\data_p1_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[9]),
        .O(\data_p1_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[10]),
        .O(\data_p1_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[11]),
        .O(\data_p1_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[12]),
        .O(\data_p1_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[13]),
        .O(\data_p1_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[14]),
        .O(\data_p1_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[15]),
        .O(\data_p1_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[16]),
        .O(\data_p1_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[17]),
        .O(\data_p1_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt_lsb[19]_i_1 
       (.I0(next_req),
        .I1(p_17_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[19]_i_2 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[18]),
        .O(\data_p1_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[0]),
        .O(\data_p1_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[1]),
        .O(\data_p1_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[2]),
        .O(\data_p1_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[3]),
        .O(\data_p1_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[4]),
        .O(\data_p1_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[5]),
        .O(\data_p1_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[6]),
        .O(\data_p1_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[7]),
        .O(\data_p1_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[8]),
        .O(\data_p1_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[0]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt_msb0[0]),
        .O(\data_p1_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[10]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt_msb0[10]),
        .O(\data_p1_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[11]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt_msb0[11]),
        .O(\data_p1_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[12]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt_msb0[12]),
        .O(\data_p1_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[13]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt_msb0[13]),
        .O(\data_p1_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[14]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt_msb0[14]),
        .O(\data_p1_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[15]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt_msb0[15]),
        .O(\data_p1_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[16]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt_msb0[16]),
        .O(\data_p1_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[17]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt_msb0[17]),
        .O(\data_p1_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[18]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt_msb0[18]),
        .O(\data_p1_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[19]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt_msb0[19]),
        .O(\data_p1_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[1]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt_msb0[1]),
        .O(\data_p1_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[20]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt_msb0[20]),
        .O(\data_p1_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[21]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt_msb0[21]),
        .O(\data_p1_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[22]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt_msb0[22]),
        .O(\data_p1_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[23]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt_msb0[23]),
        .O(\data_p1_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[24]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt_msb0[24]),
        .O(\data_p1_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[25]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt_msb0[25]),
        .O(\data_p1_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[26]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt_msb0[26]),
        .O(\data_p1_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[27]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt_msb0[27]),
        .O(\data_p1_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[28]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt_msb0[28]),
        .O(\data_p1_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[29]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt_msb0[29]),
        .O(\data_p1_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[2]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt_msb0[2]),
        .O(\data_p1_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[30]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt_msb0[30]),
        .O(\data_p1_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[31]_i_1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt_msb0[31]),
        .O(\data_p1_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[3]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt_msb0[3]),
        .O(\data_p1_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[4]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt_msb0[4]),
        .O(\data_p1_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[5]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt_msb0[5]),
        .O(\data_p1_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[6]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt_msb0[6]),
        .O(\data_p1_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[7]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt_msb0[7]),
        .O(\data_p1_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[8]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt_msb0[8]),
        .O(\data_p1_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[9]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt_msb0[9]),
        .O(\data_p1_reg[63]_0 [9]));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1 
       (.I0(req_handling_reg),
        .I1(last_sect_reg_1),
        .I2(single_sect),
        .I3(p_17_in),
        .I4(req_empty_n),
        .O(next_req));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_0 ),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[13:10]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CO({\sect_total_reg[17]_i_1_n_0 ,\sect_total_reg[17]_i_1_n_1 ,\sect_total_reg[17]_i_1_n_2 ,\sect_total_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[17:14]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],D[19:18]}),
        .S({1'b0,1'b0,Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\end_from_4k_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[1]_i_1_n_0 ,\sect_total_reg[1]_i_1_n_1 ,\sect_total_reg[1]_i_1_n_2 ,\sect_total_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[63],Q[63]}),
        .O({D[1:0],\data_p1_reg[75]_1 [9:8]}),
        .S({Q[63],Q[63],\sect_total_reg[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_0 ),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[5:2]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CO({\sect_total_reg[9]_i_1_n_0 ,\sect_total_reg[9]_i_1_n_1 ,\sect_total_reg[9]_i_1_n_2 ,\sect_total_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[9:6]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  LUT2 #(
    .INIT(4'h1)) 
    single_sect_i_1
       (.I0(Q[63]),
        .I1(D[0]),
        .O(\data_p1_reg[75]_0 ));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .I4(req_empty_n),
        .O(\state[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(req_empty_n),
        .I1(state),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8
   (s_ready_t_reg_0,
    \data_p1_reg[75]_0 ,
    Q,
    D,
    ap_rst_n_0,
    p_17_in,
    next_req,
    first_sect_reg,
    E,
    \sect_cnt_lsb_reg[12] ,
    \data_p1_reg[31]_0 ,
    \data_p1_reg[63]_0 ,
    last_sect_reg,
    \data_p1_reg[75]_1 ,
    SR,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    local_CHN_ARVALID,
    out,
    sect_cnt_carry_reg,
    sect_cnt_carry_reg_0,
    sect_cnt_lsb0,
    \sect_cnt_lsb_reg[0] ,
    sect_cnt_msb0,
    req_handling_reg,
    single_sect,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    m_axi_gmem_ARREADY,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \data_p2_reg[75]_0 ,
    S,
    \end_from_4k_reg[7] ,
    \sect_total_reg[1] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output \data_p1_reg[75]_0 ;
  output [63:0]Q;
  output [19:0]D;
  output ap_rst_n_0;
  output p_17_in;
  output next_req;
  output first_sect_reg;
  output [0:0]E;
  output \sect_cnt_lsb_reg[12] ;
  output [19:0]\data_p1_reg[31]_0 ;
  output [31:0]\data_p1_reg[63]_0 ;
  output last_sect_reg;
  output [9:0]\data_p1_reg[75]_1 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input [0:0]local_CHN_ARVALID;
  input out;
  input sect_cnt_carry_reg;
  input sect_cnt_carry_reg_0;
  input [18:0]sect_cnt_lsb0;
  input [0:0]\sect_cnt_lsb_reg[0] ;
  input [31:0]sect_cnt_msb0;
  input req_handling_reg;
  input single_sect;
  input [0:0]ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input m_axi_gmem_ARREADY;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [63:0]\data_p2_reg[75]_0 ;
  input [3:0]S;
  input [3:0]\end_from_4k_reg[7] ;
  input [1:0]\sect_total_reg[1] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[75]_i_2__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [19:0]\data_p1_reg[31]_0 ;
  wire [31:0]\data_p1_reg[63]_0 ;
  wire \data_p1_reg[75]_0 ;
  wire [9:0]\data_p1_reg[75]_1 ;
  wire [75:2]data_p2;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[75]_0 ;
  wire \end_from_4k_reg[3]_i_1__0_n_0 ;
  wire \end_from_4k_reg[3]_i_1__0_n_1 ;
  wire \end_from_4k_reg[3]_i_1__0_n_2 ;
  wire \end_from_4k_reg[3]_i_1__0_n_3 ;
  wire [3:0]\end_from_4k_reg[7] ;
  wire \end_from_4k_reg[7]_i_1__0_n_0 ;
  wire \end_from_4k_reg[7]_i_1__0_n_1 ;
  wire \end_from_4k_reg[7]_i_1__0_n_2 ;
  wire \end_from_4k_reg[7]_i_1__0_n_3 ;
  wire first_sect_reg;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire load_p1;
  wire [0:0]local_CHN_ARVALID;
  wire m_axi_gmem_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire [0:0]ost_ctrl_ready;
  wire out;
  wire p_17_in;
  wire read_req__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire sect_cnt_carry_i_4__0_n_0;
  wire sect_cnt_carry_i_5__0_n_0;
  wire sect_cnt_carry_i_8__0_n_0;
  wire sect_cnt_carry_i_9__0_n_0;
  wire sect_cnt_carry_reg;
  wire sect_cnt_carry_reg_0;
  wire [18:0]sect_cnt_lsb0;
  wire [0:0]\sect_cnt_lsb_reg[0] ;
  wire \sect_cnt_lsb_reg[12] ;
  wire [31:0]sect_cnt_msb0;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[13]_i_1__0_n_0 ;
  wire \sect_total_reg[13]_i_1__0_n_1 ;
  wire \sect_total_reg[13]_i_1__0_n_2 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[17]_i_1__0_n_0 ;
  wire \sect_total_reg[17]_i_1__0_n_1 ;
  wire \sect_total_reg[17]_i_1__0_n_2 ;
  wire \sect_total_reg[17]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [1:0]\sect_total_reg[1] ;
  wire \sect_total_reg[1]_i_1__0_n_0 ;
  wire \sect_total_reg[1]_i_1__0_n_1 ;
  wire \sect_total_reg[1]_i_1__0_n_2 ;
  wire \sect_total_reg[1]_i_1__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_0 ;
  wire \sect_total_reg[5]_i_1__0_n_1 ;
  wire \sect_total_reg[5]_i_1__0_n_2 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[9]_i_1__0_n_0 ;
  wire \sect_total_reg[9]_i_1__0_n_1 ;
  wire \sect_total_reg[9]_i_1__0_n_2 ;
  wire \sect_total_reg[9]_i_1__0_n_3 ;
  wire single_sect;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(local_CHN_ARVALID),
        .I1(read_req__0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(read_req__0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_17_in),
        .I1(single_sect),
        .I2(last_sect_reg_1),
        .I3(req_handling_reg),
        .O(read_req__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \could_multi_bursts.first_loop_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg),
        .O(p_17_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [61]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[75]_i_1__0 
       (.I0(read_req__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_2__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [63]),
        .O(\data_p1[75]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_2__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [63]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[75]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[3]_i_1__0_n_0 ,\end_from_4k_reg[3]_i_1__0_n_1 ,\end_from_4k_reg[3]_i_1__0_n_2 ,\end_from_4k_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63:62]}),
        .O(\data_p1_reg[75]_1 [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[7]_i_1__0 
       (.CI(\end_from_4k_reg[3]_i_1__0_n_0 ),
        .CO({\end_from_4k_reg[7]_i_1__0_n_0 ,\end_from_4k_reg[7]_i_1__0_n_1 ,\end_from_4k_reg[7]_i_1__0_n_2 ,\end_from_4k_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[63],Q[63],Q[63],Q[63]}),
        .O(\data_p1_reg[75]_1 [7:4]),
        .S(\end_from_4k_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_sect_i_1__0
       (.I0(p_17_in),
        .I1(out),
        .I2(next_req),
        .O(first_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_17_in),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1__0
       (.I0(p_17_in),
        .I1(last_sect_reg_1),
        .I2(single_sect),
        .I3(req_empty_n),
        .I4(next_req),
        .I5(req_handling_reg),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(read_req__0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8080808)) 
    sect_cnt_carry_i_1__0
       (.I0(sect_cnt_carry_reg),
        .I1(sect_cnt_carry_reg_0),
        .I2(next_req),
        .I3(sect_cnt_carry_i_4__0_n_0),
        .I4(sect_cnt_carry_i_5__0_n_0),
        .O(\sect_cnt_lsb_reg[12] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_4__0
       (.I0(sect_cnt_carry_i_8__0_n_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[20]),
        .I4(Q[21]),
        .O(sect_cnt_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    sect_cnt_carry_i_5__0
       (.I0(sect_cnt_carry_i_9__0_n_0),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(sect_cnt_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_8__0
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(sect_cnt_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sect_cnt_carry_i_9__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sect_cnt_carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt_lsb[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_lsb_reg[0] ),
        .O(\data_p1_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[9]),
        .O(\data_p1_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[10]),
        .O(\data_p1_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[11]),
        .O(\data_p1_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[12]),
        .O(\data_p1_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[13]),
        .O(\data_p1_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[14]),
        .O(\data_p1_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[15]),
        .O(\data_p1_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[16]),
        .O(\data_p1_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[17]),
        .O(\data_p1_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt_lsb[19]_i_1__0 
       (.I0(next_req),
        .I1(p_17_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[19]_i_2__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[18]),
        .O(\data_p1_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[0]),
        .O(\data_p1_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[1]),
        .O(\data_p1_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[2]),
        .O(\data_p1_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[3]),
        .O(\data_p1_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[4]),
        .O(\data_p1_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[5]),
        .O(\data_p1_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[6]),
        .O(\data_p1_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[7]),
        .O(\data_p1_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_lsb[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt_lsb0[8]),
        .O(\data_p1_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[0]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt_msb0[0]),
        .O(\data_p1_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[10]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt_msb0[10]),
        .O(\data_p1_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[11]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt_msb0[11]),
        .O(\data_p1_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[12]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt_msb0[12]),
        .O(\data_p1_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[13]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt_msb0[13]),
        .O(\data_p1_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[14]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt_msb0[14]),
        .O(\data_p1_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[15]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt_msb0[15]),
        .O(\data_p1_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[16]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt_msb0[16]),
        .O(\data_p1_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[17]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt_msb0[17]),
        .O(\data_p1_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[18]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt_msb0[18]),
        .O(\data_p1_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[19]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt_msb0[19]),
        .O(\data_p1_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[1]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt_msb0[1]),
        .O(\data_p1_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[20]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt_msb0[20]),
        .O(\data_p1_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[21]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt_msb0[21]),
        .O(\data_p1_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[22]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt_msb0[22]),
        .O(\data_p1_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[23]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt_msb0[23]),
        .O(\data_p1_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[24]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt_msb0[24]),
        .O(\data_p1_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[25]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt_msb0[25]),
        .O(\data_p1_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[26]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt_msb0[26]),
        .O(\data_p1_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[27]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt_msb0[27]),
        .O(\data_p1_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[28]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt_msb0[28]),
        .O(\data_p1_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[29]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt_msb0[29]),
        .O(\data_p1_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[2]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt_msb0[2]),
        .O(\data_p1_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[30]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt_msb0[30]),
        .O(\data_p1_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[31]_i_1__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt_msb0[31]),
        .O(\data_p1_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[3]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt_msb0[3]),
        .O(\data_p1_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[4]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt_msb0[4]),
        .O(\data_p1_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[5]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt_msb0[5]),
        .O(\data_p1_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[6]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt_msb0[6]),
        .O(\data_p1_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[7]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt_msb0[7]),
        .O(\data_p1_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[8]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt_msb0[8]),
        .O(\data_p1_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt_msb[9]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt_msb0[9]),
        .O(\data_p1_reg[63]_0 [9]));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1__0 
       (.I0(req_handling_reg),
        .I1(last_sect_reg_1),
        .I2(single_sect),
        .I3(p_17_in),
        .I4(req_empty_n),
        .O(next_req));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[9]_i_1__0_n_0 ),
        .CO({\sect_total_reg[13]_i_1__0_n_0 ,\sect_total_reg[13]_i_1__0_n_1 ,\sect_total_reg[13]_i_1__0_n_2 ,\sect_total_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[13:10]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_0 ),
        .CO({\sect_total_reg[17]_i_1__0_n_0 ,\sect_total_reg[17]_i_1__0_n_1 ,\sect_total_reg[17]_i_1__0_n_2 ,\sect_total_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[17:14]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[17]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3:2],D[19:18]}),
        .S({1'b0,1'b0,Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__0 
       (.CI(\end_from_4k_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[1]_i_1__0_n_0 ,\sect_total_reg[1]_i_1__0_n_1 ,\sect_total_reg[1]_i_1__0_n_2 ,\sect_total_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[63],Q[63]}),
        .O({D[1:0],\data_p1_reg[75]_1 [9:8]}),
        .S({Q[63],Q[63],\sect_total_reg[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[1]_i_1__0_n_0 ),
        .CO({\sect_total_reg[5]_i_1__0_n_0 ,\sect_total_reg[5]_i_1__0_n_1 ,\sect_total_reg[5]_i_1__0_n_2 ,\sect_total_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[5:2]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_0 ),
        .CO({\sect_total_reg[9]_i_1__0_n_0 ,\sect_total_reg[9]_i_1__0_n_1 ,\sect_total_reg[9]_i_1__0_n_2 ,\sect_total_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[9:6]),
        .S({Q[63],Q[63],Q[63],Q[63]}));
  LUT2 #(
    .INIT(4'h1)) 
    single_sect_i_1__0
       (.I0(Q[63]),
        .I1(D[0]),
        .O(\data_p1_reg[75]_0 ));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(read_req__0),
        .I3(local_CHN_ARVALID),
        .I4(req_empty_n),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_empty_n),
        .I1(state),
        .I2(read_req__0),
        .I3(local_CHN_ARVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(req_empty_n),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    ap_rst_n_0,
    burst_handling0,
    Q,
    p_6_in,
    pop_0,
    pop,
    \data_p1_reg[3]_0 ,
    local_BURST_AWVALID__1,
    dout_vld_reg,
    \state_reg[0]_0 ,
    local_BUS_WVALID_reg,
    SR,
    ap_clk,
    ap_rst_n,
    burst_handling,
    local_BURST_AWREADY_0,
    local_CHN_BURST_WVALID,
    burst_valid,
    \dout_reg[63] ,
    s_ready_t_reg_1,
    dout_vld_reg_0,
    ready_for_burst__0,
    local_CHN_WVALID,
    ready_for_beat__0,
    \dout_reg[0] ,
    \data_p2_reg[3]_0 ,
    local_BUS_WLAST_reg,
    m_axi_gmem_WREADY,
    m_axi_gmem_WLAST,
    \data_p2_reg[3]_1 );
  output s_ready_t_reg_0;
  output [0:0]ap_rst_n_0;
  output burst_handling0;
  output [0:0]Q;
  output p_6_in;
  output pop_0;
  output pop;
  output [3:0]\data_p1_reg[3]_0 ;
  output local_BURST_AWVALID__1;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  output local_BUS_WVALID_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input burst_handling;
  input local_BURST_AWREADY_0;
  input [0:0]local_CHN_BURST_WVALID;
  input [0:0]burst_valid;
  input \dout_reg[63] ;
  input [7:0]s_ready_t_reg_1;
  input dout_vld_reg_0;
  input ready_for_burst__0;
  input [0:0]local_CHN_WVALID;
  input ready_for_beat__0;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3]_0 ;
  input local_BUS_WLAST_reg;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_WLAST;
  input [0:0]\data_p2_reg[3]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_handling;
  wire burst_handling0;
  wire [0:0]burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p2_reg[3]_0 ;
  wire [0:0]\data_p2_reg[3]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[63] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BUS_WLAST_i_3_n_0;
  wire local_BUS_WLAST_i_4_n_0;
  wire local_BUS_WLAST_reg;
  wire local_BUS_WVALID_reg;
  wire [0:0]local_CHN_BURST_WVALID;
  wire [0:0]local_CHN_WVALID;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire p_5_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire ready_for_beat__0;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [7:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(p_6_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_BURST_WVALID),
        .I2(p_6_in),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(local_BUS_WLAST_i_4_n_0),
        .I1(local_BUS_WLAST_i_3_n_0),
        .I2(s_ready_t_reg_1[7]),
        .I3(s_ready_t_reg_1[6]),
        .I4(dout_vld_reg_0),
        .I5(ready_for_burst__0),
        .O(p_6_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00A8)) 
    burst_handling_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(p_6_in),
        .O(burst_handling0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[3]_i_1 
       (.I0(p_6_in),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_BURST_WVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [3]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(\data_p1_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5555500000000)) 
    \dout[35]_i_1 
       (.I0(local_CHN_WVALID),
        .I1(Q),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .I4(ready_for_beat__0),
        .I5(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[63]_i_1 
       (.I0(p_6_in),
        .I1(Q),
        .I2(burst_valid),
        .I3(\dout_reg[63] ),
        .O(pop_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__1
       (.I0(pop),
        .I1(dout_vld_reg_0),
        .I2(local_CHN_WVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    local_BUS_WLAST_i_1
       (.I0(p_5_in),
        .I1(local_BUS_WLAST_reg),
        .I2(m_axi_gmem_WREADY),
        .I3(m_axi_gmem_WLAST),
        .O(local_BUS_WVALID_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    local_BUS_WLAST_i_2
       (.I0(dout_vld_reg_0),
        .I1(s_ready_t_reg_1[6]),
        .I2(s_ready_t_reg_1[7]),
        .I3(local_BUS_WLAST_i_3_n_0),
        .I4(local_BUS_WLAST_i_4_n_0),
        .O(p_5_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    local_BUS_WLAST_i_3
       (.I0(s_ready_t_reg_1[1]),
        .I1(\data_p1_reg[3]_0 [1]),
        .I2(s_ready_t_reg_1[2]),
        .I3(\data_p1_reg[3]_0 [2]),
        .O(local_BUS_WLAST_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    local_BUS_WLAST_i_4
       (.I0(\data_p1_reg[3]_0 [0]),
        .I1(s_ready_t_reg_1[0]),
        .I2(\data_p1_reg[3]_0 [3]),
        .I3(s_ready_t_reg_1[3]),
        .I4(s_ready_t_reg_1[4]),
        .I5(s_ready_t_reg_1[5]),
        .O(local_BUS_WLAST_i_4_n_0));
  LUT6 #(
    .INIT(64'hA800A800FFFFA800)) 
    local_BUS_WVALID_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(local_CHN_WVALID),
        .I4(local_BUS_WLAST_reg),
        .I5(m_axi_gmem_WREADY),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \num_beat_cnt[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_BURST_WVALID),
        .I2(p_6_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_3 
       (.I0(burst_handling),
        .I1(Q),
        .I2(burst_valid),
        .O(local_BURST_AWVALID__1));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1
   (local_BURST_AWREADY_0,
    ap_rst_n_0,
    dout_vld_reg,
    ap_rst_n_1,
    ready_for_burst__0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \num_beat_cnt_reg[7] ,
    burst_handling,
    Q,
    burst_valid,
    m_axi_gmem_AWREADY,
    local_BURST_AWVALID__1,
    D,
    E);
  output local_BURST_AWREADY_0;
  output ap_rst_n_0;
  output dout_vld_reg;
  output ap_rst_n_1;
  output ready_for_burst__0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \num_beat_cnt_reg[7] ;
  input burst_handling;
  input [0:0]Q;
  input [0:0]burst_valid;
  input m_axi_gmem_AWREADY;
  input local_BURST_AWVALID__1;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_handling;
  wire [0:0]burst_valid;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire [0:0]local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire \num_beat_cnt_reg[7] ;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__1_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(burst_valid),
        .I1(Q),
        .I2(burst_handling),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(local_BURST_AWREADY_0),
        .I1(m_axi_gmem_AWREADY),
        .I2(local_BURST_AWVALID__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(burst_handling),
        .I1(local_BURST_AWREADY_0),
        .O(ready_for_burst__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040FF4000000040)) 
    \data_p1[63]_i_1 
       (.I0(burst_handling),
        .I1(Q),
        .I2(burst_valid),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \local_BUS_WDATA[31]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \local_BUS_WDATA[31]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8A8A8A0000000000)) 
    \num_beat_cnt[7]_i_2 
       (.I0(local_CHN_WVALID),
        .I1(m_axi_gmem_WREADY),
        .I2(\num_beat_cnt_reg[7] ),
        .I3(local_BURST_AWREADY_0),
        .I4(burst_handling),
        .I5(Q),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(local_BURST_AWVALID__1),
        .I1(m_axi_gmem_AWREADY),
        .I2(local_BURST_AWREADY_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(local_BURST_AWREADY_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_2 
       (.I0(state),
        .I1(local_BURST_AWREADY_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(local_BURST_AWVALID__1),
        .I4(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDF5FDFDFDFDFDFD)) 
    \state[1]_i_1__2 
       (.I0(m_axi_gmem_AWVALID),
        .I1(state),
        .I2(m_axi_gmem_AWREADY),
        .I3(burst_handling),
        .I4(Q),
        .I5(burst_valid),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_1_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_1_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire p_1_in;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_BVALID),
        .I1(p_1_in),
        .I2(state[0]),
        .I3(state[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_1_in),
        .I3(state[0]),
        .I4(state[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_1_in),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(s_ready_t_reg_0),
        .I2(p_1_in),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(\state_reg_n_0_[1] ),
        .I2(p_1_in),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    local_CHN_RREADY,
    ost_burst_empty_n,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]local_CHN_RREADY;
  input [0:0]ost_burst_empty_n;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire [0:0]local_CHN_RREADY;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire [0:0]ost_burst_empty_n;
  wire pop;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0540)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(local_CHN_RREADY),
        .I1(m_axi_gmem_RVALID),
        .I2(state[1]),
        .I3(state[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_CHN_RREADY),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7410)) 
    \data_p1[32]_i_1__2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(m_axi_gmem_RVALID),
        .I3(local_CHN_RREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(ost_burst_empty_n),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__4
       (.I0(m_axi_gmem_RVALID),
        .I1(local_CHN_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(local_CHN_RREADY),
        .I3(\state_reg_n_0_[1] ),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(\state_reg_n_0_[1] ),
        .I2(local_CHN_RREADY),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl
   (S,
    \dout_reg[3]_0 ,
    push_0,
    pop,
    CO,
    p_1_in_0,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \dout_reg[3]_1 ,
    Q,
    \dout_reg[3]_2 ,
    local_BURST_AWVALID,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    local_BURST_WREADY,
    \dout_reg[0]_2 ,
    \conservative_gen.num_beat_pred_br10__0 ,
    gmem_0_WREADY,
    \conservative_gen.num_beat_cnt_reg[3] ,
    \conservative_gen.num_beat_cnt_reg[3]_0 ,
    \dout_reg[0]_3 ,
    in,
    \dout_reg[3]_3 ,
    ap_clk,
    SR);
  output [3:0]S;
  output [3:0]\dout_reg[3]_0 ;
  output push_0;
  output pop;
  output [0:0]CO;
  output [2:0]p_1_in_0;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  output [3:0]\dout_reg[3]_1 ;
  input [7:0]Q;
  input \dout_reg[3]_2 ;
  input local_BURST_AWVALID;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [0:0]local_BURST_WREADY;
  input \dout_reg[0]_2 ;
  input [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  input gmem_0_WREADY;
  input [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input \conservative_gen.num_beat_cnt_reg[3]_0 ;
  input [0:0]\dout_reg[0]_3 ;
  input [3:0]in;
  input [3:0]\dout_reg[3]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]CO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire \conservative_gen.num_beat_cnt_reg[3]_0 ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]\dout_reg[0]_3 ;
  wire [3:0]\dout_reg[3]_0 ;
  wire [3:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire [3:0]\dout_reg[3]_3 ;
  wire gmem_0_WREADY;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire [0:0]local_BURST_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire [2:0]p_1_in_0;
  wire pop;
  wire push_0;
  wire [3:1]\NLW_dout_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dout_reg[3]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_1 
       (.I0(Q[7]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_2 
       (.I0(Q[6]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_3 
       (.I0(Q[5]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_4 
       (.I0(Q[4]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_1 
       (.I0(Q[3]),
        .I1(\dout_reg[3]_0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_2 
       (.I0(Q[2]),
        .I1(\dout_reg[3]_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_3 
       (.I0(Q[1]),
        .I1(\dout_reg[3]_0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_4 
       (.I0(Q[0]),
        .I1(\dout_reg[3]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \dout[3]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(CO),
        .I2(\dout_reg[0]_1 ),
        .I3(local_BURST_WREADY),
        .I4(\dout_reg[0]_2 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [3]),
        .R(SR));
  CARRY4 \dout_reg[3]_i_2 
       (.CI(\dout_reg[0]_3 ),
        .CO({\NLW_dout_reg[3]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dout_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[3]_2 ),
        .I1(local_BURST_AWVALID),
        .O(push_0));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h3AAA0000)) 
    p_3_out_carry_i_2
       (.I0(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I1(\dout_reg[3]_0 [3]),
        .I2(gmem_0_WREADY),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(p_1_in_0[2]));
  LUT5 #(
    .INIT(32'h3AAA0000)) 
    p_3_out_carry_i_3
       (.I0(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I1(\dout_reg[3]_0 [2]),
        .I2(gmem_0_WREADY),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(p_1_in_0[1]));
  LUT5 #(
    .INIT(32'h3AAA0000)) 
    p_3_out_carry_i_4
       (.I0(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I1(\dout_reg[3]_0 [1]),
        .I2(gmem_0_WREADY),
        .I3(\conservative_gen.num_beat_cnt_reg[3] ),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(p_1_in_0[0]));
  LUT6 #(
    .INIT(64'hDD22A0A0A0A0A0A0)) 
    p_3_out_carry_i_6
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\dout_reg[3]_0 [3]),
        .I2(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I3(Q[3]),
        .I4(\conservative_gen.num_beat_cnt_reg[3] ),
        .I5(gmem_0_WREADY),
        .O(\dout_reg[3]_1 [3]));
  LUT6 #(
    .INIT(64'hDD22A0A0A0A0A0A0)) 
    p_3_out_carry_i_7
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\dout_reg[3]_0 [2]),
        .I2(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I3(Q[2]),
        .I4(\conservative_gen.num_beat_cnt_reg[3] ),
        .I5(gmem_0_WREADY),
        .O(\dout_reg[3]_1 [2]));
  LUT6 #(
    .INIT(64'hDD22A0A0A0A0A0A0)) 
    p_3_out_carry_i_8
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\dout_reg[3]_0 [1]),
        .I2(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I3(Q[1]),
        .I4(\conservative_gen.num_beat_cnt_reg[3] ),
        .I5(gmem_0_WREADY),
        .O(\dout_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'hEA6AC040)) 
    p_3_out_carry_i_9
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_cnt_reg[3] ),
        .I2(gmem_0_WREADY),
        .I3(\dout_reg[3]_0 [0]),
        .I4(\conservative_gen.num_beat_pred_br10__0 [0]),
        .O(\dout_reg[3]_1 [0]));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0
   (push,
    pop,
    S,
    \dout_reg[64]_0 ,
    \dout_reg[64]_1 ,
    Q,
    \dout_reg[64]_2 ,
    \dout_reg[0]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    local_CHN_AWREADY,
    \dout_reg[0]_1 ,
    \dout_reg[61]_0 ,
    \dout_reg[64]_3 ,
    \dout_reg[64]_4 ,
    \dout_reg[64]_5 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [0:0]S;
  output [62:0]\dout_reg[64]_0 ;
  output \dout_reg[64]_1 ;
  input [0:0]Q;
  input \dout_reg[64]_2 ;
  input \dout_reg[0]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input [0:0]local_CHN_AWREADY;
  input \dout_reg[0]_1 ;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[64]_3 ;
  input \dout_reg[64]_4 ;
  input \dout_reg[64]_5 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [62:0]\dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire \dout_reg[64]_4 ;
  wire \dout_reg[64]_5 ;
  wire [0:0]local_CHN_AWREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \dout[64]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(\dout_reg[64]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(Q),
        .I1(\dout_reg[64]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(\dout_reg[64]_5 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .O(S));
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .I1(\dout_reg[0]_0 ),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .O(\dout_reg[64]_1 ));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1
   (push,
    pop,
    S,
    Q,
    \dout_reg[64]_0 ,
    \dout_reg[64]_1 ,
    gmem_0_ARREADY,
    local_CHN_ARREADY,
    tmp_valid_reg,
    rreq_valid,
    \dout_reg[0]_0 ,
    \dout_reg[61]_0 ,
    \dout_reg[64]_2 ,
    \dout_reg[64]_3 ,
    \dout_reg[64]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64]_0 ;
  input [0:0]\dout_reg[64]_1 ;
  input gmem_0_ARREADY;
  input [0:0]local_CHN_ARREADY;
  input tmp_valid_reg;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[64]_2 ;
  input \dout_reg[64]_3 ;
  input \dout_reg[64]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[64]_0 ;
  wire [0:0]\dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire \dout_reg[64]_4 ;
  wire gmem_0_ARREADY;
  wire [0:0]local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hBF00)) 
    \dout[64]_i_1__0 
       (.I0(local_CHN_ARREADY),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(\dout_reg[64]_1 ),
        .I1(gmem_0_ARREADY),
        .O(push));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[62]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(Q[62]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(local_CHN_ARREADY),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1
   (sel,
    \dout_reg[35]_0 ,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[35]_1 ,
    ap_clk,
    SR,
    pop);
  output sel;
  output [35:0]\dout_reg[35]_0 ;
  input [0:0]Q;
  input \dout_reg[0]_0 ;
  input [31:0]\dout_reg[31]_0 ;
  input [4:0]\dout_reg[35]_1 ;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [31:0]\dout_reg[31]_0 ;
  wire [35:0]\dout_reg[35]_0 ;
  wire [4:0]\dout_reg[35]_1 ;
  wire \mem_reg[30][0]_srl31_n_0 ;
  wire \mem_reg[30][10]_srl31_n_0 ;
  wire \mem_reg[30][11]_srl31_n_0 ;
  wire \mem_reg[30][12]_srl31_n_0 ;
  wire \mem_reg[30][13]_srl31_n_0 ;
  wire \mem_reg[30][14]_srl31_n_0 ;
  wire \mem_reg[30][15]_srl31_n_0 ;
  wire \mem_reg[30][16]_srl31_n_0 ;
  wire \mem_reg[30][17]_srl31_n_0 ;
  wire \mem_reg[30][18]_srl31_n_0 ;
  wire \mem_reg[30][19]_srl31_n_0 ;
  wire \mem_reg[30][1]_srl31_n_0 ;
  wire \mem_reg[30][20]_srl31_n_0 ;
  wire \mem_reg[30][21]_srl31_n_0 ;
  wire \mem_reg[30][22]_srl31_n_0 ;
  wire \mem_reg[30][23]_srl31_n_0 ;
  wire \mem_reg[30][24]_srl31_n_0 ;
  wire \mem_reg[30][25]_srl31_n_0 ;
  wire \mem_reg[30][26]_srl31_n_0 ;
  wire \mem_reg[30][27]_srl31_n_0 ;
  wire \mem_reg[30][28]_srl31_n_0 ;
  wire \mem_reg[30][29]_srl31_n_0 ;
  wire \mem_reg[30][2]_srl31_n_0 ;
  wire \mem_reg[30][30]_srl31_n_0 ;
  wire \mem_reg[30][31]_srl31_n_0 ;
  wire \mem_reg[30][32]_srl31_n_0 ;
  wire \mem_reg[30][33]_srl31_n_0 ;
  wire \mem_reg[30][34]_srl31_n_0 ;
  wire \mem_reg[30][35]_srl31_n_0 ;
  wire \mem_reg[30][3]_srl31_n_0 ;
  wire \mem_reg[30][4]_srl31_n_0 ;
  wire \mem_reg[30][5]_srl31_n_0 ;
  wire \mem_reg[30][6]_srl31_n_0 ;
  wire \mem_reg[30][7]_srl31_n_0 ;
  wire \mem_reg[30][8]_srl31_n_0 ;
  wire \mem_reg[30][9]_srl31_n_0 ;
  wire pop;
  wire sel;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][10]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][11]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][12]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][13]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][14]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][15]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][16]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][17]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][18]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][19]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][1]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][20]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][21]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][22]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][23]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][24]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][25]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][26]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][27]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][28]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][29]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][2]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][30]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][31]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][32]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][33]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][34]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][35]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [35]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][6]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][7]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][8]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][9]_srl31_n_0 ),
        .Q(\dout_reg[35]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [0]),
        .Q(\mem_reg[30][0]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][0]_srl31_i_1 
       (.I0(Q),
        .I1(\dout_reg[0]_0 ),
        .O(sel));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][10]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][10]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [10]),
        .Q(\mem_reg[30][10]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][11]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][11]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [11]),
        .Q(\mem_reg[30][11]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][12]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][12]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [12]),
        .Q(\mem_reg[30][12]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][13]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][13]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [13]),
        .Q(\mem_reg[30][13]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][14]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][14]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [14]),
        .Q(\mem_reg[30][14]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][15]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][15]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [15]),
        .Q(\mem_reg[30][15]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][16]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][16]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [16]),
        .Q(\mem_reg[30][16]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][17]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [17]),
        .Q(\mem_reg[30][17]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][18]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][18]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [18]),
        .Q(\mem_reg[30][18]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][19]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][19]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [19]),
        .Q(\mem_reg[30][19]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][1]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][1]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [1]),
        .Q(\mem_reg[30][1]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][20]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][20]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [20]),
        .Q(\mem_reg[30][20]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][21]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][21]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [21]),
        .Q(\mem_reg[30][21]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][22]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][22]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [22]),
        .Q(\mem_reg[30][22]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][23]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][23]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [23]),
        .Q(\mem_reg[30][23]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][24]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][24]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [24]),
        .Q(\mem_reg[30][24]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][25]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][25]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [25]),
        .Q(\mem_reg[30][25]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][26]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][26]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [26]),
        .Q(\mem_reg[30][26]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][27]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][27]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [27]),
        .Q(\mem_reg[30][27]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][28]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][28]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [28]),
        .Q(\mem_reg[30][28]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][29]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][29]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [29]),
        .Q(\mem_reg[30][29]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][2]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][2]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [2]),
        .Q(\mem_reg[30][2]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][30]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][30]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [30]),
        .Q(\mem_reg[30][30]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][31]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][31]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [31]),
        .Q(\mem_reg[30][31]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][32]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][32]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][32]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][33]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][33]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][33]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][34]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][34]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][34]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][35]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][35]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][35]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [3]),
        .Q(\mem_reg[30][3]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [4]),
        .Q(\mem_reg[30][4]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [5]),
        .Q(\mem_reg[30][5]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][6]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][6]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [6]),
        .Q(\mem_reg[30][6]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][7]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][7]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [7]),
        .Q(\mem_reg[30][7]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][8]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][8]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [8]),
        .Q(\mem_reg[30][8]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][9]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][9]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[31]_0 [9]),
        .Q(\mem_reg[30][9]_srl31_n_0 ),
        .Q31(\NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2
   (\dout_reg[0]_0 ,
    E,
    dout_vld_reg,
    D,
    \raddr_reg[3] ,
    \mOutPtr_reg[0] ,
    s_ready_t_reg,
    \num_data_cnt_reg[0] ,
    \icmp_ln38_reg_414_reg[0] ,
    num_data_cnt1__0,
    dout_vld_reg_0,
    empty_n_reg,
    full_n_reg,
    \dout_reg[0]_1 ,
    Q,
    ap_clk,
    SR,
    full_n_reg_0,
    next_wreq,
    wrsp_valid,
    empty_n_reg_0,
    \mOutPtr_reg[4] ,
    local_CHN_AWREADY,
    \num_data_cnt_reg[4] ,
    wreq_valid,
    \num_data_cnt_reg[4]_0 ,
    icmp_ln38_reg_414,
    \num_data_cnt_reg[0]_0 ,
    \num_data_cnt_reg[0]_1 ,
    dout_vld_reg_1,
    ost_resp_info,
    dout_vld_reg_2,
    empty_n_reg_1);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[3] ;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]s_ready_t_reg;
  output [3:0]\num_data_cnt_reg[0] ;
  output [0:0]\icmp_ln38_reg_414_reg[0] ;
  output num_data_cnt1__0;
  output dout_vld_reg_0;
  output empty_n_reg;
  output full_n_reg;
  input [0:0]\dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_0;
  input next_wreq;
  input wrsp_valid;
  input empty_n_reg_0;
  input [4:0]\mOutPtr_reg[4] ;
  input [0:0]local_CHN_AWREADY;
  input \num_data_cnt_reg[4] ;
  input wreq_valid;
  input [4:0]\num_data_cnt_reg[4]_0 ;
  input [0:0]icmp_ln38_reg_414;
  input \num_data_cnt_reg[0]_0 ;
  input [0:0]\num_data_cnt_reg[0]_1 ;
  input dout_vld_reg_1;
  input [0:0]ost_resp_info;
  input [0:0]dout_vld_reg_2;
  input empty_n_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]icmp_ln38_reg_414;
  wire [0:0]\icmp_ln38_reg_414_reg[0] ;
  wire [0:0]local_CHN_AWREADY;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_0;
  wire [3:0]\num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[0]_0 ;
  wire [0:0]\num_data_cnt_reg[0]_1 ;
  wire \num_data_cnt_reg[4] ;
  wire [4:0]\num_data_cnt_reg[4]_0 ;
  wire [0:0]ost_resp_info;
  wire p_13_in;
  wire p_17_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire [0:0]\raddr_reg[3] ;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hDD5D5D5D00000000)) 
    \dout[0]_i_1 
       (.I0(wrsp_valid),
        .I1(dout_vld_reg_1),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_2),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(wrsp_valid),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(ost_resp_info),
        .I5(dout_vld_reg_2),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFF5D005D005D00)) 
    empty_n_i_1__2
       (.I0(empty_n_reg_1),
        .I1(wrsp_valid),
        .I2(dout_vld_reg),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(next_wreq),
        .O(dout_vld_reg_0));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__5
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(wrsp_valid),
        .I3(dout_vld_reg),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__1
       (.I0(\num_data_cnt_reg[4]_0 [3]),
        .I1(\num_data_cnt_reg[4]_0 [4]),
        .I2(\num_data_cnt_reg[4]_0 [2]),
        .I3(\num_data_cnt_reg[4]_0 [1]),
        .I4(\num_data_cnt_reg[4]_0 [0]),
        .I5(num_data_cnt1__0_0),
        .O(full_n1__4));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h77878888)) 
    \mOutPtr[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(next_wreq),
        .I2(wrsp_valid),
        .I3(dout_vld_reg),
        .I4(empty_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(wrsp_valid),
        .I1(dout_vld_reg_1),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \mOutPtr[4]_i_4 
       (.I0(next_wreq),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg),
        .I4(wrsp_valid),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[0]_1 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(wreq_valid),
        .O(push));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__1 
       (.I0(\num_data_cnt_reg[4]_0 [0]),
        .I1(wrsp_valid),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(next_wreq),
        .I5(\num_data_cnt_reg[4]_0 [1]),
        .O(\num_data_cnt_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__1 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [2]),
        .I3(\num_data_cnt_reg[4]_0 [1]),
        .O(\num_data_cnt_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__1 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [1]),
        .I3(\num_data_cnt_reg[4]_0 [3]),
        .I4(\num_data_cnt_reg[4]_0 [2]),
        .O(\num_data_cnt_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_data_cnt[3]_i_1__4 
       (.I0(dout_vld_reg),
        .I1(icmp_ln38_reg_414),
        .I2(\num_data_cnt_reg[0]_0 ),
        .I3(\num_data_cnt_reg[0]_1 ),
        .O(\icmp_ln38_reg_414_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \num_data_cnt[3]_i_3__0 
       (.I0(dout_vld_reg),
        .I1(\num_data_cnt_reg[0]_1 ),
        .I2(\num_data_cnt_reg[0]_0 ),
        .I3(icmp_ln38_reg_414),
        .O(num_data_cnt1__0));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__0 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[4] ),
        .I2(full_n_reg_0),
        .I3(wreq_valid),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__0 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4]_0 [0]),
        .I2(\num_data_cnt_reg[4]_0 [1]),
        .I3(\num_data_cnt_reg[4]_0 [2]),
        .I4(\num_data_cnt_reg[4]_0 [4]),
        .I5(\num_data_cnt_reg[4]_0 [3]),
        .O(\num_data_cnt_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000880888088808)) 
    \num_data_cnt[4]_i_3__0 
       (.I0(wreq_valid),
        .I1(full_n_reg_0),
        .I2(\num_data_cnt_reg[4] ),
        .I3(local_CHN_AWREADY),
        .I4(dout_vld_reg),
        .I5(wrsp_valid),
        .O(num_data_cnt1__0_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(empty_n_reg_0),
        .I2(p_17_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h008A8A8A)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg),
        .I2(wrsp_valid),
        .I3(next_wreq),
        .I4(full_n_reg_0),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[3]_i_4 
       (.I0(wrsp_valid),
        .I1(dout_vld_reg),
        .I2(full_n_reg_0),
        .I3(next_wreq),
        .I4(empty_n_reg_0),
        .O(raddr118_out));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3
   (ost_resp_info,
    full_n_reg,
    empty_n_reg,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    ursp_ready,
    wrsp_type,
    dout_vld_reg,
    dout_vld_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    ost_ctrl_valid);
  output [0:0]ost_resp_info;
  output full_n_reg;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ursp_ready;
  input wrsp_type;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input ost_ctrl_valid;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire [0:0]ost_resp_info;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(ursp_ready),
        .I1(wrsp_type),
        .I2(ost_resp_info),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(ost_resp_info),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(ursp_ready),
        .I2(wrsp_type),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__6
       (.I0(empty_n_reg_1),
        .I1(pop),
        .I2(empty_n_reg_2),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9
   (DIPADIP,
    push_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    pop,
    mem_reg,
    mem_reg_0);
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [0:0]DIPADIP;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire [0:0]ost_burst_info;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(ost_burst_info),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(ost_burst_info),
        .O(DIPADIP));
endmodule

(* ORIG_REF_NAME = "radiation_injector_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4
   (push,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[63]_2 ,
    in,
    Q,
    ap_clk,
    SR,
    pop);
  output push;
  output [61:0]\dout_reg[63]_0 ;
  input \dout_reg[63]_1 ;
  input \dout_reg[63]_2 ;
  input [61:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[63]_2 ;
  wire [61:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;

  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[63]_1 ),
        .I1(\dout_reg[63]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store
   (wrsp_type,
    empty_n_reg,
    local_CHN_WVALID,
    dout_vld_reg,
    ursp_ready,
    local_CHN_AWVALID,
    local_CHN_BURST_WVALID,
    D,
    ap_done,
    p_1_in,
    E,
    \conservative_gen.local_BURST_WVALID_reg_0 ,
    \dout_reg[35] ,
    \tmp_len_reg[11]_0 ,
    \conservative_gen.local_BURST_WLEN_reg[3]_0 ,
    ap_clk,
    SR,
    dout_vld_reg_0,
    icmp_ln38_reg_414,
    ap_start,
    Q,
    \ap_CS_fsm_reg[87] ,
    gmem_0_RVALID,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_CHN_AWREADY,
    pop,
    p_4_in,
    ost_resp_info,
    dout_vld_reg_1,
    ost_resp_valid,
    in,
    \dout_reg[61] ,
    \dout_reg[31] );
  output wrsp_type;
  output empty_n_reg;
  output [0:0]local_CHN_WVALID;
  output dout_vld_reg;
  output ursp_ready;
  output [0:0]local_CHN_AWVALID;
  output [0:0]local_CHN_BURST_WVALID;
  output [4:0]D;
  output ap_done;
  output p_1_in;
  output [0:0]E;
  output [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  output [35:0]\dout_reg[35] ;
  output [63:0]\tmp_len_reg[11]_0 ;
  output [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input [0:0]icmp_ln38_reg_414;
  input ap_start;
  input [86:0]Q;
  input \ap_CS_fsm_reg[87] ;
  input gmem_0_RVALID;
  input local_BURST_AWVALID;
  input [0:0]local_BURST_WREADY;
  input [0:0]local_CHN_AWREADY;
  input pop;
  input p_4_in;
  input [0:0]ost_resp_info;
  input [0:0]dout_vld_reg_1;
  input [0:0]ost_resp_valid;
  input [3:0]in;
  input [61:0]\dout_reg[61] ;
  input [31:0]\dout_reg[31] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [86:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[87] ;
  wire ap_clk;
  wire ap_done;
  wire ap_start;
  wire buff_wdata_n_5;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.fifo_burst_n_1 ;
  wire \conservative_gen.fifo_burst_n_10 ;
  wire \conservative_gen.fifo_burst_n_17 ;
  wire \conservative_gen.fifo_burst_n_18 ;
  wire \conservative_gen.fifo_burst_n_19 ;
  wire \conservative_gen.fifo_burst_n_2 ;
  wire \conservative_gen.fifo_burst_n_20 ;
  wire \conservative_gen.fifo_burst_n_21 ;
  wire \conservative_gen.fifo_burst_n_22 ;
  wire \conservative_gen.fifo_burst_n_23 ;
  wire \conservative_gen.fifo_burst_n_24 ;
  wire \conservative_gen.fifo_burst_n_25 ;
  wire \conservative_gen.fifo_burst_n_26 ;
  wire \conservative_gen.fifo_burst_n_27 ;
  wire \conservative_gen.fifo_burst_n_28 ;
  wire \conservative_gen.fifo_burst_n_29 ;
  wire \conservative_gen.fifo_burst_n_3 ;
  wire \conservative_gen.fifo_burst_n_4 ;
  wire \conservative_gen.fifo_burst_n_5 ;
  wire \conservative_gen.fifo_burst_n_6 ;
  wire \conservative_gen.fifo_burst_n_7 ;
  wire \conservative_gen.fifo_burst_n_8 ;
  wire [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  wire [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[0] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[1] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[2] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[3] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[4] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[5] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[6] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[7] ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_3 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_3 ;
  wire [31:0]\dout_reg[31] ;
  wire [35:0]\dout_reg[35] ;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_68;
  wire fifo_wrsp_n_3;
  wire gmem_0_AWREADY;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire [0:0]icmp_ln38_reg_414;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire [0:0]local_BURST_WREADY;
  wire [0:0]local_CHN_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire [0:0]local_CHN_BURST_WVALID;
  wire [0:0]local_CHN_WVALID;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire [0:0]ost_resp_info;
  wire [0:0]ost_resp_valid;
  wire [1:1]p_0_in;
  wire p_1_in;
  wire [6:1]p_1_in_0;
  wire p_3_out_carry__0_n_1;
  wire p_3_out_carry__0_n_2;
  wire p_3_out_carry__0_n_3;
  wire p_3_out_carry__0_n_4;
  wire p_3_out_carry__0_n_5;
  wire p_3_out_carry__0_n_6;
  wire p_3_out_carry__0_n_7;
  wire p_3_out_carry_n_0;
  wire p_3_out_carry_n_1;
  wire p_3_out_carry_n_2;
  wire p_3_out_carry_n_3;
  wire p_3_out_carry_n_4;
  wire p_3_out_carry_n_5;
  wire p_3_out_carry_n_6;
  wire p_3_out_carry_n_7;
  wire p_4_in;
  wire pop;
  wire push;
  wire push__0;
  wire [11:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [63:0]\tmp_len_reg[11]_0 ;
  wire ursp_ready;
  wire [63:2]wreq_addr_byte;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:3]NLW_p_3_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1 buff_wdata
       (.CO(\conservative_gen.fifo_burst_n_10 ),
        .D(D[3:2]),
        .DI(buff_wdata_n_8),
        .E(buff_wdata_n_5),
        .Q(Q[82:81]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.num_beat_cnt_reg[0] (local_CHN_BURST_WVALID),
        .\conservative_gen.num_beat_cnt_reg[3] (\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(buff_wdata_n_7),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .gmem_0_WREADY(gmem_0_WREADY),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_WVALID(local_CHN_WVALID),
        .p_4_in(p_4_in),
        .pop(pop),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo \conservative_gen.fifo_burst 
       (.CO(\conservative_gen.fifo_burst_n_10 ),
        .Q({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] ,\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .S({\conservative_gen.fifo_burst_n_1 ,\conservative_gen.fifo_burst_n_2 ,\conservative_gen.fifo_burst_n_3 ,\conservative_gen.fifo_burst_n_4 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.local_BURST_WVALID_reg (\conservative_gen.fifo_burst_n_29 ),
        .\conservative_gen.num_beat_cnt_reg[3] (Q[82]),
        .\conservative_gen.num_beat_cnt_reg[7] ({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }),
        .\conservative_gen.num_beat_cnt_reg[7]_0 ({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 ),
        .\dout_reg[0] (local_CHN_BURST_WVALID),
        .\dout_reg[0]_0 (\conservative_gen.num_beat_pred_br10_carry__0_n_0 ),
        .\dout_reg[3] ({\conservative_gen.fifo_burst_n_5 ,\conservative_gen.fifo_burst_n_6 ,\conservative_gen.fifo_burst_n_7 ,\conservative_gen.fifo_burst_n_8 }),
        .\dout_reg[3]_0 ({\conservative_gen.fifo_burst_n_25 ,\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 }),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_0_in(p_0_in),
        .p_1_in_0(p_1_in_0),
        .push(push));
  FDRE \conservative_gen.local_BURST_WLEN_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_8 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [0]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_7 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [1]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_6 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [2]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_5 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [3]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WVALID_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conservative_gen.fifo_burst_n_29 ),
        .Q(local_CHN_BURST_WVALID),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[7] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry 
       (.CI(1'b0),
        .CO({\conservative_gen.num_beat_pred_br10_carry_n_0 ,\conservative_gen.num_beat_pred_br10_carry_n_1 ,\conservative_gen.num_beat_pred_br10_carry_n_2 ,\conservative_gen.num_beat_pred_br10_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .S({\conservative_gen.fifo_burst_n_1 ,\conservative_gen.fifo_burst_n_2 ,\conservative_gen.fifo_burst_n_3 ,\conservative_gen.fifo_burst_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry__0 
       (.CI(\conservative_gen.num_beat_pred_br10_carry_n_0 ),
        .CO({\conservative_gen.num_beat_pred_br10_carry__0_n_0 ,\conservative_gen.num_beat_pred_br10_carry__0_n_1 ,\conservative_gen.num_beat_pred_br10_carry__0_n_2 ,\conservative_gen.num_beat_pred_br10_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [7:4]),
        .S({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[75]_i_1 
       (.I0(local_CHN_AWVALID),
        .I1(local_CHN_AWREADY),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.D(D[1]),
        .Q(Q[81:80]),
        .S(fifo_wreq_n_4),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] ({wreq_len,wreq_addr_byte}),
        .\dout_reg[64]_0 (fifo_wreq_n_68),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .gmem_0_RVALID(gmem_0_RVALID),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .tmp_valid_reg(local_CHN_AWVALID),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2 fifo_wrsp
       (.E(fifo_wrsp_n_3),
        .Q(Q[86]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (wreq_len),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_1),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0]_0 (dout_vld_reg),
        .\num_data_cnt_reg[4]_0 (local_CHN_AWVALID),
        .ost_resp_info(ost_resp_info),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry
       (.CI(1'b0),
        .CO({p_3_out_carry_n_0,p_3_out_carry_n_1,p_3_out_carry_n_2,p_3_out_carry_n_3}),
        .CYINIT(buff_wdata_n_7),
        .DI({p_1_in_0[3:1],buff_wdata_n_8}),
        .O({p_3_out_carry_n_4,p_3_out_carry_n_5,p_3_out_carry_n_6,p_3_out_carry_n_7}),
        .S({\conservative_gen.fifo_burst_n_25 ,\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry__0
       (.CI(p_3_out_carry_n_0),
        .CO({NLW_p_3_out_carry__0_CO_UNCONNECTED[3],p_3_out_carry__0_n_1,p_3_out_carry__0_n_2,p_3_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in_0[6:4]}),
        .O({p_3_out_carry__0_n_4,p_3_out_carry__0_n_5,p_3_out_carry__0_n_6,p_3_out_carry__0_n_7}),
        .S({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[10]),
        .Q(\tmp_len_reg[11]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[11]),
        .Q(\tmp_len_reg[11]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[12]),
        .Q(\tmp_len_reg[11]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[13]),
        .Q(\tmp_len_reg[11]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[14]),
        .Q(\tmp_len_reg[11]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[15]),
        .Q(\tmp_len_reg[11]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[16]),
        .Q(\tmp_len_reg[11]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[17]),
        .Q(\tmp_len_reg[11]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[18]),
        .Q(\tmp_len_reg[11]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[19]),
        .Q(\tmp_len_reg[11]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[20]),
        .Q(\tmp_len_reg[11]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[21]),
        .Q(\tmp_len_reg[11]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[22]),
        .Q(\tmp_len_reg[11]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[23]),
        .Q(\tmp_len_reg[11]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[24]),
        .Q(\tmp_len_reg[11]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[25]),
        .Q(\tmp_len_reg[11]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[26]),
        .Q(\tmp_len_reg[11]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[27]),
        .Q(\tmp_len_reg[11]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[28]),
        .Q(\tmp_len_reg[11]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[29]),
        .Q(\tmp_len_reg[11]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[2]),
        .Q(\tmp_len_reg[11]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[30]),
        .Q(\tmp_len_reg[11]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[31]),
        .Q(\tmp_len_reg[11]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[32]),
        .Q(\tmp_len_reg[11]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[33]),
        .Q(\tmp_len_reg[11]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[34]),
        .Q(\tmp_len_reg[11]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[35]),
        .Q(\tmp_len_reg[11]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[36]),
        .Q(\tmp_len_reg[11]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[37]),
        .Q(\tmp_len_reg[11]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[38]),
        .Q(\tmp_len_reg[11]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[39]),
        .Q(\tmp_len_reg[11]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[3]),
        .Q(\tmp_len_reg[11]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[40]),
        .Q(\tmp_len_reg[11]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[41]),
        .Q(\tmp_len_reg[11]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[42]),
        .Q(\tmp_len_reg[11]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[43]),
        .Q(\tmp_len_reg[11]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[44]),
        .Q(\tmp_len_reg[11]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[45]),
        .Q(\tmp_len_reg[11]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[46]),
        .Q(\tmp_len_reg[11]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[47]),
        .Q(\tmp_len_reg[11]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[48]),
        .Q(\tmp_len_reg[11]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[49]),
        .Q(\tmp_len_reg[11]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[4]),
        .Q(\tmp_len_reg[11]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[50]),
        .Q(\tmp_len_reg[11]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[51]),
        .Q(\tmp_len_reg[11]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[52]),
        .Q(\tmp_len_reg[11]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[53]),
        .Q(\tmp_len_reg[11]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[54]),
        .Q(\tmp_len_reg[11]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[55]),
        .Q(\tmp_len_reg[11]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[56]),
        .Q(\tmp_len_reg[11]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[57]),
        .Q(\tmp_len_reg[11]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[58]),
        .Q(\tmp_len_reg[11]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[59]),
        .Q(\tmp_len_reg[11]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[5]),
        .Q(\tmp_len_reg[11]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[60]),
        .Q(\tmp_len_reg[11]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[61]),
        .Q(\tmp_len_reg[11]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[62]),
        .Q(\tmp_len_reg[11]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[63]),
        .Q(\tmp_len_reg[11]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[6]),
        .Q(\tmp_len_reg[11]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[7]),
        .Q(\tmp_len_reg[11]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[8]),
        .Q(\tmp_len_reg[11]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(wreq_addr_byte[9]),
        .Q(\tmp_len_reg[11]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[11],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_wreq_n_4,1'b1}));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[11]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[11]_0 [62]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_68),
        .Q(local_CHN_AWVALID),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3 user_resp
       (.D({D[4],D[0]}),
        .E(fifo_wrsp_n_3),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[87] (\ap_CS_fsm_reg[87] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(ursp_ready),
        .icmp_ln38_reg_414(icmp_ln38_reg_414),
        .num_data_cnt1__0(num_data_cnt1__0),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .push__0(push__0),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle
   (local_BURST_AWREADY,
    s_ready_t_reg,
    local_BUS_WVALID_reg_0,
    m_axi_gmem_WLAST,
    E,
    pop,
    m_axi_gmem_AWVALID,
    dout_vld_reg,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_BURST_WVALID,
    full_n_reg,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    m_axi_gmem_AWREADY,
    \data_p2_reg[3] ,
    in,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3]_0 );
  output local_BURST_AWREADY;
  output s_ready_t_reg;
  output local_BUS_WVALID_reg_0;
  output m_axi_gmem_WLAST;
  output [0:0]E;
  output pop;
  output m_axi_gmem_AWVALID;
  output dout_vld_reg;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]local_CHN_BURST_WVALID;
  input full_n_reg;
  input [0:0]local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input m_axi_gmem_AWREADY;
  input [3:0]\data_p2_reg[3] ;
  input [61:0]in;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_handling;
  wire burst_handling0;
  wire [0:0]burst_valid;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire \fifo_burst_gen[0].fifo_req_n_1 ;
  wire \fifo_burst_gen[0].fifo_req_n_10 ;
  wire \fifo_burst_gen[0].fifo_req_n_11 ;
  wire \fifo_burst_gen[0].fifo_req_n_12 ;
  wire \fifo_burst_gen[0].fifo_req_n_13 ;
  wire \fifo_burst_gen[0].fifo_req_n_14 ;
  wire \fifo_burst_gen[0].fifo_req_n_15 ;
  wire \fifo_burst_gen[0].fifo_req_n_16 ;
  wire \fifo_burst_gen[0].fifo_req_n_17 ;
  wire \fifo_burst_gen[0].fifo_req_n_18 ;
  wire \fifo_burst_gen[0].fifo_req_n_19 ;
  wire \fifo_burst_gen[0].fifo_req_n_20 ;
  wire \fifo_burst_gen[0].fifo_req_n_21 ;
  wire \fifo_burst_gen[0].fifo_req_n_22 ;
  wire \fifo_burst_gen[0].fifo_req_n_23 ;
  wire \fifo_burst_gen[0].fifo_req_n_24 ;
  wire \fifo_burst_gen[0].fifo_req_n_25 ;
  wire \fifo_burst_gen[0].fifo_req_n_26 ;
  wire \fifo_burst_gen[0].fifo_req_n_27 ;
  wire \fifo_burst_gen[0].fifo_req_n_28 ;
  wire \fifo_burst_gen[0].fifo_req_n_29 ;
  wire \fifo_burst_gen[0].fifo_req_n_30 ;
  wire \fifo_burst_gen[0].fifo_req_n_31 ;
  wire \fifo_burst_gen[0].fifo_req_n_32 ;
  wire \fifo_burst_gen[0].fifo_req_n_33 ;
  wire \fifo_burst_gen[0].fifo_req_n_34 ;
  wire \fifo_burst_gen[0].fifo_req_n_35 ;
  wire \fifo_burst_gen[0].fifo_req_n_36 ;
  wire \fifo_burst_gen[0].fifo_req_n_37 ;
  wire \fifo_burst_gen[0].fifo_req_n_38 ;
  wire \fifo_burst_gen[0].fifo_req_n_39 ;
  wire \fifo_burst_gen[0].fifo_req_n_4 ;
  wire \fifo_burst_gen[0].fifo_req_n_40 ;
  wire \fifo_burst_gen[0].fifo_req_n_41 ;
  wire \fifo_burst_gen[0].fifo_req_n_42 ;
  wire \fifo_burst_gen[0].fifo_req_n_43 ;
  wire \fifo_burst_gen[0].fifo_req_n_44 ;
  wire \fifo_burst_gen[0].fifo_req_n_45 ;
  wire \fifo_burst_gen[0].fifo_req_n_46 ;
  wire \fifo_burst_gen[0].fifo_req_n_47 ;
  wire \fifo_burst_gen[0].fifo_req_n_48 ;
  wire \fifo_burst_gen[0].fifo_req_n_49 ;
  wire \fifo_burst_gen[0].fifo_req_n_5 ;
  wire \fifo_burst_gen[0].fifo_req_n_50 ;
  wire \fifo_burst_gen[0].fifo_req_n_51 ;
  wire \fifo_burst_gen[0].fifo_req_n_52 ;
  wire \fifo_burst_gen[0].fifo_req_n_53 ;
  wire \fifo_burst_gen[0].fifo_req_n_54 ;
  wire \fifo_burst_gen[0].fifo_req_n_55 ;
  wire \fifo_burst_gen[0].fifo_req_n_56 ;
  wire \fifo_burst_gen[0].fifo_req_n_57 ;
  wire \fifo_burst_gen[0].fifo_req_n_58 ;
  wire \fifo_burst_gen[0].fifo_req_n_59 ;
  wire \fifo_burst_gen[0].fifo_req_n_6 ;
  wire \fifo_burst_gen[0].fifo_req_n_60 ;
  wire \fifo_burst_gen[0].fifo_req_n_61 ;
  wire \fifo_burst_gen[0].fifo_req_n_62 ;
  wire \fifo_burst_gen[0].fifo_req_n_63 ;
  wire \fifo_burst_gen[0].fifo_req_n_64 ;
  wire \fifo_burst_gen[0].fifo_req_n_65 ;
  wire \fifo_burst_gen[0].fifo_req_n_7 ;
  wire \fifo_burst_gen[0].fifo_req_n_8 ;
  wire \fifo_burst_gen[0].fifo_req_n_9 ;
  wire full_n_reg;
  wire [61:0]in;
  wire load_p2;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BURST_WVALID;
  wire [35:0]\local_BUS_WSTRB_reg[3]_0 ;
  wire local_BUS_WVALID_reg_0;
  wire [0:0]local_CHN_BURST_WVALID;
  wire [0:0]local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \num_beat_cnt[7]_i_4_n_0 ;
  wire [7:0]num_beat_cnt_reg;
  wire [7:0]p_0_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire ready_for_beat__0;
  wire ready_for_burst__0;
  wire rs_burst_n_1;
  wire rs_burst_n_10;
  wire rs_burst_n_13;
  wire rs_burst_n_14;
  wire rs_burst_n_7;
  wire rs_burst_n_8;
  wire rs_burst_n_9;
  wire rs_req_n_1;
  wire rs_req_n_3;
  wire s_ready_t_reg;

  FDRE burst_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(burst_handling0),
        .Q(burst_handling),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout[35]_i_2 
       (.I0(m_axi_gmem_WREADY),
        .I1(local_BUS_WVALID_reg_0),
        .O(ready_for_beat__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5 \fifo_burst_gen[0].fifo_req 
       (.E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\dout_reg[63] ({\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 }),
        .empty_n_reg_0(\fifo_burst_gen[0].fifo_req_n_1 ),
        .full_n_reg_0(local_BURST_AWREADY),
        .full_n_reg_1(full_n_reg),
        .in(in),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .p_6_in(p_6_in),
        .pop(pop_0));
  FDRE \local_BUS_WDATA_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [0]),
        .Q(m_axi_gmem_WDATA[0]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [10]),
        .Q(m_axi_gmem_WDATA[10]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [11]),
        .Q(m_axi_gmem_WDATA[11]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [12]),
        .Q(m_axi_gmem_WDATA[12]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [13]),
        .Q(m_axi_gmem_WDATA[13]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [14]),
        .Q(m_axi_gmem_WDATA[14]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [15]),
        .Q(m_axi_gmem_WDATA[15]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [16]),
        .Q(m_axi_gmem_WDATA[16]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [17]),
        .Q(m_axi_gmem_WDATA[17]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [18]),
        .Q(m_axi_gmem_WDATA[18]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [19]),
        .Q(m_axi_gmem_WDATA[19]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [1]),
        .Q(m_axi_gmem_WDATA[1]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [20]),
        .Q(m_axi_gmem_WDATA[20]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [21]),
        .Q(m_axi_gmem_WDATA[21]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [22]),
        .Q(m_axi_gmem_WDATA[22]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [23]),
        .Q(m_axi_gmem_WDATA[23]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [24]),
        .Q(m_axi_gmem_WDATA[24]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [25]),
        .Q(m_axi_gmem_WDATA[25]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [26]),
        .Q(m_axi_gmem_WDATA[26]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [27]),
        .Q(m_axi_gmem_WDATA[27]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [28]),
        .Q(m_axi_gmem_WDATA[28]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [29]),
        .Q(m_axi_gmem_WDATA[29]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [2]),
        .Q(m_axi_gmem_WDATA[2]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [30]),
        .Q(m_axi_gmem_WDATA[30]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [31]),
        .Q(m_axi_gmem_WDATA[31]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [3]),
        .Q(m_axi_gmem_WDATA[3]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [4]),
        .Q(m_axi_gmem_WDATA[4]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [5]),
        .Q(m_axi_gmem_WDATA[5]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [6]),
        .Q(m_axi_gmem_WDATA[6]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [7]),
        .Q(m_axi_gmem_WDATA[7]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [8]),
        .Q(m_axi_gmem_WDATA[8]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WDATA_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [9]),
        .Q(m_axi_gmem_WDATA[9]),
        .R(rs_req_n_1));
  FDRE local_BUS_WLAST_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_14),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \local_BUS_WSTRB_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [32]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [33]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [34]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(rs_req_n_1));
  FDRE \local_BUS_WSTRB_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_3),
        .D(\local_BUS_WSTRB_reg[3]_0 [35]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(rs_req_n_1));
  FDRE local_BUS_WVALID_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_13),
        .Q(local_BUS_WVALID_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_beat_cnt[0]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[1]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[2]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_beat_cnt[3]_i_1 
       (.I0(num_beat_cnt_reg[1]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[2]),
        .I3(num_beat_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_beat_cnt[4]_i_1 
       (.I0(num_beat_cnt_reg[2]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[3]),
        .I4(num_beat_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_beat_cnt[5]_i_1 
       (.I0(num_beat_cnt_reg[3]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[0]),
        .I3(num_beat_cnt_reg[2]),
        .I4(num_beat_cnt_reg[4]),
        .I5(num_beat_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[6]_i_1 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[7]_i_3 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .I2(num_beat_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_beat_cnt[7]_i_4 
       (.I0(num_beat_cnt_reg[5]),
        .I1(num_beat_cnt_reg[3]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[0]),
        .I4(num_beat_cnt_reg[2]),
        .I5(num_beat_cnt_reg[4]),
        .O(\num_beat_cnt[7]_i_4_n_0 ));
  FDRE \num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(num_beat_cnt_reg[0]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(num_beat_cnt_reg[1]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(num_beat_cnt_reg[2]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(num_beat_cnt_reg[3]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(num_beat_cnt_reg[4]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(num_beat_cnt_reg[5]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(num_beat_cnt_reg[6]),
        .R(rs_burst_n_1));
  FDRE \num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(num_beat_cnt_reg[7]),
        .R(rs_burst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0 rs_burst
       (.Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_burst_n_1),
        .burst_handling(burst_handling),
        .burst_handling0(burst_handling0),
        .burst_valid(burst_valid),
        .\data_p1_reg[3]_0 ({rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,rs_burst_n_10}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[3]_1 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[63] (\fifo_burst_gen[0].fifo_req_n_1 ),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_BUS_WLAST_reg(local_BUS_WVALID_reg_0),
        .local_BUS_WVALID_reg(rs_burst_n_14),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .p_6_in(p_6_in),
        .pop(pop),
        .pop_0(pop_0),
        .ready_for_beat__0(ready_for_beat__0),
        .ready_for_burst__0(ready_for_burst__0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(num_beat_cnt_reg),
        .\state_reg[0]_0 (rs_burst_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1 rs_req
       (.D({rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,rs_burst_n_10,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 }),
        .E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_1(rs_req_n_3),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .dout_vld_reg(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\num_beat_cnt_reg[7] (local_BUS_WVALID_reg_0),
        .ready_for_burst__0(ready_for_burst__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write
   (ost_resp_info,
    SR,
    ost_resp_valid,
    local_CHN_AWREADY,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_BUS_WVALID_reg,
    m_axi_gmem_WLAST,
    s_ready_t_reg,
    p_4_in,
    pop,
    Q,
    m_axi_gmem_AWVALID,
    dout_vld_reg,
    \could_multi_bursts.burst_len_reg[3] ,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    ap_rst_n,
    local_CHN_BURST_WVALID,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    p_1_in,
    local_CHN_AWVALID,
    ursp_ready,
    wrsp_type,
    m_axi_gmem_BVALID,
    m_axi_gmem_AWREADY,
    D,
    \data_p2_reg[3] ,
    E,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3] );
  output [0:0]ost_resp_info;
  output [0:0]SR;
  output [0:0]ost_resp_valid;
  output [0:0]local_CHN_AWREADY;
  output local_BURST_AWVALID;
  output [0:0]local_BURST_WREADY;
  output local_BUS_WVALID_reg;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg;
  output p_4_in;
  output pop;
  output [0:0]Q;
  output m_axi_gmem_AWVALID;
  output dout_vld_reg;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input [0:0]local_CHN_BURST_WVALID;
  input [0:0]local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input p_1_in;
  input [0:0]local_CHN_AWVALID;
  input ursp_ready;
  input wrsp_type;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_AWREADY;
  input [63:0]D;
  input [3:0]\data_p2_reg[3] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire [63:2]local_BURST_AWADDR;
  wire local_BURST_AWREADY;
  wire local_BURST_AWVALID;
  wire [0:0]local_BURST_WREADY;
  wire [35:0]\local_BUS_WSTRB_reg[3] ;
  wire local_BUS_WVALID_reg;
  wire [0:0]local_CHN_AWREADY;
  wire [0:0]local_CHN_AWVALID;
  wire [0:0]local_CHN_BURST_WVALID;
  wire [0:0]local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire ost_ctrl_info;
  wire [0:0]ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [0:0]ost_resp_info;
  wire [0:0]ost_resp_valid;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2 \fifo_resp_gen[0].fifo_resp 
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ost_resp_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .p_1_in(p_1_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_1_in(p_1_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter wreq_burst_conv
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg (local_BURST_AWVALID),
        .\data_p2_reg[2] (E),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(local_CHN_AWREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle wreq_throttle
       (.E(p_4_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\data_p2_reg[3] ),
        .\data_p2_reg[3]_0 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg),
        .full_n_reg(local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .\local_BUS_WSTRB_reg[3]_0 (\local_BUS_WSTRB_reg[3] ),
        .local_BUS_WVALID_reg_0(local_BUS_WVALID_reg),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .pop(pop),
        .s_ready_t_reg(local_BURST_WREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1
   (r_stage_reg_r_29,
    D,
    grp_fu_311_ap_start,
    CO,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[36] ,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \dividend0_reg[30]_0 ,
    \icmp_ln38_reg_414_reg[0] );
  output r_stage_reg_r_29;
  output [0:0]D;
  output grp_fu_311_ap_start;
  output [0:0]CO;
  output \ap_CS_fsm_reg[33] ;
  output [0:0]\ap_CS_fsm_reg[36] ;
  input [5:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]\dividend0_reg[30]_0 ;
  input [31:0]\icmp_ln38_reg_414_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[33] ;
  wire [0:0]\ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[30]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[18] ;
  wire \dividend0_reg_n_0_[19] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[20] ;
  wire \dividend0_reg_n_0_[21] ;
  wire \dividend0_reg_n_0_[22] ;
  wire \dividend0_reg_n_0_[23] ;
  wire \dividend0_reg_n_0_[24] ;
  wire \dividend0_reg_n_0_[25] ;
  wire \dividend0_reg_n_0_[26] ;
  wire \dividend0_reg_n_0_[27] ;
  wire \dividend0_reg_n_0_[28] ;
  wire \dividend0_reg_n_0_[29] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[30] ;
  wire \dividend0_reg_n_0_[31] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire done0;
  wire grp_fu_311_ap_start;
  wire \icmp_ln38_reg_414[0]_i_10_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_12_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_13_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_14_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_15_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_16_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_17_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_18_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_19_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_21_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_22_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_23_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_24_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_25_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_26_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_27_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_28_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_29_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_30_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_31_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_32_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_33_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_34_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_35_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_36_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_3_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_4_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_5_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_6_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_7_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_8_n_0 ;
  wire \icmp_ln38_reg_414[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln38_reg_414_reg[0] ;
  wire \icmp_ln38_reg_414_reg[0]_i_11_n_0 ;
  wire \icmp_ln38_reg_414_reg[0]_i_11_n_1 ;
  wire \icmp_ln38_reg_414_reg[0]_i_11_n_2 ;
  wire \icmp_ln38_reg_414_reg[0]_i_11_n_3 ;
  wire \icmp_ln38_reg_414_reg[0]_i_1_n_1 ;
  wire \icmp_ln38_reg_414_reg[0]_i_1_n_2 ;
  wire \icmp_ln38_reg_414_reg[0]_i_1_n_3 ;
  wire \icmp_ln38_reg_414_reg[0]_i_20_n_0 ;
  wire \icmp_ln38_reg_414_reg[0]_i_20_n_1 ;
  wire \icmp_ln38_reg_414_reg[0]_i_20_n_2 ;
  wire \icmp_ln38_reg_414_reg[0]_i_20_n_3 ;
  wire \icmp_ln38_reg_414_reg[0]_i_2_n_0 ;
  wire \icmp_ln38_reg_414_reg[0]_i_2_n_1 ;
  wire \icmp_ln38_reg_414_reg[0]_i_2_n_2 ;
  wire \icmp_ln38_reg_414_reg[0]_i_2_n_3 ;
  wire r_stage_reg_r_29;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8;
  wire radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9;
  wire [31:0]remd;
  wire start0;
  wire [3:0]\NLW_icmp_ln38_reg_414_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln38_reg_414_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln38_reg_414_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln38_reg_414_reg[0]_i_20_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(CO),
        .I1(Q[5]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[87]_i_6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[33] ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [1]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [11]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [12]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [13]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [14]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [15]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [16]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [17]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [18]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [19]),
        .Q(\dividend0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [20]),
        .Q(\dividend0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [2]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [21]),
        .Q(\dividend0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [22]),
        .Q(\dividend0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [23]),
        .Q(\dividend0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [24]),
        .Q(\dividend0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [25]),
        .Q(\dividend0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [26]),
        .Q(\dividend0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [27]),
        .Q(\dividend0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [28]),
        .Q(\dividend0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [29]),
        .Q(\dividend0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [30]),
        .Q(\dividend0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [3]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [31]),
        .Q(\dividend0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\dividend0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [4]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [5]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [6]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [7]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [8]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [9]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[30]_0 [10]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_10 
       (.I0(remd[25]),
        .I1(\icmp_ln38_reg_414_reg[0] [25]),
        .I2(remd[24]),
        .I3(\icmp_ln38_reg_414_reg[0] [24]),
        .O(\icmp_ln38_reg_414[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_12 
       (.I0(\icmp_ln38_reg_414_reg[0] [23]),
        .I1(remd[23]),
        .I2(\icmp_ln38_reg_414_reg[0] [22]),
        .I3(remd[22]),
        .O(\icmp_ln38_reg_414[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_13 
       (.I0(\icmp_ln38_reg_414_reg[0] [21]),
        .I1(remd[21]),
        .I2(\icmp_ln38_reg_414_reg[0] [20]),
        .I3(remd[20]),
        .O(\icmp_ln38_reg_414[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_14 
       (.I0(\icmp_ln38_reg_414_reg[0] [19]),
        .I1(remd[19]),
        .I2(\icmp_ln38_reg_414_reg[0] [18]),
        .I3(remd[18]),
        .O(\icmp_ln38_reg_414[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_15 
       (.I0(\icmp_ln38_reg_414_reg[0] [17]),
        .I1(remd[17]),
        .I2(\icmp_ln38_reg_414_reg[0] [16]),
        .I3(remd[16]),
        .O(\icmp_ln38_reg_414[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_16 
       (.I0(remd[23]),
        .I1(\icmp_ln38_reg_414_reg[0] [23]),
        .I2(remd[22]),
        .I3(\icmp_ln38_reg_414_reg[0] [22]),
        .O(\icmp_ln38_reg_414[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_17 
       (.I0(remd[21]),
        .I1(\icmp_ln38_reg_414_reg[0] [21]),
        .I2(remd[20]),
        .I3(\icmp_ln38_reg_414_reg[0] [20]),
        .O(\icmp_ln38_reg_414[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_18 
       (.I0(remd[19]),
        .I1(\icmp_ln38_reg_414_reg[0] [19]),
        .I2(remd[18]),
        .I3(\icmp_ln38_reg_414_reg[0] [18]),
        .O(\icmp_ln38_reg_414[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_19 
       (.I0(remd[17]),
        .I1(\icmp_ln38_reg_414_reg[0] [17]),
        .I2(remd[16]),
        .I3(\icmp_ln38_reg_414_reg[0] [16]),
        .O(\icmp_ln38_reg_414[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_21 
       (.I0(\icmp_ln38_reg_414_reg[0] [15]),
        .I1(remd[15]),
        .I2(\icmp_ln38_reg_414_reg[0] [14]),
        .I3(remd[14]),
        .O(\icmp_ln38_reg_414[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_22 
       (.I0(\icmp_ln38_reg_414_reg[0] [13]),
        .I1(remd[13]),
        .I2(\icmp_ln38_reg_414_reg[0] [12]),
        .I3(remd[12]),
        .O(\icmp_ln38_reg_414[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_23 
       (.I0(\icmp_ln38_reg_414_reg[0] [11]),
        .I1(remd[11]),
        .I2(\icmp_ln38_reg_414_reg[0] [10]),
        .I3(remd[10]),
        .O(\icmp_ln38_reg_414[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_24 
       (.I0(\icmp_ln38_reg_414_reg[0] [9]),
        .I1(remd[9]),
        .I2(\icmp_ln38_reg_414_reg[0] [8]),
        .I3(remd[8]),
        .O(\icmp_ln38_reg_414[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_25 
       (.I0(remd[15]),
        .I1(\icmp_ln38_reg_414_reg[0] [15]),
        .I2(remd[14]),
        .I3(\icmp_ln38_reg_414_reg[0] [14]),
        .O(\icmp_ln38_reg_414[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_26 
       (.I0(remd[13]),
        .I1(\icmp_ln38_reg_414_reg[0] [13]),
        .I2(remd[12]),
        .I3(\icmp_ln38_reg_414_reg[0] [12]),
        .O(\icmp_ln38_reg_414[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_27 
       (.I0(remd[11]),
        .I1(\icmp_ln38_reg_414_reg[0] [11]),
        .I2(remd[10]),
        .I3(\icmp_ln38_reg_414_reg[0] [10]),
        .O(\icmp_ln38_reg_414[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_28 
       (.I0(remd[9]),
        .I1(\icmp_ln38_reg_414_reg[0] [9]),
        .I2(remd[8]),
        .I3(\icmp_ln38_reg_414_reg[0] [8]),
        .O(\icmp_ln38_reg_414[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_29 
       (.I0(\icmp_ln38_reg_414_reg[0] [7]),
        .I1(remd[7]),
        .I2(\icmp_ln38_reg_414_reg[0] [6]),
        .I3(remd[6]),
        .O(\icmp_ln38_reg_414[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_3 
       (.I0(\icmp_ln38_reg_414_reg[0] [31]),
        .I1(remd[31]),
        .I2(\icmp_ln38_reg_414_reg[0] [30]),
        .I3(remd[30]),
        .O(\icmp_ln38_reg_414[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_30 
       (.I0(\icmp_ln38_reg_414_reg[0] [5]),
        .I1(remd[5]),
        .I2(\icmp_ln38_reg_414_reg[0] [4]),
        .I3(remd[4]),
        .O(\icmp_ln38_reg_414[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_31 
       (.I0(\icmp_ln38_reg_414_reg[0] [3]),
        .I1(remd[3]),
        .I2(\icmp_ln38_reg_414_reg[0] [2]),
        .I3(remd[2]),
        .O(\icmp_ln38_reg_414[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_32 
       (.I0(\icmp_ln38_reg_414_reg[0] [1]),
        .I1(remd[1]),
        .I2(\icmp_ln38_reg_414_reg[0] [0]),
        .I3(remd[0]),
        .O(\icmp_ln38_reg_414[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_33 
       (.I0(remd[7]),
        .I1(\icmp_ln38_reg_414_reg[0] [7]),
        .I2(remd[6]),
        .I3(\icmp_ln38_reg_414_reg[0] [6]),
        .O(\icmp_ln38_reg_414[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_34 
       (.I0(remd[5]),
        .I1(\icmp_ln38_reg_414_reg[0] [5]),
        .I2(remd[4]),
        .I3(\icmp_ln38_reg_414_reg[0] [4]),
        .O(\icmp_ln38_reg_414[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_35 
       (.I0(remd[3]),
        .I1(\icmp_ln38_reg_414_reg[0] [3]),
        .I2(remd[2]),
        .I3(\icmp_ln38_reg_414_reg[0] [2]),
        .O(\icmp_ln38_reg_414[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_36 
       (.I0(remd[1]),
        .I1(\icmp_ln38_reg_414_reg[0] [1]),
        .I2(remd[0]),
        .I3(\icmp_ln38_reg_414_reg[0] [0]),
        .O(\icmp_ln38_reg_414[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_4 
       (.I0(\icmp_ln38_reg_414_reg[0] [29]),
        .I1(remd[29]),
        .I2(\icmp_ln38_reg_414_reg[0] [28]),
        .I3(remd[28]),
        .O(\icmp_ln38_reg_414[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_5 
       (.I0(\icmp_ln38_reg_414_reg[0] [27]),
        .I1(remd[27]),
        .I2(\icmp_ln38_reg_414_reg[0] [26]),
        .I3(remd[26]),
        .O(\icmp_ln38_reg_414[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln38_reg_414[0]_i_6 
       (.I0(\icmp_ln38_reg_414_reg[0] [25]),
        .I1(remd[25]),
        .I2(\icmp_ln38_reg_414_reg[0] [24]),
        .I3(remd[24]),
        .O(\icmp_ln38_reg_414[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_7 
       (.I0(remd[31]),
        .I1(\icmp_ln38_reg_414_reg[0] [31]),
        .I2(remd[30]),
        .I3(\icmp_ln38_reg_414_reg[0] [30]),
        .O(\icmp_ln38_reg_414[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_8 
       (.I0(remd[29]),
        .I1(\icmp_ln38_reg_414_reg[0] [29]),
        .I2(remd[28]),
        .I3(\icmp_ln38_reg_414_reg[0] [28]),
        .O(\icmp_ln38_reg_414[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln38_reg_414[0]_i_9 
       (.I0(remd[27]),
        .I1(\icmp_ln38_reg_414_reg[0] [27]),
        .I2(remd[26]),
        .I3(\icmp_ln38_reg_414_reg[0] [26]),
        .O(\icmp_ln38_reg_414[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln38_reg_414_reg[0]_i_1 
       (.CI(\icmp_ln38_reg_414_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln38_reg_414_reg[0]_i_1_n_1 ,\icmp_ln38_reg_414_reg[0]_i_1_n_2 ,\icmp_ln38_reg_414_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln38_reg_414[0]_i_3_n_0 ,\icmp_ln38_reg_414[0]_i_4_n_0 ,\icmp_ln38_reg_414[0]_i_5_n_0 ,\icmp_ln38_reg_414[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln38_reg_414_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln38_reg_414[0]_i_7_n_0 ,\icmp_ln38_reg_414[0]_i_8_n_0 ,\icmp_ln38_reg_414[0]_i_9_n_0 ,\icmp_ln38_reg_414[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln38_reg_414_reg[0]_i_11 
       (.CI(\icmp_ln38_reg_414_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln38_reg_414_reg[0]_i_11_n_0 ,\icmp_ln38_reg_414_reg[0]_i_11_n_1 ,\icmp_ln38_reg_414_reg[0]_i_11_n_2 ,\icmp_ln38_reg_414_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln38_reg_414[0]_i_21_n_0 ,\icmp_ln38_reg_414[0]_i_22_n_0 ,\icmp_ln38_reg_414[0]_i_23_n_0 ,\icmp_ln38_reg_414[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln38_reg_414_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln38_reg_414[0]_i_25_n_0 ,\icmp_ln38_reg_414[0]_i_26_n_0 ,\icmp_ln38_reg_414[0]_i_27_n_0 ,\icmp_ln38_reg_414[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln38_reg_414_reg[0]_i_2 
       (.CI(\icmp_ln38_reg_414_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln38_reg_414_reg[0]_i_2_n_0 ,\icmp_ln38_reg_414_reg[0]_i_2_n_1 ,\icmp_ln38_reg_414_reg[0]_i_2_n_2 ,\icmp_ln38_reg_414_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln38_reg_414[0]_i_12_n_0 ,\icmp_ln38_reg_414[0]_i_13_n_0 ,\icmp_ln38_reg_414[0]_i_14_n_0 ,\icmp_ln38_reg_414[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln38_reg_414_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln38_reg_414[0]_i_16_n_0 ,\icmp_ln38_reg_414[0]_i_17_n_0 ,\icmp_ln38_reg_414[0]_i_18_n_0 ,\icmp_ln38_reg_414[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln38_reg_414_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln38_reg_414_reg[0]_i_20_n_0 ,\icmp_ln38_reg_414_reg[0]_i_20_n_1 ,\icmp_ln38_reg_414_reg[0]_i_20_n_2 ,\icmp_ln38_reg_414_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln38_reg_414[0]_i_29_n_0 ,\icmp_ln38_reg_414[0]_i_30_n_0 ,\icmp_ln38_reg_414[0]_i_31_n_0 ,\icmp_ln38_reg_414[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln38_reg_414_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln38_reg_414[0]_i_33_n_0 ,\icmp_ln38_reg_414[0]_i_34_n_0 ,\icmp_ln38_reg_414[0]_i_35_n_0 ,\icmp_ln38_reg_414[0]_i_36_n_0 }));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr[31]_i_1 
       (.I0(\dividend0_reg[30]_0 [31]),
        .I1(\dividend0_reg[30]_0 [1]),
        .I2(\dividend0_reg[30]_0 [0]),
        .I3(\dividend0_reg[30]_0 [21]),
        .O(D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u
       (.E(start0),
        .Q({\dividend0_reg_n_0_[31] ,\dividend0_reg_n_0_[30] ,\dividend0_reg_n_0_[29] ,\dividend0_reg_n_0_[28] ,\dividend0_reg_n_0_[27] ,\dividend0_reg_n_0_[26] ,\dividend0_reg_n_0_[25] ,\dividend0_reg_n_0_[24] ,\dividend0_reg_n_0_[23] ,\dividend0_reg_n_0_[22] ,\dividend0_reg_n_0_[21] ,\dividend0_reg_n_0_[20] ,\dividend0_reg_n_0_[19] ,\dividend0_reg_n_0_[18] ,\dividend0_reg_n_0_[17] ,\dividend0_reg_n_0_[16] ,\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\r_stage_reg[32]_0 (done0),
        .r_stage_reg_r_29_0(r_stage_reg_r_29),
        .\remd_tmp_reg[31]_0 ({radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32,radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33}));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23),
        .Q(remd[10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22),
        .Q(remd[11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21),
        .Q(remd[12]),
        .R(1'b0));
  FDRE \remd_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20),
        .Q(remd[13]),
        .R(1'b0));
  FDRE \remd_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19),
        .Q(remd[14]),
        .R(1'b0));
  FDRE \remd_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18),
        .Q(remd[15]),
        .R(1'b0));
  FDRE \remd_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17),
        .Q(remd[16]),
        .R(1'b0));
  FDRE \remd_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16),
        .Q(remd[17]),
        .R(1'b0));
  FDRE \remd_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15),
        .Q(remd[18]),
        .R(1'b0));
  FDRE \remd_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14),
        .Q(remd[19]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \remd_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13),
        .Q(remd[20]),
        .R(1'b0));
  FDRE \remd_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12),
        .Q(remd[21]),
        .R(1'b0));
  FDRE \remd_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11),
        .Q(remd[22]),
        .R(1'b0));
  FDRE \remd_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10),
        .Q(remd[23]),
        .R(1'b0));
  FDRE \remd_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9),
        .Q(remd[24]),
        .R(1'b0));
  FDRE \remd_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8),
        .Q(remd[25]),
        .R(1'b0));
  FDRE \remd_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7),
        .Q(remd[26]),
        .R(1'b0));
  FDRE \remd_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6),
        .Q(remd[27]),
        .R(1'b0));
  FDRE \remd_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5),
        .Q(remd[28]),
        .R(1'b0));
  FDRE \remd_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4),
        .Q(remd[29]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \remd_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3),
        .Q(remd[30]),
        .R(1'b0));
  FDRE \remd_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2),
        .Q(remd[31]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30),
        .Q(remd[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29),
        .Q(remd[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28),
        .Q(remd[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27),
        .Q(remd[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26),
        .Q(remd[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25),
        .Q(remd[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24),
        .Q(remd[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(Q[5]),
        .I1(CO),
        .O(grp_fu_311_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq
   (r_stage_reg_r_29_0,
    \r_stage_reg[32]_0 ,
    \remd_tmp_reg[31]_0 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    Q);
  output r_stage_reg_r_29_0;
  output [0:0]\r_stage_reg[32]_0 ;
  output [31:0]\remd_tmp_reg[31]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_i_7_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_3_n_0;
  wire cal_tmp_carry__1_i_4_n_0;
  wire cal_tmp_carry__1_i_5_n_0;
  wire cal_tmp_carry__1_i_6_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_1_n_0;
  wire cal_tmp_carry__2_i_2_n_0;
  wire cal_tmp_carry__2_i_3_n_0;
  wire cal_tmp_carry__2_i_4_n_0;
  wire cal_tmp_carry__2_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__3_i_1_n_0;
  wire cal_tmp_carry__3_i_2_n_0;
  wire cal_tmp_carry__3_i_3_n_0;
  wire cal_tmp_carry__3_i_4_n_0;
  wire cal_tmp_carry__3_n_0;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__4_i_1_n_0;
  wire cal_tmp_carry__4_i_2_n_0;
  wire cal_tmp_carry__4_i_3_n_0;
  wire cal_tmp_carry__4_i_4_n_0;
  wire cal_tmp_carry__4_n_0;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__5_i_1_n_0;
  wire cal_tmp_carry__5_i_2_n_0;
  wire cal_tmp_carry__5_i_3_n_0;
  wire cal_tmp_carry__5_i_4_n_0;
  wire cal_tmp_carry__5_n_0;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__6_i_1_n_0;
  wire cal_tmp_carry__6_i_2_n_0;
  wire cal_tmp_carry__6_i_3_n_0;
  wire cal_tmp_carry__6_i_4_n_0;
  wire cal_tmp_carry__6_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry_i_2_n_0;
  wire cal_tmp_carry_i_3_n_0;
  wire cal_tmp_carry_i_4_n_0;
  wire cal_tmp_carry_i_5_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire [31:0]dividend0;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[16]_i_1_n_0 ;
  wire \dividend_tmp[17]_i_1_n_0 ;
  wire \dividend_tmp[18]_i_1_n_0 ;
  wire \dividend_tmp[19]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[20]_i_1_n_0 ;
  wire \dividend_tmp[21]_i_1_n_0 ;
  wire \dividend_tmp[22]_i_1_n_0 ;
  wire \dividend_tmp[23]_i_1_n_0 ;
  wire \dividend_tmp[24]_i_1_n_0 ;
  wire \dividend_tmp[25]_i_1_n_0 ;
  wire \dividend_tmp[26]_i_1_n_0 ;
  wire \dividend_tmp[27]_i_1_n_0 ;
  wire \dividend_tmp[28]_i_1_n_0 ;
  wire \dividend_tmp[29]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[30]_i_1_n_0 ;
  wire \dividend_tmp[31]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire [0:0]dividend_tmp_gen;
  wire p_0_in;
  wire \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ;
  wire \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire r_stage_reg_r_0_n_0;
  wire r_stage_reg_r_10_n_0;
  wire r_stage_reg_r_11_n_0;
  wire r_stage_reg_r_12_n_0;
  wire r_stage_reg_r_13_n_0;
  wire r_stage_reg_r_14_n_0;
  wire r_stage_reg_r_15_n_0;
  wire r_stage_reg_r_16_n_0;
  wire r_stage_reg_r_17_n_0;
  wire r_stage_reg_r_18_n_0;
  wire r_stage_reg_r_19_n_0;
  wire r_stage_reg_r_1_n_0;
  wire r_stage_reg_r_20_n_0;
  wire r_stage_reg_r_21_n_0;
  wire r_stage_reg_r_22_n_0;
  wire r_stage_reg_r_23_n_0;
  wire r_stage_reg_r_24_n_0;
  wire r_stage_reg_r_25_n_0;
  wire r_stage_reg_r_26_n_0;
  wire r_stage_reg_r_27_n_0;
  wire r_stage_reg_r_28_n_0;
  wire r_stage_reg_r_29_0;
  wire r_stage_reg_r_2_n_0;
  wire r_stage_reg_r_3_n_0;
  wire r_stage_reg_r_4_n_0;
  wire r_stage_reg_r_5_n_0;
  wire r_stage_reg_r_6_n_0;
  wire r_stage_reg_r_7_n_0;
  wire r_stage_reg_r_8_n_0;
  wire r_stage_reg_r_9_n_0;
  wire r_stage_reg_r_n_0;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[15]_i_1_n_0 ;
  wire \remd_tmp[16]_i_1_n_0 ;
  wire \remd_tmp[17]_i_1_n_0 ;
  wire \remd_tmp[18]_i_1_n_0 ;
  wire \remd_tmp[19]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[20]_i_1_n_0 ;
  wire \remd_tmp[21]_i_1_n_0 ;
  wire \remd_tmp[22]_i_1_n_0 ;
  wire \remd_tmp[23]_i_1_n_0 ;
  wire \remd_tmp[24]_i_1_n_0 ;
  wire \remd_tmp[25]_i_1_n_0 ;
  wire \remd_tmp[26]_i_1_n_0 ;
  wire \remd_tmp[27]_i_1_n_0 ;
  wire \remd_tmp[28]_i_1_n_0 ;
  wire \remd_tmp[29]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[30]_i_1_n_0 ;
  wire \remd_tmp[31]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [8:2]remd_tmp_mux;
  wire [31:0]\remd_tmp_reg[31]_0 ;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2],1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_2_n_0,cal_tmp_carry_i_3_n_0,cal_tmp_carry_i_4_n_0,cal_tmp_carry_i_5_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({remd_tmp_mux[6:4],1'b1}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0,cal_tmp_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(\remd_tmp_reg[31]_0 [6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(\remd_tmp_reg[31]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(\remd_tmp_reg[31]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(\remd_tmp_reg[31]_0 [6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_5
       (.I0(\remd_tmp_reg[31]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_6
       (.I0(\remd_tmp_reg[31]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [3]),
        .O(cal_tmp_carry__0_i_7_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_3_n_0,cal_tmp_carry__1_i_4_n_0,cal_tmp_carry__1_i_5_n_0,cal_tmp_carry__1_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(\remd_tmp_reg[31]_0 [8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(\remd_tmp_reg[31]_0 [7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [10]),
        .O(cal_tmp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [9]),
        .O(cal_tmp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_5
       (.I0(\remd_tmp_reg[31]_0 [8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_6
       (.I0(\remd_tmp_reg[31]_0 [7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_6_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({cal_tmp_carry__2_n_0,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_1_n_0,cal_tmp_carry__2_i_2_n_0,cal_tmp_carry__2_i_3_n_0,cal_tmp_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [14]),
        .O(cal_tmp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [13]),
        .O(cal_tmp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [12]),
        .O(cal_tmp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [11]),
        .O(cal_tmp_carry__2_i_4_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_0),
        .CO({cal_tmp_carry__3_n_0,cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .S({cal_tmp_carry__3_i_1_n_0,cal_tmp_carry__3_i_2_n_0,cal_tmp_carry__3_i_3_n_0,cal_tmp_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [18]),
        .O(cal_tmp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [17]),
        .O(cal_tmp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [16]),
        .O(cal_tmp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [15]),
        .O(cal_tmp_carry__3_i_4_n_0));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_0),
        .CO({cal_tmp_carry__4_n_0,cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .S({cal_tmp_carry__4_i_1_n_0,cal_tmp_carry__4_i_2_n_0,cal_tmp_carry__4_i_3_n_0,cal_tmp_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [22]),
        .O(cal_tmp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [21]),
        .O(cal_tmp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [20]),
        .O(cal_tmp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [19]),
        .O(cal_tmp_carry__4_i_4_n_0));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_0),
        .CO({cal_tmp_carry__5_n_0,cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .S({cal_tmp_carry__5_i_1_n_0,cal_tmp_carry__5_i_2_n_0,cal_tmp_carry__5_i_3_n_0,cal_tmp_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [26]),
        .O(cal_tmp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [25]),
        .O(cal_tmp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [24]),
        .O(cal_tmp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [23]),
        .O(cal_tmp_carry__5_i_4_n_0));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_0),
        .CO({dividend_tmp_gen,cal_tmp_carry__6_n_1,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .S({cal_tmp_carry__6_i_1_n_0,cal_tmp_carry__6_i_2_n_0,cal_tmp_carry__6_i_3_n_0,cal_tmp_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [30]),
        .O(cal_tmp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [29]),
        .O(cal_tmp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [28]),
        .O(cal_tmp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [27]),
        .O(cal_tmp_carry__6_i_4_n_0));
  CARRY4 cal_tmp_carry__7
       (.CI(dividend_tmp_gen),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(\remd_tmp_reg[31]_0 [2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(\remd_tmp_reg[31]_0 [2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [1]),
        .O(cal_tmp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[31]_0 [0]),
        .O(cal_tmp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(dividend_tmp[31]),
        .I2(dividend0[31]),
        .O(cal_tmp_carry_i_5_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend0[9]),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend0[10]),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend0[11]),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend0[12]),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend0[13]),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(dividend0[14]),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(dividend0[15]),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(dividend0[16]),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(dividend0[17]),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(dividend0[18]),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend0[0]),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(dividend0[19]),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(dividend0[20]),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(dividend0[21]),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(dividend0[22]),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(dividend0[23]),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend0[24]),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(dividend0[25]),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(dividend0[26]),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(dividend0[27]),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(dividend0[28]),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend0[1]),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(dividend0[29]),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(dividend0[30]),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend0[2]),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend0[3]),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend0[4]),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend0[5]),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend0[6]),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend0[7]),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend0[8]),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dividend_tmp_gen),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_0 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_0 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_0 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_0 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_0 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_0 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_0 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_0 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_0 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_0 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_0 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_0 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_0 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_0 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_0 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_0 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\urem_32ns_11ns_32_36_seq_1_U1/radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\\urem_32ns_11ns_32_36_seq_1_U1/radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u/r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ),
        .Q(\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ),
        .I1(r_stage_reg_r_29_0),
        .O(r_stage_reg_gate_n_0));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_0),
        .Q(r_stage_reg_r_0_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_0),
        .Q(r_stage_reg_r_1_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_0),
        .Q(r_stage_reg_r_10_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_0),
        .Q(r_stage_reg_r_11_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_0),
        .Q(r_stage_reg_r_12_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_0),
        .Q(r_stage_reg_r_13_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_0),
        .Q(r_stage_reg_r_14_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_0),
        .Q(r_stage_reg_r_15_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_0),
        .Q(r_stage_reg_r_16_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_0),
        .Q(r_stage_reg_r_17_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_0),
        .Q(r_stage_reg_r_18_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_0),
        .Q(r_stage_reg_r_19_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_0),
        .Q(r_stage_reg_r_2_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_0),
        .Q(r_stage_reg_r_20_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_0),
        .Q(r_stage_reg_r_21_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_0),
        .Q(r_stage_reg_r_22_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_0),
        .Q(r_stage_reg_r_23_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_0),
        .Q(r_stage_reg_r_24_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_0),
        .Q(r_stage_reg_r_25_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_0),
        .Q(r_stage_reg_r_26_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_0),
        .Q(r_stage_reg_r_27_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_0),
        .Q(r_stage_reg_r_28_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_0),
        .Q(r_stage_reg_r_29_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_0),
        .Q(r_stage_reg_r_3_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_0),
        .Q(r_stage_reg_r_4_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_0),
        .Q(r_stage_reg_r_5_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_0),
        .Q(r_stage_reg_r_6_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_0),
        .Q(r_stage_reg_r_7_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_0),
        .Q(r_stage_reg_r_8_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_0),
        .Q(r_stage_reg_r_9_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_4),
        .O(\remd_tmp[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_4),
        .O(\remd_tmp[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [19]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [20]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [21]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [22]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_4),
        .O(\remd_tmp[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [23]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [24]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [25]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [26]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_4),
        .O(\remd_tmp[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [27]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [28]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [29]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_5),
        .O(\remd_tmp[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [30]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_4),
        .O(\remd_tmp[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg[31]_0 [8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(\remd_tmp_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1
   (add_ln44_fu_338_p2,
    grp_fu_311_ap_start,
    ap_clk,
    ap_rst_n_inv,
    \r_stage_reg[32] ,
    Q,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[31]_0 ,
    \gmem_addr_reg_428_reg[61] );
  output [61:0]add_ln44_fu_338_p2;
  input grp_fu_311_ap_start;
  input ap_clk;
  input ap_rst_n_inv;
  input \r_stage_reg[32] ;
  input [31:0]Q;
  input [31:0]\dividend0_reg[31]_0 ;
  input [31:0]\divisor0_reg[31]_0 ;
  input [62:0]\gmem_addr_reg_428_reg[61] ;

  wire [31:0]Q;
  wire [61:0]add_ln44_fu_338_p2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[18] ;
  wire \dividend0_reg_n_0_[19] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[20] ;
  wire \dividend0_reg_n_0_[21] ;
  wire \dividend0_reg_n_0_[22] ;
  wire \dividend0_reg_n_0_[23] ;
  wire \dividend0_reg_n_0_[24] ;
  wire \dividend0_reg_n_0_[25] ;
  wire \dividend0_reg_n_0_[26] ;
  wire \dividend0_reg_n_0_[27] ;
  wire \dividend0_reg_n_0_[28] ;
  wire \dividend0_reg_n_0_[29] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[30] ;
  wire \dividend0_reg_n_0_[31] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [31:0]\divisor0_reg[31]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[15] ;
  wire \divisor0_reg_n_0_[16] ;
  wire \divisor0_reg_n_0_[17] ;
  wire \divisor0_reg_n_0_[18] ;
  wire \divisor0_reg_n_0_[19] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[20] ;
  wire \divisor0_reg_n_0_[21] ;
  wire \divisor0_reg_n_0_[22] ;
  wire \divisor0_reg_n_0_[23] ;
  wire \divisor0_reg_n_0_[24] ;
  wire \divisor0_reg_n_0_[25] ;
  wire \divisor0_reg_n_0_[26] ;
  wire \divisor0_reg_n_0_[27] ;
  wire \divisor0_reg_n_0_[28] ;
  wire \divisor0_reg_n_0_[29] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[30] ;
  wire \divisor0_reg_n_0_[31] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire \gmem_addr_reg_428[10]_i_2_n_0 ;
  wire \gmem_addr_reg_428[10]_i_3_n_0 ;
  wire \gmem_addr_reg_428[10]_i_4_n_0 ;
  wire \gmem_addr_reg_428[10]_i_5_n_0 ;
  wire \gmem_addr_reg_428[14]_i_2_n_0 ;
  wire \gmem_addr_reg_428[14]_i_3_n_0 ;
  wire \gmem_addr_reg_428[14]_i_4_n_0 ;
  wire \gmem_addr_reg_428[14]_i_5_n_0 ;
  wire \gmem_addr_reg_428[18]_i_2_n_0 ;
  wire \gmem_addr_reg_428[18]_i_3_n_0 ;
  wire \gmem_addr_reg_428[18]_i_4_n_0 ;
  wire \gmem_addr_reg_428[18]_i_5_n_0 ;
  wire \gmem_addr_reg_428[22]_i_2_n_0 ;
  wire \gmem_addr_reg_428[22]_i_3_n_0 ;
  wire \gmem_addr_reg_428[22]_i_4_n_0 ;
  wire \gmem_addr_reg_428[22]_i_5_n_0 ;
  wire \gmem_addr_reg_428[26]_i_2_n_0 ;
  wire \gmem_addr_reg_428[26]_i_3_n_0 ;
  wire \gmem_addr_reg_428[26]_i_4_n_0 ;
  wire \gmem_addr_reg_428[26]_i_5_n_0 ;
  wire \gmem_addr_reg_428[2]_i_2_n_0 ;
  wire \gmem_addr_reg_428[2]_i_3_n_0 ;
  wire \gmem_addr_reg_428[2]_i_4_n_0 ;
  wire \gmem_addr_reg_428[30]_i_2_n_0 ;
  wire \gmem_addr_reg_428[30]_i_3_n_0 ;
  wire \gmem_addr_reg_428[30]_i_4_n_0 ;
  wire \gmem_addr_reg_428[30]_i_5_n_0 ;
  wire \gmem_addr_reg_428[34]_i_2_n_0 ;
  wire \gmem_addr_reg_428[6]_i_2_n_0 ;
  wire \gmem_addr_reg_428[6]_i_3_n_0 ;
  wire \gmem_addr_reg_428[6]_i_4_n_0 ;
  wire \gmem_addr_reg_428[6]_i_5_n_0 ;
  wire \gmem_addr_reg_428_reg[10]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[10]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[10]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[14]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[14]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[14]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[18]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[18]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[18]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[22]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[22]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[22]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[26]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[26]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[26]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[2]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[2]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[2]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[30]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[30]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[34]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[34]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[34]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[38]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[38]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[38]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[42]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[42]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[42]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[46]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[46]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[46]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[50]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[50]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[50]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[54]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[54]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[54]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[58]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[58]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[58]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[58]_i_1_n_3 ;
  wire [62:0]\gmem_addr_reg_428_reg[61] ;
  wire \gmem_addr_reg_428_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_428_reg[6]_i_1_n_0 ;
  wire \gmem_addr_reg_428_reg[6]_i_1_n_1 ;
  wire \gmem_addr_reg_428_reg[6]_i_1_n_2 ;
  wire \gmem_addr_reg_428_reg[6]_i_1_n_3 ;
  wire grp_fu_311_ap_start;
  wire [31:0]grp_fu_311_p0;
  wire \r_stage_reg[32] ;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8;
  wire radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9;
  wire start0_reg_n_0;
  wire [33:2]zext_ln44_fu_334_p1;
  wire [0:0]\NLW_gmem_addr_reg_428_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_428_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_428_reg[61]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[0]_i_1 
       (.I0(Q[0]),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(grp_fu_311_p0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[10]_i_1 
       (.I0(Q[10]),
        .I1(\dividend0_reg[31]_0 [10]),
        .O(grp_fu_311_p0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[11]_i_1 
       (.I0(Q[11]),
        .I1(\dividend0_reg[31]_0 [11]),
        .O(grp_fu_311_p0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[12]_i_1 
       (.I0(Q[12]),
        .I1(\dividend0_reg[31]_0 [12]),
        .O(grp_fu_311_p0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[13]_i_1 
       (.I0(Q[13]),
        .I1(\dividend0_reg[31]_0 [13]),
        .O(grp_fu_311_p0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[14]_i_1 
       (.I0(Q[14]),
        .I1(\dividend0_reg[31]_0 [14]),
        .O(grp_fu_311_p0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[15]_i_1 
       (.I0(Q[15]),
        .I1(\dividend0_reg[31]_0 [15]),
        .O(grp_fu_311_p0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[16]_i_1 
       (.I0(Q[16]),
        .I1(\dividend0_reg[31]_0 [16]),
        .O(grp_fu_311_p0[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[17]_i_1 
       (.I0(Q[17]),
        .I1(\dividend0_reg[31]_0 [17]),
        .O(grp_fu_311_p0[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[18]_i_1 
       (.I0(Q[18]),
        .I1(\dividend0_reg[31]_0 [18]),
        .O(grp_fu_311_p0[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[19]_i_1 
       (.I0(Q[19]),
        .I1(\dividend0_reg[31]_0 [19]),
        .O(grp_fu_311_p0[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[1]_i_1 
       (.I0(Q[1]),
        .I1(\dividend0_reg[31]_0 [1]),
        .O(grp_fu_311_p0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[20]_i_1 
       (.I0(Q[20]),
        .I1(\dividend0_reg[31]_0 [20]),
        .O(grp_fu_311_p0[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[21]_i_1 
       (.I0(Q[21]),
        .I1(\dividend0_reg[31]_0 [21]),
        .O(grp_fu_311_p0[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[22]_i_1 
       (.I0(Q[22]),
        .I1(\dividend0_reg[31]_0 [22]),
        .O(grp_fu_311_p0[22]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[23]_i_1 
       (.I0(Q[23]),
        .I1(\dividend0_reg[31]_0 [23]),
        .O(grp_fu_311_p0[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[24]_i_1 
       (.I0(Q[24]),
        .I1(\dividend0_reg[31]_0 [24]),
        .O(grp_fu_311_p0[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[25]_i_1 
       (.I0(Q[25]),
        .I1(\dividend0_reg[31]_0 [25]),
        .O(grp_fu_311_p0[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[26]_i_1 
       (.I0(Q[26]),
        .I1(\dividend0_reg[31]_0 [26]),
        .O(grp_fu_311_p0[26]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[27]_i_1 
       (.I0(Q[27]),
        .I1(\dividend0_reg[31]_0 [27]),
        .O(grp_fu_311_p0[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[28]_i_1 
       (.I0(Q[28]),
        .I1(\dividend0_reg[31]_0 [28]),
        .O(grp_fu_311_p0[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[29]_i_1 
       (.I0(Q[29]),
        .I1(\dividend0_reg[31]_0 [29]),
        .O(grp_fu_311_p0[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[2]_i_1 
       (.I0(Q[2]),
        .I1(\dividend0_reg[31]_0 [2]),
        .O(grp_fu_311_p0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[30]_i_1 
       (.I0(Q[30]),
        .I1(\dividend0_reg[31]_0 [30]),
        .O(grp_fu_311_p0[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[31]_i_1 
       (.I0(Q[31]),
        .I1(\dividend0_reg[31]_0 [31]),
        .O(grp_fu_311_p0[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_1 
       (.I0(Q[3]),
        .I1(\dividend0_reg[31]_0 [3]),
        .O(grp_fu_311_p0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[4]_i_1 
       (.I0(Q[4]),
        .I1(\dividend0_reg[31]_0 [4]),
        .O(grp_fu_311_p0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[5]_i_1 
       (.I0(Q[5]),
        .I1(\dividend0_reg[31]_0 [5]),
        .O(grp_fu_311_p0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[6]_i_1 
       (.I0(Q[6]),
        .I1(\dividend0_reg[31]_0 [6]),
        .O(grp_fu_311_p0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_1 
       (.I0(Q[7]),
        .I1(\dividend0_reg[31]_0 [7]),
        .O(grp_fu_311_p0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[8]_i_1 
       (.I0(Q[8]),
        .I1(\dividend0_reg[31]_0 [8]),
        .O(grp_fu_311_p0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[9]_i_1 
       (.I0(Q[9]),
        .I1(\dividend0_reg[31]_0 [9]),
        .O(grp_fu_311_p0[9]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[16]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[17]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[18]),
        .Q(\dividend0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[19]),
        .Q(\dividend0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[20]),
        .Q(\dividend0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[21]),
        .Q(\dividend0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[22]),
        .Q(\dividend0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[23]),
        .Q(\dividend0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[24]),
        .Q(\dividend0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[25]),
        .Q(\dividend0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[26]),
        .Q(\dividend0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[27]),
        .Q(\dividend0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[28]),
        .Q(\dividend0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[29]),
        .Q(\dividend0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[30]),
        .Q(\dividend0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[31]),
        .Q(\dividend0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_p0[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [10]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [11]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [12]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [13]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [14]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [15]),
        .Q(\divisor0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [16]),
        .Q(\divisor0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [17]),
        .Q(\divisor0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [18]),
        .Q(\divisor0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [19]),
        .Q(\divisor0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [20]),
        .Q(\divisor0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [21]),
        .Q(\divisor0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [22]),
        .Q(\divisor0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [23]),
        .Q(\divisor0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [24]),
        .Q(\divisor0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [25]),
        .Q(\divisor0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [26]),
        .Q(\divisor0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [27]),
        .Q(\divisor0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [28]),
        .Q(\divisor0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [29]),
        .Q(\divisor0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [30]),
        .Q(\divisor0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [31]),
        .Q(\divisor0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [8]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[31]_0 [9]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[10]_i_2 
       (.I0(zext_ln44_fu_334_p1[12]),
        .I1(\gmem_addr_reg_428_reg[61] [11]),
        .O(\gmem_addr_reg_428[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[10]_i_3 
       (.I0(zext_ln44_fu_334_p1[11]),
        .I1(\gmem_addr_reg_428_reg[61] [10]),
        .O(\gmem_addr_reg_428[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[10]_i_4 
       (.I0(zext_ln44_fu_334_p1[10]),
        .I1(\gmem_addr_reg_428_reg[61] [9]),
        .O(\gmem_addr_reg_428[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[10]_i_5 
       (.I0(zext_ln44_fu_334_p1[9]),
        .I1(\gmem_addr_reg_428_reg[61] [8]),
        .O(\gmem_addr_reg_428[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[14]_i_2 
       (.I0(zext_ln44_fu_334_p1[16]),
        .I1(\gmem_addr_reg_428_reg[61] [15]),
        .O(\gmem_addr_reg_428[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[14]_i_3 
       (.I0(zext_ln44_fu_334_p1[15]),
        .I1(\gmem_addr_reg_428_reg[61] [14]),
        .O(\gmem_addr_reg_428[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[14]_i_4 
       (.I0(zext_ln44_fu_334_p1[14]),
        .I1(\gmem_addr_reg_428_reg[61] [13]),
        .O(\gmem_addr_reg_428[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[14]_i_5 
       (.I0(zext_ln44_fu_334_p1[13]),
        .I1(\gmem_addr_reg_428_reg[61] [12]),
        .O(\gmem_addr_reg_428[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[18]_i_2 
       (.I0(zext_ln44_fu_334_p1[20]),
        .I1(\gmem_addr_reg_428_reg[61] [19]),
        .O(\gmem_addr_reg_428[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[18]_i_3 
       (.I0(zext_ln44_fu_334_p1[19]),
        .I1(\gmem_addr_reg_428_reg[61] [18]),
        .O(\gmem_addr_reg_428[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[18]_i_4 
       (.I0(zext_ln44_fu_334_p1[18]),
        .I1(\gmem_addr_reg_428_reg[61] [17]),
        .O(\gmem_addr_reg_428[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[18]_i_5 
       (.I0(zext_ln44_fu_334_p1[17]),
        .I1(\gmem_addr_reg_428_reg[61] [16]),
        .O(\gmem_addr_reg_428[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[22]_i_2 
       (.I0(zext_ln44_fu_334_p1[24]),
        .I1(\gmem_addr_reg_428_reg[61] [23]),
        .O(\gmem_addr_reg_428[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[22]_i_3 
       (.I0(zext_ln44_fu_334_p1[23]),
        .I1(\gmem_addr_reg_428_reg[61] [22]),
        .O(\gmem_addr_reg_428[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[22]_i_4 
       (.I0(zext_ln44_fu_334_p1[22]),
        .I1(\gmem_addr_reg_428_reg[61] [21]),
        .O(\gmem_addr_reg_428[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[22]_i_5 
       (.I0(zext_ln44_fu_334_p1[21]),
        .I1(\gmem_addr_reg_428_reg[61] [20]),
        .O(\gmem_addr_reg_428[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[26]_i_2 
       (.I0(zext_ln44_fu_334_p1[28]),
        .I1(\gmem_addr_reg_428_reg[61] [27]),
        .O(\gmem_addr_reg_428[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[26]_i_3 
       (.I0(zext_ln44_fu_334_p1[27]),
        .I1(\gmem_addr_reg_428_reg[61] [26]),
        .O(\gmem_addr_reg_428[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[26]_i_4 
       (.I0(zext_ln44_fu_334_p1[26]),
        .I1(\gmem_addr_reg_428_reg[61] [25]),
        .O(\gmem_addr_reg_428[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[26]_i_5 
       (.I0(zext_ln44_fu_334_p1[25]),
        .I1(\gmem_addr_reg_428_reg[61] [24]),
        .O(\gmem_addr_reg_428[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[2]_i_2 
       (.I0(zext_ln44_fu_334_p1[4]),
        .I1(\gmem_addr_reg_428_reg[61] [3]),
        .O(\gmem_addr_reg_428[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[2]_i_3 
       (.I0(zext_ln44_fu_334_p1[3]),
        .I1(\gmem_addr_reg_428_reg[61] [2]),
        .O(\gmem_addr_reg_428[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[2]_i_4 
       (.I0(zext_ln44_fu_334_p1[2]),
        .I1(\gmem_addr_reg_428_reg[61] [1]),
        .O(\gmem_addr_reg_428[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[30]_i_2 
       (.I0(zext_ln44_fu_334_p1[32]),
        .I1(\gmem_addr_reg_428_reg[61] [31]),
        .O(\gmem_addr_reg_428[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[30]_i_3 
       (.I0(zext_ln44_fu_334_p1[31]),
        .I1(\gmem_addr_reg_428_reg[61] [30]),
        .O(\gmem_addr_reg_428[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[30]_i_4 
       (.I0(zext_ln44_fu_334_p1[30]),
        .I1(\gmem_addr_reg_428_reg[61] [29]),
        .O(\gmem_addr_reg_428[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[30]_i_5 
       (.I0(zext_ln44_fu_334_p1[29]),
        .I1(\gmem_addr_reg_428_reg[61] [28]),
        .O(\gmem_addr_reg_428[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[34]_i_2 
       (.I0(zext_ln44_fu_334_p1[33]),
        .I1(\gmem_addr_reg_428_reg[61] [32]),
        .O(\gmem_addr_reg_428[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[6]_i_2 
       (.I0(zext_ln44_fu_334_p1[8]),
        .I1(\gmem_addr_reg_428_reg[61] [7]),
        .O(\gmem_addr_reg_428[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[6]_i_3 
       (.I0(zext_ln44_fu_334_p1[7]),
        .I1(\gmem_addr_reg_428_reg[61] [6]),
        .O(\gmem_addr_reg_428[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[6]_i_4 
       (.I0(zext_ln44_fu_334_p1[6]),
        .I1(\gmem_addr_reg_428_reg[61] [5]),
        .O(\gmem_addr_reg_428[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_428[6]_i_5 
       (.I0(zext_ln44_fu_334_p1[5]),
        .I1(\gmem_addr_reg_428_reg[61] [4]),
        .O(\gmem_addr_reg_428[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[10]_i_1 
       (.CI(\gmem_addr_reg_428_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[10]_i_1_n_0 ,\gmem_addr_reg_428_reg[10]_i_1_n_1 ,\gmem_addr_reg_428_reg[10]_i_1_n_2 ,\gmem_addr_reg_428_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[12:9]),
        .O(add_ln44_fu_338_p2[10:7]),
        .S({\gmem_addr_reg_428[10]_i_2_n_0 ,\gmem_addr_reg_428[10]_i_3_n_0 ,\gmem_addr_reg_428[10]_i_4_n_0 ,\gmem_addr_reg_428[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[14]_i_1 
       (.CI(\gmem_addr_reg_428_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[14]_i_1_n_0 ,\gmem_addr_reg_428_reg[14]_i_1_n_1 ,\gmem_addr_reg_428_reg[14]_i_1_n_2 ,\gmem_addr_reg_428_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[16:13]),
        .O(add_ln44_fu_338_p2[14:11]),
        .S({\gmem_addr_reg_428[14]_i_2_n_0 ,\gmem_addr_reg_428[14]_i_3_n_0 ,\gmem_addr_reg_428[14]_i_4_n_0 ,\gmem_addr_reg_428[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[18]_i_1 
       (.CI(\gmem_addr_reg_428_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[18]_i_1_n_0 ,\gmem_addr_reg_428_reg[18]_i_1_n_1 ,\gmem_addr_reg_428_reg[18]_i_1_n_2 ,\gmem_addr_reg_428_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[20:17]),
        .O(add_ln44_fu_338_p2[18:15]),
        .S({\gmem_addr_reg_428[18]_i_2_n_0 ,\gmem_addr_reg_428[18]_i_3_n_0 ,\gmem_addr_reg_428[18]_i_4_n_0 ,\gmem_addr_reg_428[18]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[22]_i_1 
       (.CI(\gmem_addr_reg_428_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[22]_i_1_n_0 ,\gmem_addr_reg_428_reg[22]_i_1_n_1 ,\gmem_addr_reg_428_reg[22]_i_1_n_2 ,\gmem_addr_reg_428_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[24:21]),
        .O(add_ln44_fu_338_p2[22:19]),
        .S({\gmem_addr_reg_428[22]_i_2_n_0 ,\gmem_addr_reg_428[22]_i_3_n_0 ,\gmem_addr_reg_428[22]_i_4_n_0 ,\gmem_addr_reg_428[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[26]_i_1 
       (.CI(\gmem_addr_reg_428_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[26]_i_1_n_0 ,\gmem_addr_reg_428_reg[26]_i_1_n_1 ,\gmem_addr_reg_428_reg[26]_i_1_n_2 ,\gmem_addr_reg_428_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[28:25]),
        .O(add_ln44_fu_338_p2[26:23]),
        .S({\gmem_addr_reg_428[26]_i_2_n_0 ,\gmem_addr_reg_428[26]_i_3_n_0 ,\gmem_addr_reg_428[26]_i_4_n_0 ,\gmem_addr_reg_428[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_428_reg[2]_i_1_n_0 ,\gmem_addr_reg_428_reg[2]_i_1_n_1 ,\gmem_addr_reg_428_reg[2]_i_1_n_2 ,\gmem_addr_reg_428_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln44_fu_334_p1[4:2],1'b0}),
        .O({add_ln44_fu_338_p2[2:0],\NLW_gmem_addr_reg_428_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_428[2]_i_2_n_0 ,\gmem_addr_reg_428[2]_i_3_n_0 ,\gmem_addr_reg_428[2]_i_4_n_0 ,\gmem_addr_reg_428_reg[61] [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[30]_i_1 
       (.CI(\gmem_addr_reg_428_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[30]_i_1_n_0 ,\gmem_addr_reg_428_reg[30]_i_1_n_1 ,\gmem_addr_reg_428_reg[30]_i_1_n_2 ,\gmem_addr_reg_428_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[32:29]),
        .O(add_ln44_fu_338_p2[30:27]),
        .S({\gmem_addr_reg_428[30]_i_2_n_0 ,\gmem_addr_reg_428[30]_i_3_n_0 ,\gmem_addr_reg_428[30]_i_4_n_0 ,\gmem_addr_reg_428[30]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[34]_i_1 
       (.CI(\gmem_addr_reg_428_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[34]_i_1_n_0 ,\gmem_addr_reg_428_reg[34]_i_1_n_1 ,\gmem_addr_reg_428_reg[34]_i_1_n_2 ,\gmem_addr_reg_428_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln44_fu_334_p1[33]}),
        .O(add_ln44_fu_338_p2[34:31]),
        .S({\gmem_addr_reg_428_reg[61] [35:33],\gmem_addr_reg_428[34]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[38]_i_1 
       (.CI(\gmem_addr_reg_428_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[38]_i_1_n_0 ,\gmem_addr_reg_428_reg[38]_i_1_n_1 ,\gmem_addr_reg_428_reg[38]_i_1_n_2 ,\gmem_addr_reg_428_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[38:35]),
        .S(\gmem_addr_reg_428_reg[61] [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[42]_i_1 
       (.CI(\gmem_addr_reg_428_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[42]_i_1_n_0 ,\gmem_addr_reg_428_reg[42]_i_1_n_1 ,\gmem_addr_reg_428_reg[42]_i_1_n_2 ,\gmem_addr_reg_428_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[42:39]),
        .S(\gmem_addr_reg_428_reg[61] [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[46]_i_1 
       (.CI(\gmem_addr_reg_428_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[46]_i_1_n_0 ,\gmem_addr_reg_428_reg[46]_i_1_n_1 ,\gmem_addr_reg_428_reg[46]_i_1_n_2 ,\gmem_addr_reg_428_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[46:43]),
        .S(\gmem_addr_reg_428_reg[61] [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[50]_i_1 
       (.CI(\gmem_addr_reg_428_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[50]_i_1_n_0 ,\gmem_addr_reg_428_reg[50]_i_1_n_1 ,\gmem_addr_reg_428_reg[50]_i_1_n_2 ,\gmem_addr_reg_428_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[50:47]),
        .S(\gmem_addr_reg_428_reg[61] [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[54]_i_1 
       (.CI(\gmem_addr_reg_428_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[54]_i_1_n_0 ,\gmem_addr_reg_428_reg[54]_i_1_n_1 ,\gmem_addr_reg_428_reg[54]_i_1_n_2 ,\gmem_addr_reg_428_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[54:51]),
        .S(\gmem_addr_reg_428_reg[61] [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[58]_i_1 
       (.CI(\gmem_addr_reg_428_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[58]_i_1_n_0 ,\gmem_addr_reg_428_reg[58]_i_1_n_1 ,\gmem_addr_reg_428_reg[58]_i_1_n_2 ,\gmem_addr_reg_428_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln44_fu_338_p2[58:55]),
        .S(\gmem_addr_reg_428_reg[61] [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[61]_i_1 
       (.CI(\gmem_addr_reg_428_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_428_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_reg_428_reg[61]_i_1_n_2 ,\gmem_addr_reg_428_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_428_reg[61]_i_1_O_UNCONNECTED [3],add_ln44_fu_338_p2[61:59]}),
        .S({1'b0,\gmem_addr_reg_428_reg[61] [62:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_428_reg[6]_i_1 
       (.CI(\gmem_addr_reg_428_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_reg_428_reg[6]_i_1_n_0 ,\gmem_addr_reg_428_reg[6]_i_1_n_1 ,\gmem_addr_reg_428_reg[6]_i_1_n_2 ,\gmem_addr_reg_428_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln44_fu_334_p1[8:5]),
        .O(add_ln44_fu_338_p2[6:3]),
        .S({\gmem_addr_reg_428[6]_i_2_n_0 ,\gmem_addr_reg_428[6]_i_3_n_0 ,\gmem_addr_reg_428[6]_i_4_n_0 ,\gmem_addr_reg_428[6]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u
       (.E(start0_reg_n_0),
        .Q({radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31,radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[31]_0 ({\dividend0_reg_n_0_[31] ,\dividend0_reg_n_0_[30] ,\dividend0_reg_n_0_[29] ,\dividend0_reg_n_0_[28] ,\dividend0_reg_n_0_[27] ,\dividend0_reg_n_0_[26] ,\dividend0_reg_n_0_[25] ,\dividend0_reg_n_0_[24] ,\dividend0_reg_n_0_[23] ,\dividend0_reg_n_0_[22] ,\dividend0_reg_n_0_[21] ,\dividend0_reg_n_0_[20] ,\dividend0_reg_n_0_[19] ,\dividend0_reg_n_0_[18] ,\dividend0_reg_n_0_[17] ,\dividend0_reg_n_0_[16] ,\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .\divisor0_reg[31]_0 ({\divisor0_reg_n_0_[31] ,\divisor0_reg_n_0_[30] ,\divisor0_reg_n_0_[29] ,\divisor0_reg_n_0_[28] ,\divisor0_reg_n_0_[27] ,\divisor0_reg_n_0_[26] ,\divisor0_reg_n_0_[25] ,\divisor0_reg_n_0_[24] ,\divisor0_reg_n_0_[23] ,\divisor0_reg_n_0_[22] ,\divisor0_reg_n_0_[21] ,\divisor0_reg_n_0_[20] ,\divisor0_reg_n_0_[19] ,\divisor0_reg_n_0_[18] ,\divisor0_reg_n_0_[17] ,\divisor0_reg_n_0_[16] ,\divisor0_reg_n_0_[15] ,\divisor0_reg_n_0_[14] ,\divisor0_reg_n_0_[13] ,\divisor0_reg_n_0_[12] ,\divisor0_reg_n_0_[11] ,\divisor0_reg_n_0_[10] ,\divisor0_reg_n_0_[9] ,\divisor0_reg_n_0_[8] ,\divisor0_reg_n_0_[7] ,\divisor0_reg_n_0_[6] ,\divisor0_reg_n_0_[5] ,\divisor0_reg_n_0_[4] ,\divisor0_reg_n_0_[3] ,\divisor0_reg_n_0_[2] ,\divisor0_reg_n_0_[1] ,\divisor0_reg_n_0_[0] }),
        .\r_stage_reg[32]_0 (radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .\r_stage_reg[32]_1 (\r_stage_reg[32] ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32),
        .Q(zext_ln44_fu_334_p1[2]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22),
        .Q(zext_ln44_fu_334_p1[12]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21),
        .Q(zext_ln44_fu_334_p1[13]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20),
        .Q(zext_ln44_fu_334_p1[14]),
        .R(1'b0));
  FDRE \remd_reg[13] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19),
        .Q(zext_ln44_fu_334_p1[15]),
        .R(1'b0));
  FDRE \remd_reg[14] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18),
        .Q(zext_ln44_fu_334_p1[16]),
        .R(1'b0));
  FDRE \remd_reg[15] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17),
        .Q(zext_ln44_fu_334_p1[17]),
        .R(1'b0));
  FDRE \remd_reg[16] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16),
        .Q(zext_ln44_fu_334_p1[18]),
        .R(1'b0));
  FDRE \remd_reg[17] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15),
        .Q(zext_ln44_fu_334_p1[19]),
        .R(1'b0));
  FDRE \remd_reg[18] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14),
        .Q(zext_ln44_fu_334_p1[20]),
        .R(1'b0));
  FDRE \remd_reg[19] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13),
        .Q(zext_ln44_fu_334_p1[21]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31),
        .Q(zext_ln44_fu_334_p1[3]),
        .R(1'b0));
  FDRE \remd_reg[20] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12),
        .Q(zext_ln44_fu_334_p1[22]),
        .R(1'b0));
  FDRE \remd_reg[21] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11),
        .Q(zext_ln44_fu_334_p1[23]),
        .R(1'b0));
  FDRE \remd_reg[22] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10),
        .Q(zext_ln44_fu_334_p1[24]),
        .R(1'b0));
  FDRE \remd_reg[23] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9),
        .Q(zext_ln44_fu_334_p1[25]),
        .R(1'b0));
  FDRE \remd_reg[24] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8),
        .Q(zext_ln44_fu_334_p1[26]),
        .R(1'b0));
  FDRE \remd_reg[25] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7),
        .Q(zext_ln44_fu_334_p1[27]),
        .R(1'b0));
  FDRE \remd_reg[26] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6),
        .Q(zext_ln44_fu_334_p1[28]),
        .R(1'b0));
  FDRE \remd_reg[27] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5),
        .Q(zext_ln44_fu_334_p1[29]),
        .R(1'b0));
  FDRE \remd_reg[28] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4),
        .Q(zext_ln44_fu_334_p1[30]),
        .R(1'b0));
  FDRE \remd_reg[29] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3),
        .Q(zext_ln44_fu_334_p1[31]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30),
        .Q(zext_ln44_fu_334_p1[4]),
        .R(1'b0));
  FDRE \remd_reg[30] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2),
        .Q(zext_ln44_fu_334_p1[32]),
        .R(1'b0));
  FDRE \remd_reg[31] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1),
        .Q(zext_ln44_fu_334_p1[33]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29),
        .Q(zext_ln44_fu_334_p1[5]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28),
        .Q(zext_ln44_fu_334_p1[6]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27),
        .Q(zext_ln44_fu_334_p1[7]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26),
        .Q(zext_ln44_fu_334_p1[8]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25),
        .Q(zext_ln44_fu_334_p1[9]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24),
        .Q(zext_ln44_fu_334_p1[10]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0),
        .D(radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23),
        .Q(zext_ln44_fu_334_p1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_311_ap_start),
        .Q(start0_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq
   (\r_stage_reg[32]_0 ,
    Q,
    ap_rst_n_inv,
    E,
    ap_clk,
    \r_stage_reg[32]_1 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[31]_0 );
  output [0:0]\r_stage_reg[32]_0 ;
  output [31:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[32]_1 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [31:0]\divisor0_reg[31]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_1_n_0;
  wire cal_tmp_carry__0_i_2_n_0;
  wire cal_tmp_carry__0_i_3_n_0;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_i_7__0_n_0;
  wire cal_tmp_carry__0_i_8_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1_n_0;
  wire cal_tmp_carry__1_i_2_n_0;
  wire cal_tmp_carry__1_i_3_n_0;
  wire cal_tmp_carry__1_i_4_n_0;
  wire cal_tmp_carry__1_i_5_n_0;
  wire cal_tmp_carry__1_i_6_n_0;
  wire cal_tmp_carry__1_i_7_n_0;
  wire cal_tmp_carry__1_i_8_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_1_n_0;
  wire cal_tmp_carry__2_i_2_n_0;
  wire cal_tmp_carry__2_i_3_n_0;
  wire cal_tmp_carry__2_i_4_n_0;
  wire cal_tmp_carry__2_i_5_n_0;
  wire cal_tmp_carry__2_i_6_n_0;
  wire cal_tmp_carry__2_i_7_n_0;
  wire cal_tmp_carry__2_i_8_n_0;
  wire cal_tmp_carry__2_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__3_i_1_n_0;
  wire cal_tmp_carry__3_i_2_n_0;
  wire cal_tmp_carry__3_i_3_n_0;
  wire cal_tmp_carry__3_i_4_n_0;
  wire cal_tmp_carry__3_i_5_n_0;
  wire cal_tmp_carry__3_i_6_n_0;
  wire cal_tmp_carry__3_i_7_n_0;
  wire cal_tmp_carry__3_i_8_n_0;
  wire cal_tmp_carry__3_n_0;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__4_i_1_n_0;
  wire cal_tmp_carry__4_i_2_n_0;
  wire cal_tmp_carry__4_i_3_n_0;
  wire cal_tmp_carry__4_i_4_n_0;
  wire cal_tmp_carry__4_i_5_n_0;
  wire cal_tmp_carry__4_i_6_n_0;
  wire cal_tmp_carry__4_i_7_n_0;
  wire cal_tmp_carry__4_i_8_n_0;
  wire cal_tmp_carry__4_n_0;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__5_i_1_n_0;
  wire cal_tmp_carry__5_i_2_n_0;
  wire cal_tmp_carry__5_i_3_n_0;
  wire cal_tmp_carry__5_i_4_n_0;
  wire cal_tmp_carry__5_i_5_n_0;
  wire cal_tmp_carry__5_i_6_n_0;
  wire cal_tmp_carry__5_i_7_n_0;
  wire cal_tmp_carry__5_i_8_n_0;
  wire cal_tmp_carry__5_n_0;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__6_i_1_n_0;
  wire cal_tmp_carry__6_i_2_n_0;
  wire cal_tmp_carry__6_i_3_n_0;
  wire cal_tmp_carry__6_i_4_n_0;
  wire cal_tmp_carry__6_i_5_n_0;
  wire cal_tmp_carry__6_i_6_n_0;
  wire cal_tmp_carry__6_i_7_n_0;
  wire cal_tmp_carry__6_i_8_n_0;
  wire cal_tmp_carry__6_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry_i_1_n_0;
  wire cal_tmp_carry_i_2_n_0;
  wire cal_tmp_carry_i_3_n_0;
  wire cal_tmp_carry_i_4_n_0;
  wire cal_tmp_carry_i_5__0_n_0;
  wire cal_tmp_carry_i_6_n_0;
  wire cal_tmp_carry_i_7_n_0;
  wire cal_tmp_carry_i_8_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[18] ;
  wire \dividend0_reg_n_0_[19] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[20] ;
  wire \dividend0_reg_n_0_[21] ;
  wire \dividend0_reg_n_0_[22] ;
  wire \dividend0_reg_n_0_[23] ;
  wire \dividend0_reg_n_0_[24] ;
  wire \dividend0_reg_n_0_[25] ;
  wire \dividend0_reg_n_0_[26] ;
  wire \dividend0_reg_n_0_[27] ;
  wire \dividend0_reg_n_0_[28] ;
  wire \dividend0_reg_n_0_[29] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[30] ;
  wire \dividend0_reg_n_0_[31] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[16]_i_1_n_0 ;
  wire \dividend_tmp[17]_i_1_n_0 ;
  wire \dividend_tmp[18]_i_1_n_0 ;
  wire \dividend_tmp[19]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[20]_i_1_n_0 ;
  wire \dividend_tmp[21]_i_1_n_0 ;
  wire \dividend_tmp[22]_i_1_n_0 ;
  wire \dividend_tmp[23]_i_1_n_0 ;
  wire \dividend_tmp[24]_i_1_n_0 ;
  wire \dividend_tmp[25]_i_1_n_0 ;
  wire \dividend_tmp[26]_i_1_n_0 ;
  wire \dividend_tmp[27]_i_1_n_0 ;
  wire \dividend_tmp[28]_i_1_n_0 ;
  wire \dividend_tmp[29]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[30]_i_1_n_0 ;
  wire \dividend_tmp[31]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire [0:0]dividend_tmp_gen;
  wire \dividend_tmp_reg_n_0_[0] ;
  wire \dividend_tmp_reg_n_0_[10] ;
  wire \dividend_tmp_reg_n_0_[11] ;
  wire \dividend_tmp_reg_n_0_[12] ;
  wire \dividend_tmp_reg_n_0_[13] ;
  wire \dividend_tmp_reg_n_0_[14] ;
  wire \dividend_tmp_reg_n_0_[15] ;
  wire \dividend_tmp_reg_n_0_[16] ;
  wire \dividend_tmp_reg_n_0_[17] ;
  wire \dividend_tmp_reg_n_0_[18] ;
  wire \dividend_tmp_reg_n_0_[19] ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[20] ;
  wire \dividend_tmp_reg_n_0_[21] ;
  wire \dividend_tmp_reg_n_0_[22] ;
  wire \dividend_tmp_reg_n_0_[23] ;
  wire \dividend_tmp_reg_n_0_[24] ;
  wire \dividend_tmp_reg_n_0_[25] ;
  wire \dividend_tmp_reg_n_0_[26] ;
  wire \dividend_tmp_reg_n_0_[27] ;
  wire \dividend_tmp_reg_n_0_[28] ;
  wire \dividend_tmp_reg_n_0_[29] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[30] ;
  wire \dividend_tmp_reg_n_0_[31] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire \dividend_tmp_reg_n_0_[7] ;
  wire \dividend_tmp_reg_n_0_[8] ;
  wire \dividend_tmp_reg_n_0_[9] ;
  wire [31:0]\divisor0_reg[31]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[15] ;
  wire \divisor0_reg_n_0_[16] ;
  wire \divisor0_reg_n_0_[17] ;
  wire \divisor0_reg_n_0_[18] ;
  wire \divisor0_reg_n_0_[19] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[20] ;
  wire \divisor0_reg_n_0_[21] ;
  wire \divisor0_reg_n_0_[22] ;
  wire \divisor0_reg_n_0_[23] ;
  wire \divisor0_reg_n_0_[24] ;
  wire \divisor0_reg_n_0_[25] ;
  wire \divisor0_reg_n_0_[26] ;
  wire \divisor0_reg_n_0_[27] ;
  wire \divisor0_reg_n_0_[28] ;
  wire \divisor0_reg_n_0_[29] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[30] ;
  wire \divisor0_reg_n_0_[31] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire p_0_in;
  wire \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ;
  wire \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire \r_stage_reg[32]_1 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[15]_i_1_n_0 ;
  wire \remd_tmp[16]_i_1_n_0 ;
  wire \remd_tmp[17]_i_1_n_0 ;
  wire \remd_tmp[18]_i_1_n_0 ;
  wire \remd_tmp[19]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[20]_i_1_n_0 ;
  wire \remd_tmp[21]_i_1_n_0 ;
  wire \remd_tmp[22]_i_1_n_0 ;
  wire \remd_tmp[23]_i_1_n_0 ;
  wire \remd_tmp[24]_i_1_n_0 ;
  wire \remd_tmp[25]_i_1_n_0 ;
  wire \remd_tmp[26]_i_1_n_0 ;
  wire \remd_tmp[27]_i_1_n_0 ;
  wire \remd_tmp[28]_i_1_n_0 ;
  wire \remd_tmp[29]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[30]_i_1_n_0 ;
  wire \remd_tmp[31]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cal_tmp_carry_i_1_n_0,cal_tmp_carry_i_2_n_0,cal_tmp_carry_i_3_n_0,cal_tmp_carry_i_4_n_0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5__0_n_0,cal_tmp_carry_i_6_n_0,cal_tmp_carry_i_7_n_0,cal_tmp_carry_i_8_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__0_i_1_n_0,cal_tmp_carry__0_i_2_n_0,cal_tmp_carry__0_i_3_n_0,cal_tmp_carry__0_i_4_n_0}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0,cal_tmp_carry__0_i_7__0_n_0,cal_tmp_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_8_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__1_i_1_n_0,cal_tmp_carry__1_i_2_n_0,cal_tmp_carry__1_i_3_n_0,cal_tmp_carry__1_i_4_n_0}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_5_n_0,cal_tmp_carry__1_i_6_n_0,cal_tmp_carry__1_i_7_n_0,cal_tmp_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(Q[10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[10]),
        .I2(\divisor0_reg_n_0_[11] ),
        .O(cal_tmp_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[9]),
        .I2(\divisor0_reg_n_0_[10] ),
        .O(cal_tmp_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_0_[9] ),
        .O(cal_tmp_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_0_[8] ),
        .O(cal_tmp_carry__1_i_8_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({cal_tmp_carry__2_n_0,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__2_i_1_n_0,cal_tmp_carry__2_i_2_n_0,cal_tmp_carry__2_i_3_n_0,cal_tmp_carry__2_i_4_n_0}),
        .O({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_5_n_0,cal_tmp_carry__2_i_6_n_0,cal_tmp_carry__2_i_7_n_0,cal_tmp_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(Q[14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(Q[12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(Q[11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[14]),
        .I2(\divisor0_reg_n_0_[15] ),
        .O(cal_tmp_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[13]),
        .I2(\divisor0_reg_n_0_[14] ),
        .O(cal_tmp_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[12]),
        .I2(\divisor0_reg_n_0_[13] ),
        .O(cal_tmp_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[11]),
        .I2(\divisor0_reg_n_0_[12] ),
        .O(cal_tmp_carry__2_i_8_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_0),
        .CO({cal_tmp_carry__3_n_0,cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__3_i_1_n_0,cal_tmp_carry__3_i_2_n_0,cal_tmp_carry__3_i_3_n_0,cal_tmp_carry__3_i_4_n_0}),
        .O({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .S({cal_tmp_carry__3_i_5_n_0,cal_tmp_carry__3_i_6_n_0,cal_tmp_carry__3_i_7_n_0,cal_tmp_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[18]),
        .I2(\divisor0_reg_n_0_[19] ),
        .O(cal_tmp_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[17]),
        .I2(\divisor0_reg_n_0_[18] ),
        .O(cal_tmp_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[16]),
        .I2(\divisor0_reg_n_0_[17] ),
        .O(cal_tmp_carry__3_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[15]),
        .I2(\divisor0_reg_n_0_[16] ),
        .O(cal_tmp_carry__3_i_8_n_0));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_0),
        .CO({cal_tmp_carry__4_n_0,cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__4_i_1_n_0,cal_tmp_carry__4_i_2_n_0,cal_tmp_carry__4_i_3_n_0,cal_tmp_carry__4_i_4_n_0}),
        .O({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .S({cal_tmp_carry__4_i_5_n_0,cal_tmp_carry__4_i_6_n_0,cal_tmp_carry__4_i_7_n_0,cal_tmp_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_1
       (.I0(Q[22]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_2
       (.I0(Q[21]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_3
       (.I0(Q[20]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_4
       (.I0(Q[19]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__4_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[22]),
        .I2(\divisor0_reg_n_0_[23] ),
        .O(cal_tmp_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[21]),
        .I2(\divisor0_reg_n_0_[22] ),
        .O(cal_tmp_carry__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[20]),
        .I2(\divisor0_reg_n_0_[21] ),
        .O(cal_tmp_carry__4_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[19]),
        .I2(\divisor0_reg_n_0_[20] ),
        .O(cal_tmp_carry__4_i_8_n_0));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_0),
        .CO({cal_tmp_carry__5_n_0,cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__5_i_1_n_0,cal_tmp_carry__5_i_2_n_0,cal_tmp_carry__5_i_3_n_0,cal_tmp_carry__5_i_4_n_0}),
        .O({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .S({cal_tmp_carry__5_i_5_n_0,cal_tmp_carry__5_i_6_n_0,cal_tmp_carry__5_i_7_n_0,cal_tmp_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_1
       (.I0(Q[26]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_2
       (.I0(Q[25]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_3
       (.I0(Q[24]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_4
       (.I0(Q[23]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__5_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[26]),
        .I2(\divisor0_reg_n_0_[27] ),
        .O(cal_tmp_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[25]),
        .I2(\divisor0_reg_n_0_[26] ),
        .O(cal_tmp_carry__5_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[24]),
        .I2(\divisor0_reg_n_0_[25] ),
        .O(cal_tmp_carry__5_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[23]),
        .I2(\divisor0_reg_n_0_[24] ),
        .O(cal_tmp_carry__5_i_8_n_0));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_0),
        .CO({dividend_tmp_gen,cal_tmp_carry__6_n_1,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({cal_tmp_carry__6_i_1_n_0,cal_tmp_carry__6_i_2_n_0,cal_tmp_carry__6_i_3_n_0,cal_tmp_carry__6_i_4_n_0}),
        .O({cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .S({cal_tmp_carry__6_i_5_n_0,cal_tmp_carry__6_i_6_n_0,cal_tmp_carry__6_i_7_n_0,cal_tmp_carry__6_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_1
       (.I0(Q[30]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_2
       (.I0(Q[29]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_3
       (.I0(Q[28]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_4
       (.I0(Q[27]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__6_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[30]),
        .I2(\divisor0_reg_n_0_[31] ),
        .O(cal_tmp_carry__6_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[29]),
        .I2(\divisor0_reg_n_0_[30] ),
        .O(cal_tmp_carry__6_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[28]),
        .I2(\divisor0_reg_n_0_[29] ),
        .O(cal_tmp_carry__6_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[27]),
        .I2(\divisor0_reg_n_0_[28] ),
        .O(cal_tmp_carry__6_i_8_n_0));
  CARRY4 cal_tmp_carry__7
       (.CI(dividend_tmp_gen),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_0_[31] ),
        .I1(\dividend_tmp_reg_n_0_[31] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[31] ),
        .I2(\dividend0_reg_n_0_[31] ),
        .I3(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(\dividend_tmp_reg_n_0_[9] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(\dividend_tmp_reg_n_0_[11] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_0_[12] ),
        .I1(\dividend_tmp_reg_n_0_[12] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_0_[13] ),
        .I1(\dividend_tmp_reg_n_0_[13] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_0_[14] ),
        .I1(\dividend_tmp_reg_n_0_[14] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(\dividend_tmp_reg_n_0_[15] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_0_[16] ),
        .I1(\dividend_tmp_reg_n_0_[16] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_0_[17] ),
        .I1(\dividend_tmp_reg_n_0_[17] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_0_[18] ),
        .I1(\dividend_tmp_reg_n_0_[18] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[0] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_0_[19] ),
        .I1(\dividend_tmp_reg_n_0_[19] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_0_[20] ),
        .I1(\dividend_tmp_reg_n_0_[20] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_0_[21] ),
        .I1(\dividend_tmp_reg_n_0_[21] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_0_[22] ),
        .I1(\dividend_tmp_reg_n_0_[22] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_0_[23] ),
        .I1(\dividend_tmp_reg_n_0_[23] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_0_[24] ),
        .I1(\dividend_tmp_reg_n_0_[24] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_0_[25] ),
        .I1(\dividend_tmp_reg_n_0_[25] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_0_[26] ),
        .I1(\dividend_tmp_reg_n_0_[26] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_0_[27] ),
        .I1(\dividend_tmp_reg_n_0_[27] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_0_[28] ),
        .I1(\dividend_tmp_reg_n_0_[28] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_0_[29] ),
        .I1(\dividend_tmp_reg_n_0_[29] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_0_[30] ),
        .I1(\dividend_tmp_reg_n_0_[30] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg_n_0_[6] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(\dividend_tmp_reg_n_0_[7] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(\dividend_tmp_reg_n_0_[8] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dividend_tmp_gen),
        .Q(\dividend_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [10]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [11]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [12]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [13]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [14]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [15]),
        .Q(\divisor0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [16]),
        .Q(\divisor0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [17]),
        .Q(\divisor0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [18]),
        .Q(\divisor0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [19]),
        .Q(\divisor0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [20]),
        .Q(\divisor0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [21]),
        .Q(\divisor0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [22]),
        .Q(\divisor0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [23]),
        .Q(\divisor0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [24]),
        .Q(\divisor0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [25]),
        .Q(\divisor0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [26]),
        .Q(\divisor0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [27]),
        .Q(\divisor0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [28]),
        .Q(\divisor0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [29]),
        .Q(\divisor0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [30]),
        .Q(\divisor0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [31]),
        .Q(\divisor0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [8]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_0 [9]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\urem_32ns_32ns_32_36_seq_1_U2/radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\\urem_32ns_32ns_32_36_seq_1_U2/radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0 ),
        .Q(\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0 ),
        .I1(\r_stage_reg[32]_1 ),
        .O(r_stage_reg_gate_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[31] ),
        .I1(\dividend_tmp_reg_n_0_[31] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(Q[10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(Q[11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(Q[12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(Q[14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_4),
        .O(\remd_tmp[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_4),
        .O(\remd_tmp[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(Q[19]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(Q[20]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(Q[21]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(Q[22]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_4),
        .O(\remd_tmp[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(Q[23]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(Q[24]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(Q[25]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(Q[26]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_4),
        .O(\remd_tmp[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(Q[27]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(Q[28]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(Q[29]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_5),
        .O(\remd_tmp[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(Q[30]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_4),
        .O(\remd_tmp[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_radiation_injector_0_0,radiation_injector,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "radiation_injector,Vivado 2025.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARVALID,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_RDATA,
    s_axi_control_r_RREADY,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_WDATA,
    s_axi_control_r_WREADY,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [4:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [4:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [4:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [4:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR({s_axi_control_r_AWADDR[4:2],1'b0,1'b0}),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
