# VLSI 10-Month Hustle  
## Current Focus: Digital Electronics + Verilog  
- **Goal:** Land an RTL Design/Verification roleby feb 2025.  
- **Daily Target:** 2 hrs theory, 2 hrs hands-on labs  
