{
 "Device" : "GW1NZ-1",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "C:/Users/Victor/Documents/Gitlab/PERSONAL GITHUB/uart/src/uartRX.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/Victor/Documents/Gitlab/PERSONAL GITHUB/uart/TangNano/src/TangNanoTop.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Victor/Documents/Gitlab/PERSONAL GITHUB/uart/TangNano/impl/temp/rtl_parser.result",
 "Top" : "TangNanoTop",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}