

================================================================
== Vitis HLS Report for 'systolic_array'
================================================================
* Date:           Mon Mar  8 16:16:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41|  0.410 us|  0.410 us|   42|   42|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pe_array_fu_208  |pe_array  |       11|       11|  0.110 us|  0.110 us|    6|    6|  dataflow|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |        3|        3|         1|          1|          1|     3|       yes|
        |- VITIS_LOOP_140_3  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 9 }
  Pipeline-1 : II = 1, D = 1, States = { 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 18 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 26 [7/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 26 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [6/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 27 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [5/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 28 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [4/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 29 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [3/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 30 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [2/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 31 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [1/7] (7.30ns)   --->   "%a_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %a_ddr, i32 1"   --->   Operation 32 'readreq' 'a_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_ddr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 32, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_ddr"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_ddr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 32, void @empty_10, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_ddr"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ddr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 32, void @empty_12, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_ddr"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (7.30ns)   --->   "%a_ddr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %a_ddr"   --->   Operation 40 'read' 'a_ddr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %a_ddr_read"   --->   Operation 41 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln131 = br void" [source/systolic_array.cpp:131]   --->   Operation 42 'br' 'br_ln131' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 1.12>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ak = phi i2 %add_ln131, void %.split6, i2 0, void" [source/systolic_array.cpp:131]   --->   Operation 43 'phi' 'ak' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.54ns)   --->   "%add_ln131 = add i2 %ak, i2 1" [source/systolic_array.cpp:131]   --->   Operation 44 'add' 'add_ln131' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.44ns)   --->   "%icmp_ln131 = icmp_eq  i2 %ak, i2 3" [source/systolic_array.cpp:131]   --->   Operation 45 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 46 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split6, void" [source/systolic_array.cpp:131]   --->   Operation 47 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i2 %ak" [source/systolic_array.cpp:131]   --->   Operation 48 'zext' 'zext_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [source/systolic_array.cpp:131]   --->   Operation 49 'specpipeline' 'specpipeline_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [source/systolic_array.cpp:131]   --->   Operation 50 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln131" [source/systolic_array.cpp:136]   --->   Operation 51 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln136 = store i32 %empty, i2 %A_0_addr" [source/systolic_array.cpp:136]   --->   Operation 52 'store' 'store_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln131" [source/systolic_array.cpp:136]   --->   Operation 53 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln136 = store i32 %empty, i2 %A_1_addr" [source/systolic_array.cpp:136]   --->   Operation 54 'store' 'store_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln131" [source/systolic_array.cpp:136]   --->   Operation 55 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln136 = store i32 %empty, i2 %A_2_addr" [source/systolic_array.cpp:136]   --->   Operation 56 'store' 'store_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 58 [7/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 58 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 59 [6/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 59 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 60 [5/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 60 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 61 [4/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 61 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 62 [3/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 62 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 63 [2/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 63 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 64 [1/7] (7.30ns)   --->   "%b_ddr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %b_ddr, i32 1"   --->   Operation 64 'readreq' 'b_ddr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 65 [1/1] (7.30ns)   --->   "%b_ddr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %b_ddr"   --->   Operation 65 'read' 'b_ddr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%empty_18 = bitcast i32 %b_ddr_read"   --->   Operation 66 'bitcast' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln140 = br void" [source/systolic_array.cpp:140]   --->   Operation 67 'br' 'br_ln140' <Predicate = true> <Delay = 0.42>

State 18 <SV = 17> <Delay = 1.12>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%bk = phi i2 %add_ln140, void %.split2, i2 0, void" [source/systolic_array.cpp:140]   --->   Operation 68 'phi' 'bk' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.54ns)   --->   "%add_ln140 = add i2 %bk, i2 1" [source/systolic_array.cpp:140]   --->   Operation 69 'add' 'add_ln140' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 70 [1/1] (0.44ns)   --->   "%icmp_ln140 = icmp_eq  i2 %bk, i2 3" [source/systolic_array.cpp:140]   --->   Operation 70 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 71 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %.split2, void" [source/systolic_array.cpp:140]   --->   Operation 72 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %bk" [source/systolic_array.cpp:140]   --->   Operation 73 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [source/systolic_array.cpp:140]   --->   Operation 74 'specpipeline' 'specpipeline_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [source/systolic_array.cpp:140]   --->   Operation 75 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr i32 %A_0, i64 0, i64 %zext_ln140" [source/systolic_array.cpp:145]   --->   Operation 76 'getelementptr' 'A_0_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln145 = store i32 %empty_18, i2 %A_0_addr_1" [source/systolic_array.cpp:145]   --->   Operation 77 'store' 'store_ln145' <Predicate = (!icmp_ln140)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i32 %A_1, i64 0, i64 %zext_ln140" [source/systolic_array.cpp:145]   --->   Operation 78 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln145 = store i32 %empty_18, i2 %A_1_addr_1" [source/systolic_array.cpp:145]   --->   Operation 79 'store' 'store_ln145' <Predicate = (!icmp_ln140)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr i32 %A_2, i64 0, i64 %zext_ln140" [source/systolic_array.cpp:145]   --->   Operation 80 'getelementptr' 'A_2_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln145 = store i32 %empty_18, i2 %A_2_addr_1" [source/systolic_array.cpp:145]   --->   Operation 81 'store' 'store_ln145' <Predicate = (!icmp_ln140)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 83 [1/1] (7.30ns)   --->   "%c_ddr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %c_ddr, i32 1" [source/systolic_array.cpp:156]   --->   Operation 83 'writereq' 'c_ddr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 84 [1/1] (7.30ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %c_ddr, i32 0, i4 15" [source/systolic_array.cpp:156]   --->   Operation 84 'write' 'write_ln156' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 85 [5/5] (7.30ns)   --->   "%c_ddr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %c_ddr" [source/systolic_array.cpp:156]   --->   Operation 85 'writeresp' 'c_ddr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 86 [4/5] (7.30ns)   --->   "%c_ddr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %c_ddr" [source/systolic_array.cpp:156]   --->   Operation 86 'writeresp' 'c_ddr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 87 [3/5] (7.30ns)   --->   "%c_ddr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %c_ddr" [source/systolic_array.cpp:156]   --->   Operation 87 'writeresp' 'c_ddr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln149 = call void @pe_array, i32 %A_0, i32 %A_1, i32 %A_2" [source/systolic_array.cpp:149]   --->   Operation 88 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 89 [2/5] (7.30ns)   --->   "%c_ddr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %c_ddr" [source/systolic_array.cpp:156]   --->   Operation 89 'writeresp' 'c_ddr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln149 = call void @pe_array, i32 %A_0, i32 %A_1, i32 %A_2" [source/systolic_array.cpp:149]   --->   Operation 90 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 91 [1/5] (7.30ns)   --->   "%c_ddr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %c_ddr" [source/systolic_array.cpp:156]   --->   Operation 91 'writeresp' 'c_ddr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [source/systolic_array.cpp:160]   --->   Operation 92 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_ddr_load_req     (readreq          ) [ 00000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
a_ddr_read         (read             ) [ 00000000000000000000000000]
empty              (bitcast          ) [ 00000000010000000000000000]
br_ln131           (br               ) [ 00000000110000000000000000]
ak                 (phi              ) [ 00000000010000000000000000]
add_ln131          (add              ) [ 00000000110000000000000000]
icmp_ln131         (icmp             ) [ 00000000010000000000000000]
empty_17           (speclooptripcount) [ 00000000000000000000000000]
br_ln131           (br               ) [ 00000000000000000000000000]
zext_ln131         (zext             ) [ 00000000000000000000000000]
specpipeline_ln131 (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln131 (specloopname     ) [ 00000000000000000000000000]
A_0_addr           (getelementptr    ) [ 00000000000000000000000000]
store_ln136        (store            ) [ 00000000000000000000000000]
A_1_addr           (getelementptr    ) [ 00000000000000000000000000]
store_ln136        (store            ) [ 00000000000000000000000000]
A_2_addr           (getelementptr    ) [ 00000000000000000000000000]
store_ln136        (store            ) [ 00000000000000000000000000]
br_ln0             (br               ) [ 00000000110000000000000000]
b_ddr_load_req     (readreq          ) [ 00000000000000000000000000]
b_ddr_read         (read             ) [ 00000000000000000000000000]
empty_18           (bitcast          ) [ 00000000000000000010000000]
br_ln140           (br               ) [ 00000000000000000110000000]
bk                 (phi              ) [ 00000000000000000010000000]
add_ln140          (add              ) [ 00000000000000000110000000]
icmp_ln140         (icmp             ) [ 00000000000000000010000000]
empty_19           (speclooptripcount) [ 00000000000000000000000000]
br_ln140           (br               ) [ 00000000000000000000000000]
zext_ln140         (zext             ) [ 00000000000000000000000000]
specpipeline_ln140 (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln140 (specloopname     ) [ 00000000000000000000000000]
A_0_addr_1         (getelementptr    ) [ 00000000000000000000000000]
store_ln145        (store            ) [ 00000000000000000000000000]
A_1_addr_1         (getelementptr    ) [ 00000000000000000000000000]
store_ln145        (store            ) [ 00000000000000000000000000]
A_2_addr_1         (getelementptr    ) [ 00000000000000000000000000]
store_ln145        (store            ) [ 00000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000110000000]
c_ddr_req          (writereq         ) [ 00000000000000000000000000]
write_ln156        (write            ) [ 00000000000000000000000000]
call_ln149         (call             ) [ 00000000000000000000000000]
c_ddr_resp         (writeresp        ) [ 00000000000000000000000000]
ret_ln160          (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="a_ddr_load_req/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_ddr_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_ddr_read/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b_ddr_load_req/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_ddr_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_ddr_read/17 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_writeresp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="c_ddr_req/19 c_ddr_resp/21 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln156_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/20 "/>
</bind>
</comp>

<comp id="123" class="1004" name="A_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="2" slack="0"/>
<pin id="127" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 store_ln145/18 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 store_ln145/18 "/>
</bind>
</comp>

<comp id="149" class="1004" name="A_2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 store_ln145/18 "/>
</bind>
</comp>

<comp id="162" class="1004" name="A_0_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_1/18 "/>
</bind>
</comp>

<comp id="170" class="1004" name="A_1_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_1/18 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_2_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr_1/18 "/>
</bind>
</comp>

<comp id="186" class="1005" name="ak_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ak (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="ak_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ak/9 "/>
</bind>
</comp>

<comp id="197" class="1005" name="bk_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bk (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="bk_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk/18 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_pe_array_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="32" slack="0"/>
<pin id="213" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/24 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln131_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln131_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln131_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_18_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_18/17 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln140_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/18 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln140_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/18 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln140_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/18 "/>
</bind>
</comp>

<comp id="264" class="1005" name="empty_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln131_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="279" class="1005" name="empty_18_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_ln140_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="122"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="84" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="190" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="190" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="190" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="244"><net_src comp="98" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="201" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="201" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="201" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="267"><net_src comp="218" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="274"><net_src comp="222" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="282"><net_src comp="241" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="289"><net_src comp="245" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_ddr | {19 20 21 22 23 24 25 }
	Port: A_0 | {9 18 }
	Port: A_1 | {9 18 }
	Port: A_2 | {9 18 }
 - Input state : 
	Port: systolic_array : a_ddr | {1 2 3 4 5 6 7 8 }
	Port: systolic_array : b_ddr | {10 11 12 13 14 15 16 17 }
	Port: systolic_array : A_0 | {24 25 }
	Port: systolic_array : A_1 | {24 25 }
	Port: systolic_array : A_2 | {24 25 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln131 : 1
		icmp_ln131 : 1
		br_ln131 : 2
		zext_ln131 : 1
		A_0_addr : 2
		store_ln136 : 3
		A_1_addr : 2
		store_ln136 : 3
		A_2_addr : 2
		store_ln136 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		add_ln140 : 1
		icmp_ln140 : 1
		br_ln140 : 2
		zext_ln140 : 1
		A_0_addr_1 : 2
		store_ln145 : 3
		A_1_addr_1 : 2
		store_ln145 : 3
		A_2_addr_1 : 2
		store_ln145 : 3
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |    grp_pe_array_fu_208   |  1.281  |   879   |   384   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln131_fu_222     |    0    |    0    |    9    |
|          |     add_ln140_fu_245     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln131_fu_228    |    0    |    0    |    8    |
|          |     icmp_ln140_fu_251    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_76    |    0    |    0    |    0    |
|          |     grp_readreq_fu_90    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   a_ddr_read_read_fu_84  |    0    |    0    |    0    |
|          |   b_ddr_read_read_fu_98  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_104   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln156_write_fu_112 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln131_fu_234    |    0    |    0    |    0    |
|          |     zext_ln140_fu_257    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  1.281  |   879   |   418   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| A_0|    0   |   64   |    2   |
| A_1|    0   |   64   |    2   |
| A_2|    0   |   64   |    2   |
+----+--------+--------+--------+
|Total|    0   |   192  |    6   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln131_reg_271|    2   |
|add_ln140_reg_286|    2   |
|    ak_reg_186   |    2   |
|    bk_reg_197   |    2   |
| empty_18_reg_279|   32   |
|  empty_reg_264  |   32   |
+-----------------+--------+
|      Total      |   72   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_104 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_130  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_130  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_143  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_143  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_156  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_156  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   206  ||  2.989  ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   879  |   418  |
|   Memory  |    0   |    -   |   192  |    6   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   72   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1143  |   478  |
+-----------+--------+--------+--------+--------+
