[2025-09-17 23:13:27] START suite=cs trace=cloud9_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2185705 heartbeat IPC: 4.575 cumulative IPC: 4.575 (Simulation time: 00 hr 00 min 27 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4383850 heartbeat IPC: 4.549 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4383850 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4383850 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13291315 heartbeat IPC: 1.123 cumulative IPC: 1.123 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22754488 heartbeat IPC: 1.057 cumulative IPC: 1.089 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32495600 heartbeat IPC: 1.027 cumulative IPC: 1.067 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42427601 heartbeat IPC: 1.007 cumulative IPC: 1.051 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 52485436 heartbeat IPC: 0.9942 cumulative IPC: 1.039 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 62576909 heartbeat IPC: 0.9909 cumulative IPC: 1.031 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 72744520 heartbeat IPC: 0.9835 cumulative IPC: 1.024 (Simulation time: 00 hr 05 min 28 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 82961363 heartbeat IPC: 0.9788 cumulative IPC: 1.018 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 93078001 heartbeat IPC: 0.9885 cumulative IPC: 1.015 (Simulation time: 00 hr 07 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 98873213 cumulative IPC: 1.011 (Simulation time: 00 hr 08 min 15 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 98873213 cumulative IPC: 1.011 (Simulation time: 00 hr 08 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.011 instructions: 100000001 cycles: 98873213
CPU 0 Branch Prediction Accuracy: 98.78% MPKI: 0.2483 Average ROB Occupancy at Mispredict: 2276
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1687
BRANCH_INDIRECT: 0.07827
BRANCH_CONDITIONAL: 0.00138
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 209246
LQ_STALL: 0
SQ_STALL: 72


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 317.15848
REPLAY_LOAD: 115.80299
NON_REPLAY_LOAD: 40.767082

== Total ==
ADDR_TRANS: 84047
REPLAY_LOAD: 46437
NON_REPLAY_LOAD: 78762

== Counts ==
ADDR_TRANS: 265
REPLAY_LOAD: 401
NON_REPLAY_LOAD: 1932

cpu0->cpu0_STLB TOTAL        ACCESS:     161384 HIT:     156004 MISS:       5380 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     161384 HIT:     156004 MISS:       5380 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 389.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     418638 HIT:     333757 MISS:      84881 MSHR_MERGE:         68
cpu0->cpu0_L2C LOAD         ACCESS:     174465 HIT:     110321 MISS:      64144 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      64873 HIT:      56667 MISS:       8206 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      19495 HIT:      17388 MISS:       2107 MSHR_MERGE:         68
cpu0->cpu0_L2C WRITE        ACCESS:     148860 HIT:     148833 MISS:         27 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10945 HIT:        548 MISS:      10397 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       3427 ISSUED:       3427 USEFUL:        330 USELESS:        418
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9767793 HIT:    9758177 MISS:       9616 MSHR_MERGE:       2330
cpu0->cpu0_L1I LOAD         ACCESS:    9767793 HIT:    9758177 MISS:       9616 MSHR_MERGE:       2330
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 35.97 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19088617 HIT:   18642830 MISS:     445787 MSHR_MERGE:     186721
cpu0->cpu0_L1D LOAD         ACCESS:   12031175 HIT:   11801883 MISS:     229292 MSHR_MERGE:      62112
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     108933 HIT:      90810 MISS:      18123 MSHR_MERGE:       2055
cpu0->cpu0_L1D WRITE        ACCESS:    6936911 HIT:    6749528 MISS:     187383 MSHR_MERGE:     122510
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11598 HIT:        609 MISS:      10989 MSHR_MERGE:         44
cpu0->cpu0_L1D PREFETCH REQUESTED:     108933 ISSUED:     108933 USEFUL:      12935 USELESS:       3125
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 40.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8125440 HIT:    8113255 MISS:      12185 MSHR_MERGE:       5125
cpu0->cpu0_ITLB LOAD         ACCESS:    8125440 HIT:    8113255 MISS:      12185 MSHR_MERGE:       5125
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18669519 HIT:   18491219 MISS:     178300 MSHR_MERGE:      23976
cpu0->cpu0_DTLB LOAD         ACCESS:   18669519 HIT:   18491219 MISS:     178300 MSHR_MERGE:      23976
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.12 cycles
cpu0->LLC TOTAL        ACCESS:     126937 HIT:      64953 MISS:      61984 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      64144 HIT:      18614 MISS:      45530 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8206 HIT:       1435 MISS:       6771 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       2039 HIT:        709 MISS:       1330 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      42151 HIT:      41476 MISS:        675 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10397 HIT:       2719 MISS:       7678 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 83.94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        248
  ROW_BUFFER_MISS:      61060
  AVG DBUS CONGESTED CYCLE: 6.993
Channel 0 WQ ROW_BUFFER_HIT:       2979
  ROW_BUFFER_MISS:      19484
  FULL:          0
Channel 0 REFRESHES ISSUED:       8239

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        98263        38427         9300        12969
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           31          268          848
  STLB miss resolved @ L2C                0            9           49          228          709
  STLB miss resolved @ LLC                0           18          131          866         1983
  STLB miss resolved @ MEM                0            4          222         2280         6580

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10953            7           87           76           73
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            3            2           35           56
  STLB miss resolved @ L2C                2            0            3            2           16
  STLB miss resolved @ LLC               24            4            1           57           26
  STLB miss resolved @ MEM               23            1            5           70          183
[2025-09-17 23:21:42] END   suite=cs trace=cloud9_phase4_core2 (rc=0)
