#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 23 10:54:53 2019
# Process ID: 7632
# Current directory: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10860 C:\Users\Scott Foerster\Documents\GitHub\ENES246\-5MuxOfMux\m2x1Mux\m2x1Mux.xpr
# Log file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/vivado.log
# Journal file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux/m2x1Mux' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 657.512 ; gain = 92.094
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: m2x1Mux
ERROR: [Synth 8-2537] port g is not defined [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:4]
INFO: [Synth 8-2350] module m2x1Mux ignored due to previous errors [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:2]
Failed to read verilog 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: m2x1Mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 812.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 848.516 ; gain = 36.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 848.516 ; gain = 36.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 848.516 ; gain = 36.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.371 ; gain = 390.117
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.371 ; gain = 390.117
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1204.301 ; gain = 1.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/sources_1/new/m2x1mux.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1226.004 ; gain = 23.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1226.004 ; gain = 23.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1226.004 ; gain = 23.309
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.262 ; gain = 47.566
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jan 23 11:06:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1799.156 ; gain = 5.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.289 ; gain = 0.000
[Wed Jan 23 11:07:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Jan 23 11:14:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/m2x1Mux.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/m2x1Mux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jan 23 11:18:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/synth_1/runme.log
close_hw
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 23 11:18:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.srcs/constrs_1/imports/m2x1Mux/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Jan 23 11:19:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/m2x1Mux.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-5MuxOfMux/m2x1Mux/m2x1Mux.runs/impl_1/m2x1Mux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 23 12:32:02 2019...
