Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Projects/FPGA/ddr_sdram/DDR_TB_isim_beh.exe" -prj "D:/Projects/FPGA/ddr_sdram/DDR_TB_beh.prj" "work.DDR_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/ipcore_dir/ddr_clk_mod.v" into library work
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/ddr_sdram.v" into library work
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" into library work
WARNING:HDLCompiler:568 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 120: Constant value is truncated to fit in <10> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=10,CLKIN_...
Compiling module BUFG
Compiling module ddr_clk_mod
Compiling module OBUFDS
Compiling module ddr_sdram(BURST_LENGTH=5'b10000)
Compiling module DDR_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable D:/Projects/FPGA/ddr_sdram/DDR_TB_isim_beh.exe
Fuse Memory Usage: 40892 KB
Fuse CPU Usage: 812 ms
