#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 25 17:52:40 2023
# Process ID: 14052
# Current directory: F:/project/VGA/colorbar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22384 F:\project\VGA\colorbar\colorbar.xpr
# Log file: F:/project/VGA/colorbar/vivado.log
# Journal file: F:/project/VGA/colorbar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/colorbar/colorbar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.770 ; gain = 27.273
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.770 ; gain = 40.262
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.770 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.770 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 10
[Mon Sep 25 18:31:58 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 18:33:19 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 18:34:07 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.633 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 18:44:38 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 18:46:17 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 18:46:50 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 18:47:53 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2352.207 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3272.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3272.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3451.578 ; gain = 1090.691
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3502.570 ; gain = 8.156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3502.570 ; gain = 8.156
run all
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3503.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3503.867 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3503.867 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3503.992 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3503.992 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3504.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3510.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3510.113 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3512.770 ; gain = 0.027
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 19:26:16 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 19:26:56 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 19:27:49 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:02:10 . Memory (MB): peak = 3516.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:03:59 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:03 . Memory (MB): peak = 3516.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 19:45:14 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=37,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:36 ; elapsed = 00:04:24 . Memory (MB): peak = 3516.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 19:51:58 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 10
[Mon Sep 25 19:53:02 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 19:55:00 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2312] Device xc7a35t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2312] Device xc7a35t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 20:08:59 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 20:10:28 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 20:12:21 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Sep 25 20:16:35 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 20:17:41 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 20:18:31 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {108.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {54} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} CONFIG.CLKOUT1_JITTER {221.150} CONFIG.CLKOUT1_PHASE_ERROR {300.991}] [get_ips pll_108]
generate_target all [get_files  F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_108'...
catch { config_ip_cache -export [get_ips -all pll_108] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pll_108, cache-ID = 934b3a145af65d9b; cache size = 0.176 MB.
catch { [ delete_ip_run [get_ips -all pll_108] ] }
INFO: [Project 1-386] Moving file 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' from fileset 'pll_108' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci'
export_simulation -of_objects [get_files F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci] -directory F:/project/VGA/colorbar/colorbar.ip_user_files/sim_scripts -ip_user_files_dir F:/project/VGA/colorbar/colorbar.ip_user_files -ipstatic_source_dir F:/project/VGA/colorbar/colorbar.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/modelsim} {questa=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/questa} {riviera=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/riviera} {activehdl=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:25:46 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:26:38 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:27:26 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 3516.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3516.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_colorbar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_colorbar_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_108
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vag_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vag_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/colorbar/colorbar.srcs/sim_1/new/tb_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_colorbar
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
"xelab -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/colorbar/colorbar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_colorbar_behav -key {Behavioral:sim_1:Functional:tb_colorbar} -tclbatch {tb_colorbar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_colorbar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_colorbar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.750 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3516.750 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/VGA/colorbar/colorbar.runs/synth_1

launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:38:34 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:39:11 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci' is already up-to-date
[Mon Sep 25 20:40:19 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 22:15:04 2023...
