0.7
2020.2
Oct 13 2023
20:47:58
C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sim_1/new/Moore_FSM_tb.vhd,1763561497,vhdl,,,,moore_fsm_tb,,,,,,,,
C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sim_1/new/up_counter_state_mach_tb.vhd,1763564515,vhdl,,,,up_counter_state_mach_tb,,,,,,,,
C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sources_1/new/Moore_FSM.vhd,1763561765,vhdl,C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sim_1/new/Moore_FSM_tb.vhd,,,moore_fsm,,,,,,,,
C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sources_1/new/up_counter_state_mach.vhd,1763564624,vhdl,C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sim_1/new/up_counter_state_mach_tb.vhd,,,up_counter_state_mach,,,,,,,,
