{
 "metadata": {
  "name": "",
  "signature": "sha256:9720cf06fc91977c91ca7e28bde2af70dcafa6a18dccbb1cafdbbb0ba27cfa8a"
 },
 "nbformat": 3,
 "nbformat_minor": 0,
 "worksheets": [
  {
   "cells": [
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlModule:\n",
      "    def __init__(self, name, xtype, ports=None):\n",
      "        self.name = name\n",
      "        self.xtype = xtype\n",
      "        self.ports = ports or []\n",
      "    \n",
      "    def __repr__(self):\n",
      "        return '<IvlModule: %s \"%s\" (%s ports)>' % (self.xtype, self.name, len(self.ports))"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 14
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "from enum import Enum\n",
      "\n",
      "\n",
      "class IvlPortType(Enum):\n",
      "    reg = 1\n",
      "    wire = 2\n",
      "    event = 3\n",
      "\n",
      "\n",
      "class IvlDataDirection(Enum):\n",
      "    input = 1\n",
      "    output = 2\n",
      "\n",
      "\n",
      "class IvlPort:\n",
      "    def __init__(self, name, xtype, code_snippet=None, net=None, direction=None, parent_module=None):\n",
      "        self.name = name\n",
      "        self.xtype = xtype\n",
      "        self.code_snippet = code_snippet\n",
      "        self.net = net or set()\n",
      "        self.direction = direction\n",
      "        self.parent_module = parent_module\n",
      "        \n",
      "    def set_net(self, net):\n",
      "        self.net = net\n",
      "    \n",
      "    def remove_net(self, net):\n",
      "        self.nets.remove(net)\n",
      "    \n",
      "    def __repr__(self):\n",
      "        output = '<IvlPort: '\n",
      "\n",
      "        if self.direction:\n",
      "            output += '%s ' % self.direction.name\n",
      "\n",
      "        output += '%s ' % self.xtype.name\n",
      "\n",
      "        output += '\"%s\" ' % self.name\n",
      "        \n",
      "        if self.parent_module:\n",
      "            output += 'from %s ' % self.parent_module.name\n",
      "\n",
      "        if self.code_snippet:\n",
      "            output += '@ %s ' % self.code_snippet\n",
      "\n",
      "        output = output[:-1]\n",
      "        output += '>'\n",
      "        return output"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 54
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlNet:\n",
      "    def __init__(self, xid, name, members=None):\n",
      "        self.xid = xid\n",
      "        self.name = name\n",
      "        self.members = members or set()\n",
      "\n",
      "    def add_member(self, member):\n",
      "        self.members.add(member)\n",
      "        \n",
      "    def remove_member(self, member):\n",
      "        self.members.remove(member)\n",
      "        \n",
      "    def has_member(self, member):\n",
      "        return member in self.members\n",
      "    \n",
      "    def __repr__(self):\n",
      "        return '<IvlNet: \"%s\" (%s members)>' % (self.name, len(self.members))\n",
      "\n",
      "\n",
      "class IvlNetManager:\n",
      "    def __init__(self):\n",
      "        self.nets = {}\n",
      "    \n",
      "    def get_net(self, net_id):\n",
      "        return self.nets[net_id]\n",
      "    \n",
      "    def get_or_make_net(self, net_id, net_name):\n",
      "        if net_id not in self.nets:\n",
      "            self.nets[net_id] = IvlNet(net_id, net_name)\n",
      "        return self.nets[net_id]\n",
      "        \n",
      "    def _add_member_to_net(self, net_id, net_name, member):\n",
      "        net = self.get_or_make_net(net_id, net_name)\n",
      "        net.add_member(member)\n",
      "        return net\n",
      "        \n",
      "    def add_elab_to_net(self, net_id, net_name, elab):\n",
      "        return self._add_member_to_net(net_id, net_name, elab)\n",
      "        \n",
      "    def add_port_to_net(self, net_id, net_name, port):\n",
      "        net = self._add_member_to_net(net_id, net_name, port)\n",
      "        port.set_net(net)\n",
      "        return net"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 16
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "def leading_spaces(line):\n",
      "    return len(line) - len(line.lstrip(' '))"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 17
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "def parse_module_data(lines, net_manager):\n",
      "    ports = []\n",
      "    port = None\n",
      "    skip = True\n",
      "    for line in lines:\n",
      "        if leading_spaces(line) == 4:\n",
      "            if not skip:\n",
      "                ports.append(port)\n",
      "                port = None\n",
      "            else:\n",
      "                skip = False\n",
      "            line = line.lstrip(' ')\n",
      "            if line.startswith('reg') or line.startswith('wire'):\n",
      "                if line.startswith('reg'):\n",
      "                    xtype = IvlPortType.reg\n",
      "                else:\n",
      "                    xtype = IvlPortType.wire\n",
      "                name = line.split(': ')[1].split('[')[0]\n",
      "                direction_raw = line.split('logic')[1].split('(eref')[0].strip(' ')\n",
      "                try:\n",
      "                    direction = IvlDataDirection[direction_raw]\n",
      "                except KeyError:\n",
      "                    direction = None\n",
      "                port = IvlPort(name, xtype, direction=direction)\n",
      "            elif line.startswith('event'):\n",
      "                xtype = IvlPortType.event\n",
      "                name = line.split('event ')[1].split(';')[0]\n",
      "                snippet = line.split('// ')[1]\n",
      "                port = IvlPort(name, xtype, code_snippet=snippet)\n",
      "            else:\n",
      "                skip = True\n",
      "        elif leading_spaces(line) == 8:\n",
      "            if port:\n",
      "                net_id, net_name = line.split(': ')[1].split(' ')\n",
      "                net_manager.add_port_to_net(net_id, net_name, port)\n",
      "    if port:\n",
      "        ports.append(port)\n",
      "    return ports"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 18
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlElabType(Enum):\n",
      "    net_part_select = 1\n",
      "    logic = 2\n",
      "    posedge = 3\n",
      "\n",
      "\n",
      "elab_type_lookup = {\n",
      "    'NetPartSelect': IvlElabType.net_part_select,\n",
      "    'posedge': IvlElabType.posedge,\n",
      "    'logic': IvlElabType.logic\n",
      "}\n",
      "\n",
      "\n",
      "class IvlElab:\n",
      "    def __init__(self, xtype):\n",
      "        self.xtype = xtype\n",
      "    \n",
      "    def __repr__(self):\n",
      "        return '<IvlElab: %s>' % self.xtype.name"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 60
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlElabPosedge(IvlElab):\n",
      "    def __init__(self, net_in):\n",
      "        IvlElab.__init__(self, IvlElabType.posedge)\n",
      "        self.net_in = net_in\n",
      "    \n",
      "    def __repr__(self):\n",
      "        pre = super().__repr__()\n",
      "        head = pre[:-1]\n",
      "        output = head\n",
      "        output += ': event on %s' % self.net_in.name\n",
      "        output += '>'\n",
      "        return output"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 64
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlElabNetPartSelect(IvlElab):\n",
      "    def __init__(self, net_in, net_out, large_net, bit_pos, pin_count):\n",
      "        IvlElab.__init__(self, IvlElabType.net_part_select)\n",
      "        self.net_in = net_in\n",
      "        self.net_out = net_out\n",
      "        self.large_net = large_net\n",
      "        self.bit_pos = bit_pos\n",
      "        self.pin_count = pin_count\n",
      "    \n",
      "    def __repr__(self):\n",
      "        bit_pos_count = '[%s:%s]' % (self.bit_pos, self.bit_pos + self.pin_count - 1)\n",
      "        pre = super().__repr__()\n",
      "        head = pre[:-1]\n",
      "        output = head\n",
      "        output += ': %s' % self.net_in.name\n",
      "        if self.large_net is IvlDataDirection.input:\n",
      "            output += bit_pos_count\n",
      "        output += ' -> %s' % self.net_out.name\n",
      "        if self.large_net is IvlDataDirection.output:\n",
      "            output += bit_pos_count\n",
      "        output += '>'\n",
      "        return output"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 63
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "class IvlElabLogic(IvlElab):\n",
      "    def __init__(self, logic_type, nets_in, net_out):\n",
      "        IvlElab.__init__(self, IvlElabType.logic)\n",
      "        self.logic_type = logic_type\n",
      "        self.nets_in = nets_in\n",
      "        self.net_out = net_out\n",
      "    \n",
      "    def __repr__(self):\n",
      "        pre = super().__repr__()\n",
      "        head = pre[:-1]\n",
      "        output = head + ': '\n",
      "        output += '%s: ' % self.logic_type \n",
      "        output += '%s inputs -> ' % len(self.nets_in)\n",
      "        output += '%s>' % self.net_out.name\n",
      "        return output"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 73
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "def group_lines(lines):\n",
      "    groups = []\n",
      "    group = []\n",
      "    for line in lines:\n",
      "        if leading_spaces(line) == 0:\n",
      "            if group:\n",
      "                groups.append(group)\n",
      "                group = []\n",
      "        group.append(line)\n",
      "    if group:\n",
      "        groups.append(group)\n",
      "    return groups"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 20
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "def parse_module_lines(lines, net_manager):\n",
      "    module_meta = lines[0]\n",
      "    module_data = lines[1:]\n",
      "    name, supertype, module_type_raw, inst_type = module_meta.split(' ')\n",
      "    module_type = module_type_raw.lstrip('<').rstrip('>')\n",
      "    ports = parse_module_data(module_data, net_manager)\n",
      "    module = IvlModule(name, module_type, ports)\n",
      "    for port in ports:\n",
      "        port.parent_module = module\n",
      "    return module"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 26
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "import re\n",
      "from pprint import pprint\n",
      "\n",
      "def parse_netlist_to_sections(raw_netlist):\n",
      "    section_regex = '[A-Z][A-Z ]*:.*'\n",
      "    section_finder = re.compile(section_regex)\n",
      "    sections = {}\n",
      "    title = None\n",
      "    section = []\n",
      "    for line in raw_netlist.split('\\n'):\n",
      "        if section_finder.match(line):\n",
      "            if not section:\n",
      "                section = None\n",
      "            if title:\n",
      "                sections[title] = section\n",
      "            section = []\n",
      "            title, data = line.split(':')\n",
      "            if data:\n",
      "                section = data.strip()\n",
      "        else:\n",
      "            section.append(line)\n",
      "    if title:\n",
      "        sections[title] = section\n",
      "    return sections"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 22
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "def parse_elab_bundle_lines(lines, net_manager):\n",
      "    xtype_raw = lines[0].split(' -> ')[0].split('(')[0].split(':')[0]\n",
      "    xtype = elab_type_lookup[xtype_raw]\n",
      "    info_split = lines[0].split(' ')\n",
      "    if xtype is IvlElabType.net_part_select:\n",
      "        io_size_flag = lines[0].split('(')[1].split(')')[0]\n",
      "        offset = int(info_split[3][4:])\n",
      "        width = int(info_split[4][4:])\n",
      "        if io_size_flag == 'PV':\n",
      "            large_net = IvlDataDirection.output\n",
      "        elif io_size_flag == 'VP':\n",
      "            large_net = IvlDataDirection.input\n",
      "        else:\n",
      "            raise ValueError('Invalid IO size flag: %s' % io_size_flag)\n",
      "    elif xtype is IvlElabType.logic:\n",
      "        logic_type = info_split[1]\n",
      "    input_nets = []\n",
      "    output_nets = []\n",
      "    for line in lines[1:]:\n",
      "        line_split = line.split(' ')\n",
      "        data_dir = line_split[6]\n",
      "        net_id = line_split[9]\n",
      "        net_name = line_split[10]\n",
      "        net = net_manager.get_or_make_net(net_id, net_name)\n",
      "        if data_dir == 'I':\n",
      "            input_nets.append(net)\n",
      "        elif data_dir == 'O':\n",
      "            output_nets.append(net)\n",
      "        else:\n",
      "            raise ValueError('Invalid net data direction: %s' % data_dir)\n",
      "    if xtype is IvlElabType.net_part_select:\n",
      "        elab = IvlElabNetPartSelect(input_nets[0], output_nets[0], large_net, offset, width)\n",
      "    elif xtype is IvlElabType.posedge:\n",
      "        elab = IvlElabPosedge(input_nets[0])\n",
      "    elif xtype is IvlElabType.logic:\n",
      "        elab = IvlElabLogic(logic_type, input_nets, output_nets[0])\n",
      "    else:\n",
      "        raise ValueError('Invalid elab xtype: %s' % xtype)\n",
      "    for net in input_nets + output_nets:\n",
      "        net_manager.add_elab_to_net(net.xid, net.name, elab)\n",
      "    return elab"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [],
     "prompt_number": 71
    },
    {
     "cell_type": "code",
     "collapsed": false,
     "input": [
      "net_manager = IvlNetManager()\n",
      "\n",
      "with open('netlist') as f:\n",
      "    raw_netlist = f.read()\n",
      "\n",
      "sections = parse_netlist_to_sections(raw_netlist)\n",
      "modules_lines = group_lines(sections['SCOPES'])\n",
      "elab_bundles_lines = group_lines(sections['ELABORATED NODES'])\n",
      "\n",
      "modules = []\n",
      "for lines in modules_lines:\n",
      "    print(parse_module_lines(lines, net_manager))\n",
      "\n",
      "for lines in elab_bundles_lines:\n",
      "    print(parse_elab_bundle_lines(lines, net_manager))\n",
      "\n",
      "print('')\n",
      "for net in net_manager.nets.values():\n",
      "    print(net.name)\n",
      "    pprint(net.members)\n",
      "    print('')"
     ],
     "language": "python",
     "metadata": {},
     "outputs": [
      {
       "output_type": "stream",
       "stream": "stdout",
       "text": [
        "<IvlModule: bargraph_testbench \"bargraph_testbench\" (3 ports)>\n",
        "<IvlModule: bargraph3 \"bargraph_testbench.b\" (20 ports)>\n",
        "<IvlModule: ripple3 \"bargraph_testbench.r\" (5 ports)>\n",
        "<IvlModule: tff \"bargraph_testbench.r.t2\" (5 ports)>\n",
        "<IvlModule: tff \"bargraph_testbench.r.t1\" (5 ports)>\n",
        "<IvlModule: tff \"bargraph_testbench.r.t0\" (5 ports)>\n",
        "<IvlElab: posedge: event on bargraph_testbench.r.t0.clk>\n",
        "<IvlElab: net_part_select: bargraph_testbench.r.t0.q -> bargraph_testbench.to_bg[0:0]>\n",
        "<IvlElab: posedge: event on bargraph_testbench.r.tmp0>\n",
        "<IvlElab: net_part_select: bargraph_testbench.r.t1.q -> bargraph_testbench.to_bg[1:1]>\n",
        "<IvlElab: posedge: event on bargraph_testbench.r.tmp1>\n",
        "<IvlElab: net_part_select: bargraph_testbench.r.t2.q -> bargraph_testbench.to_bg[2:2]>\n",
        "<IvlElab: net_part_select: bargraph_testbench.b._s0 -> bargraph_testbench.b.out[0:0]>\n",
        "<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s0>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s3>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s5>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s7>\n",
        "<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.a>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s9>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s11>\n",
        "<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.b>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s13>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s15>\n",
        "<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.c>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s17>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s19>\n",
        "<IvlElab: net_part_select: bargraph_testbench.b._s20 -> bargraph_testbench.b.out[1:1]>\n",
        "<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s20>\n",
        "<IvlElab: net_part_select: bargraph_testbench.b._s22 -> bargraph_testbench.b.out[2:2]>\n",
        "<IvlElab: logic: and: 3 inputs -> bargraph_testbench.b._s22>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s25>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s27>\n",
        "<IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s29>\n",
        "\n",
        "bargraph_testbench.b._s17\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.c>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s17>,\n",
        " <IvlPort: wire \"_s17\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s9\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.a>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s9>,\n",
        " <IvlPort: wire \"_s9\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.r.t0.clk\n",
        "{<IvlElab: posedge: event on bargraph_testbench.r.t0.clk>,\n",
        " <IvlPort: input wire \"clk\" from bargraph_testbench.r>,\n",
        " <IvlPort: input wire \"clk\" from bargraph_testbench.r.t0>,\n",
        " <IvlPort: reg \"clk\" from bargraph_testbench>}\n",
        "\n",
        "bargraph_testbench.b._s27\n",
        "{<IvlElab: logic: and: 3 inputs -> bargraph_testbench.b._s22>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s27>,\n",
        " <IvlPort: wire \"_s27\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s3\n",
        "{<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s0>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s3>,\n",
        " <IvlPort: wire \"_s3\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s20\n",
        "{<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s20>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.b._s20 -> bargraph_testbench.b.out[1:1]>,\n",
        " <IvlPort: wire \"_s20\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s19\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.c>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s19>,\n",
        " <IvlPort: wire \"_s19\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.r.tmp0\n",
        "{<IvlElab: posedge: event on bargraph_testbench.r.tmp0>,\n",
        " <IvlPort: input wire \"t\" from bargraph_testbench.r.t0>,\n",
        " <IvlPort: output reg \"q_not\" from bargraph_testbench.r.t0>,\n",
        " <IvlPort: wire \"tmp0\" from bargraph_testbench.r>,\n",
        " <IvlPort: input wire \"clk\" from bargraph_testbench.r.t1>}\n",
        "\n",
        "bargraph_testbench.b._s11\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.a>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s11>,\n",
        " <IvlPort: wire \"_s11\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.r.t2.q\n",
        "{<IvlElab: net_part_select: bargraph_testbench.r.t2.q -> bargraph_testbench.to_bg[2:2]>,\n",
        " <IvlPort: output reg \"q\" from bargraph_testbench.r.t2>}\n",
        "\n",
        "bargraph_testbench.r.tmp2\n",
        "{<IvlPort: input wire \"t\" from bargraph_testbench.r.t2>,\n",
        " <IvlPort: output reg \"q_not\" from bargraph_testbench.r.t2>,\n",
        " <IvlPort: wire \"tmp2\" from bargraph_testbench.r>}\n",
        "\n",
        "bargraph_testbench.r.tmp1\n",
        "{<IvlElab: posedge: event on bargraph_testbench.r.tmp1>,\n",
        " <IvlPort: input wire \"t\" from bargraph_testbench.r.t1>,\n",
        " <IvlPort: output reg \"q_not\" from bargraph_testbench.r.t1>,\n",
        " <IvlPort: input wire \"clk\" from bargraph_testbench.r.t2>,\n",
        " <IvlPort: wire \"tmp1\" from bargraph_testbench.r>}\n",
        "\n",
        "bargraph_testbench.b.out\n",
        "{<IvlElab: net_part_select: bargraph_testbench.b._s0 -> bargraph_testbench.b.out[0:0]>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.b._s22 -> bargraph_testbench.b.out[2:2]>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.b._s20 -> bargraph_testbench.b.out[1:1]>,\n",
        " <IvlPort: wire \"out\" from bargraph_testbench>,\n",
        " <IvlPort: output wire \"out\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s25\n",
        "{<IvlElab: logic: and: 3 inputs -> bargraph_testbench.b._s22>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s25>,\n",
        " <IvlPort: wire \"_s25\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.to_bg\n",
        "{<IvlElab: net_part_select: bargraph_testbench.r.t1.q -> bargraph_testbench.to_bg[1:1]>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s11>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.r.t0.q -> bargraph_testbench.to_bg[0:0]>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s7>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s3>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s9>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s5>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.r.t2.q -> bargraph_testbench.to_bg[2:2]>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s29>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s19>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s15>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s27>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s25>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s13>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s17>,\n",
        " <IvlPort: output wire \"out\" from bargraph_testbench.r>,\n",
        " <IvlPort: wire \"to_bg\" from bargraph_testbench>,\n",
        " <IvlPort: input wire \"in\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s15\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.b>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[2:2] -> bargraph_testbench.b._s15>,\n",
        " <IvlPort: wire \"_s15\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b.a\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.a>,\n",
        " <IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s20>,\n",
        " <IvlPort: wire \"a\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b.b\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.b>,\n",
        " <IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s20>,\n",
        " <IvlPort: wire \"b\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.r.t0.q\n",
        "{<IvlElab: net_part_select: bargraph_testbench.r.t0.q -> bargraph_testbench.to_bg[0:0]>,\n",
        " <IvlPort: output reg \"q\" from bargraph_testbench.r.t0>}\n",
        "\n",
        "bargraph_testbench.b._s0\n",
        "{<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s0>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.b._s0 -> bargraph_testbench.b.out[0:0]>,\n",
        " <IvlPort: wire \"_s0\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s5\n",
        "{<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s0>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s5>,\n",
        " <IvlPort: wire \"_s5\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b.c\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.c>,\n",
        " <IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s20>,\n",
        " <IvlPort: wire \"c\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s22\n",
        "{<IvlElab: logic: and: 3 inputs -> bargraph_testbench.b._s22>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.b._s22 -> bargraph_testbench.b.out[2:2]>,\n",
        " <IvlPort: wire \"_s22\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s7\n",
        "{<IvlElab: logic: or: 3 inputs -> bargraph_testbench.b._s0>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s7>,\n",
        " <IvlPort: wire \"_s7\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s13\n",
        "{<IvlElab: logic: and: 2 inputs -> bargraph_testbench.b.b>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[1:1] -> bargraph_testbench.b._s13>,\n",
        " <IvlPort: wire \"_s13\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.b._s29\n",
        "{<IvlElab: logic: and: 3 inputs -> bargraph_testbench.b._s22>,\n",
        " <IvlElab: net_part_select: bargraph_testbench.to_bg[0:0] -> bargraph_testbench.b._s29>,\n",
        " <IvlPort: wire \"_s29\" from bargraph_testbench.b>}\n",
        "\n",
        "bargraph_testbench.r.t1.q\n",
        "{<IvlElab: net_part_select: bargraph_testbench.r.t1.q -> bargraph_testbench.to_bg[1:1]>,\n",
        " <IvlPort: output reg \"q\" from bargraph_testbench.r.t1>}\n",
        "\n"
       ]
      }
     ],
     "prompt_number": 74
    }
   ],
   "metadata": {}
  }
 ]
}