Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Bus_Machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Bus_Machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Bus_Machine"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Bus_Machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Clock_Counter.vhd" into library work
Parsing entity <Clock_Counter>.
Parsing architecture <Behavioral> of entity <clock_counter>.
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd" into library work
Parsing entity <Display_LED>.
Parsing architecture <Behavioral> of entity <display_led>.
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" into library work
Parsing entity <Bus_Machine>.
Parsing architecture <Behavioral> of entity <bus_machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Bus_Machine> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Display_LED> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Clock_Counter> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 181: selectbutton should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 183: z should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 195: Assignment to price1 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 63: Net <rgbPos1[10]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 64: Net <rgbPos2[10]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Bus_Machine>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd".
        rgbNclock = 10
WARNING:Xst:647 - Input <swState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cancelButton> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rgbPos1<10>', unconnected in block 'Bus_Machine', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rgbPos2<10>', unconnected in block 'Bus_Machine', is tied to its initial value (0).
    Found 4-bit register for signal <state>.
    Found 2-bit register for signal <countsum>.
    Found 4-bit register for signal <sum>.
    Found 5-bit register for signal <z>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <statecount>.
    Found 16-bit register for signal <c>.
    Found 4-bit register for signal <x>.
    Found 2-bit register for signal <pricecom>.
    Found 1-bit register for signal <rgbPos1<9>>.
    Found 1-bit register for signal <rgbPos2<9>>.
    Found 1-bit register for signal <rgbPos1<8>>.
    Found 1-bit register for signal <rgbPos2<8>>.
    Found 1-bit register for signal <rgbPos1<7>>.
    Found 1-bit register for signal <rgbPos2<7>>.
    Found 1-bit register for signal <rgbPos1<6>>.
    Found 1-bit register for signal <rgbPos2<6>>.
    Found 1-bit register for signal <rgbPos1<5>>.
    Found 1-bit register for signal <rgbPos2<5>>.
    Found 1-bit register for signal <rgbPos1<4>>.
    Found 1-bit register for signal <rgbPos2<4>>.
    Found 1-bit register for signal <rgbPos1<3>>.
    Found 1-bit register for signal <rgbPos2<3>>.
    Found 1-bit register for signal <rgbPos1<2>>.
    Found 1-bit register for signal <rgbPos2<2>>.
    Found 1-bit register for signal <rgbPos1<1>>.
    Found 1-bit register for signal <rgbPos2<1>>.
    Found 1-bit register for signal <rgbPos1<0>>.
    Found 1-bit register for signal <rgbPos2<0>>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0234> created at line 183.
    Found 2-bit adder for signal <countsum[1]_GND_4_o_add_52_OUT> created at line 203.
    Found 4-bit adder for signal <sum[3]_GND_4_o_add_55_OUT> created at line 207.
    Found 4-bit adder for signal <count[3]_GND_4_o_add_60_OUT> created at line 217.
    Found 16-bit adder for signal <c[15]_GND_4_o_add_69_OUT> created at line 226.
    Found 16x7-bit Read Only RAM for signal <priceseg>
    Found 1-bit 10-to-1 multiplexer for signal <count[3]_X_4_o_Mux_51_o> created at line 202.
WARNING:Xst:737 - Found 1-bit latch for signal <test<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <station<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <test<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <n0091> created at line 227
    Found 16-bit comparator greater for signal <GND_4_o_c[15]_LessThan_73_o> created at line 230
    Found 16-bit comparator lessequal for signal <n0094> created at line 230
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  18 Latch(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Bus_Machine> synthesized.

Synthesizing Unit <Display_LED>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd".
        rgbNclock = 10
WARNING:Xst:647 - Input <rgbPos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <state<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rgbPosChangedTrigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd" line 65: Output port <rgb> of the instance <RGB_COUNTER> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <rgbIndex>.
    Found 3-bit register for signal <rgb>.
    Found 10-bit register for signal <rgbCommon>.
    Found 4-bit adder for signal <rgbIndex[3]_GND_7_o_add_2_OUT> created at line 74.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_1_OUT<3:0>> created at line 73.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_18_OUT<9:0>> created at line 98.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_19_OUT<9:0>> created at line 97.
    Found 1-bit 10-to-1 multiplexer for signal <rgbIndex[3]_X_7_o_Mux_5_o> created at line 79.
    Found 11-bit comparator greater for signal <rgbPos2[10]_rgbPos1[10]_LessThan_17_o> created at line 97
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <Display_LED> synthesized.

Synthesizing Unit <Clock_Counter>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Clock_Counter.vhd".
        N = 10
WARNING:Xst:653 - Signal <rgb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <trigger>.
    Found 26-bit register for signal <c>.
    Found 26-bit adder for signal <c[25]_GND_8_o_add_0_OUT> created at line 50.
    Found 26-bit comparator greater for signal <c[25]_GND_8_o_LessThan_2_o> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_Counter> synthesized.

Synthesizing Unit <mod_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <GND_28_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_28_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <GND_28_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <GND_28_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_28_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_28_o_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_28_o_add_15_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_28_o_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_28_o_add_19_OUT> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <mod_9u_4u> synthesized.

Synthesizing Unit <div_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <GND_29_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_29_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <GND_29_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <GND_29_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_29_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_29_o_add_13_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_29_o_add_15_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_29_o_add_17_OUT[8:0]> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_9u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 11
# Registers                                            : 33
 1-bit register                                        : 22
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 2
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
# Latches                                              : 18
 1-bit latch                                           : 18
# Comparators                                          : 25
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 9-bit comparator lessequal                            : 12
# Multiplexers                                         : 170
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 158
 10-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <station_8> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <z_4> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Bus_Machine>.
The following registers are absorbed into counter <countsum>: 1 register on signal <countsum>.
The following registers are absorbed into counter <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
INFO:Xst:3231 - The small RAM <Mram_priceseg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <priceseg>      |          |
    -----------------------------------------------------------------------
Unit <Bus_Machine> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Counter>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <Clock_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <Display_LED>.
The following registers are absorbed into counter <rgbIndex>: 1 register on signal <rgbIndex>.
Unit <Display_LED> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 22
 10-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 18
# Counters                                             : 6
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 25
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 9-bit comparator lessequal                            : 12
# Multiplexers                                         : 170
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 158
 10-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <station_8> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <z_4> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 1000  | 10
-------------------
WARNING:Xst:1293 - FF/Latch <station_6> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <station_0> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Bus_Machine> ...

Optimizing unit <Display_LED> ...
WARNING:Xst:1293 - FF/Latch <DisplayLed/RGB_COUNTER/c_4> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_5> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_6> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_7> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_8> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_9> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_10> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_11> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_12> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_13> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_14> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_15> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_16> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_17> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_18> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_19> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_20> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_21> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_22> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_23> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_24> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DisplayLed/RGB_COUNTER/c_25> has a constant value of 0 in block <Bus_Machine>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Bus_Machine, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Bus_Machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 257
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 18
#      LUT2                        : 25
#      LUT3                        : 28
#      LUT4                        : 36
#      LUT5                        : 39
#      LUT6                        : 31
#      MUXCY                       : 36
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 96
#      FD                          : 55
#      FDE                         : 18
#      FDR                         : 8
#      LD                          : 15
# Clock Buffers                    : 8
#      BUFGP                       : 8
# IO Buffers                       : 40
#      IBUF                        : 4
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  11440     0%  
 Number of Slice LUTs:                  184  out of   5720     3%  
    Number used as Logic:               184  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    188
   Number with an unused Flip Flop:      92  out of    188    48%  
   Number with an unused LUT:             4  out of    188     2%  
   Number of fully used LUT-FF pairs:    92  out of    188    48%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  48  out of    102    47%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)      | Load  |
---------------------------------------------------------------+----------------------------+-------+
clk                                                            | BUFGP                      | 44    |
ledState_1_OBUF(ledState<1>1:O)                                | NONE(*)(test_8)            | 10    |
state[3]_GND_19_o_Mux_33_o(Mmux_state[3]_GND_19_o_Mux_33_o11:O)| NONE(*)(station_5)         | 5     |
DisplayLed/RGB_COUNTER/trigger                                 | NONE(DisplayLed/rgbIndex_3)| 17    |
posButton<9>                                                   | BUFGP                      | 2     |
posButton<8>                                                   | BUFGP                      | 2     |
posButton<6>                                                   | BUFGP                      | 2     |
posButton<7>                                                   | BUFGP                      | 2     |
posButton<5>                                                   | BUFGP                      | 2     |
posButton<4>                                                   | BUFGP                      | 2     |
posButton<3>                                                   | BUFGP                      | 2     |
posButton<2>                                                   | IBUF                       | 2     |
posButton<1>                                                   | IBUF                       | 2     |
posButton<0>                                                   | IBUF                       | 2     |
---------------------------------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.433ns (Maximum Frequency: 225.566MHz)
   Minimum input arrival time before clock: 2.248ns
   Maximum output required time after clock: 10.290ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.433ns (frequency: 225.566MHz)
  Total number of paths / destination ports: 593 / 66
-------------------------------------------------------------------------
Delay:               4.433ns (Levels of Logic = 3)
  Source:            c_6 (FF)
  Destination:       x_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c_6 to x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  c_6 (c_6)
     LUT6:I0->O            1   0.203   0.580  _n0289_inv11 (_n0289_inv11)
     LUT6:I5->O            7   0.205   0.774  _n0289_inv13 (_n0289_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0289_inv4 (_n0289_inv)
     FDE:CE                    0.322          x_0
    ----------------------------------------
    Total                      4.433ns (1.382ns logic, 3.051ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DisplayLed/RGB_COUNTER/trigger'
  Clock period: 3.185ns (frequency: 313.922MHz)
  Total number of paths / destination ports: 97 / 21
-------------------------------------------------------------------------
Delay:               3.185ns (Levels of Logic = 3)
  Source:            DisplayLed/rgbIndex_0 (FF)
  Destination:       DisplayLed/rgb_2 (FF)
  Source Clock:      DisplayLed/RGB_COUNTER/trigger rising
  Destination Clock: DisplayLed/RGB_COUNTER/trigger rising

  Data Path: DisplayLed/rgbIndex_0 to DisplayLed/rgb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.437  DisplayLed/rgbIndex_0 (DisplayLed/rgbIndex_0)
     LUT6:I1->O            1   0.203   0.000  DisplayLed/Mmux_rgbIndex[3]_X_7_o_Mux_5_o_6 (DisplayLed/Mmux_rgbIndex[3]_X_7_o_Mux_5_o_6)
     MUXF7:I1->O           3   0.140   0.651  DisplayLed/Mmux_rgbIndex[3]_X_7_o_Mux_5_o_5_f7 (DisplayLed/Mmux_rgbIndex[3]_X_7_o_Mux_5_o_5_f7)
     LUT5:I4->O            1   0.205   0.000  DisplayLed/PWR_7_o_GND_7_o_mux_8_OUT<2>_inv1 (DisplayLed/PWR_7_o_GND_7_o_mux_8_OUT<2>)
     FD:D                      0.102          DisplayLed/rgb_2
    ----------------------------------------
    Total                      3.185ns (1.097ns logic, 2.089ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<9>'
  Clock period: 1.686ns (frequency: 593.208MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.686ns (Levels of Logic = 1)
  Source:            rgbPos1_9 (FF)
  Destination:       rgbPos2_9 (FF)
  Source Clock:      posButton<9> rising
  Destination Clock: posButton<9> rising

  Data Path: rgbPos1_9 to rgbPos2_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.934  rgbPos1_9 (rgbPos1_9)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_9_glue_set (rgbPos2_9_glue_set)
     FD:D                      0.102          rgbPos2_9
    ----------------------------------------
    Total                      1.686ns (0.752ns logic, 0.934ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<8>'
  Clock period: 1.686ns (frequency: 593.208MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.686ns (Levels of Logic = 1)
  Source:            rgbPos1_8 (FF)
  Destination:       rgbPos2_8 (FF)
  Source Clock:      posButton<8> rising
  Destination Clock: posButton<8> rising

  Data Path: rgbPos1_8 to rgbPos2_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.934  rgbPos1_8 (rgbPos1_8)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_8_glue_set (rgbPos2_8_glue_set)
     FD:D                      0.102          rgbPos2_8
    ----------------------------------------
    Total                      1.686ns (0.752ns logic, 0.934ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<6>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_6 (FF)
  Destination:       rgbPos2_6 (FF)
  Source Clock:      posButton<6> rising
  Destination Clock: posButton<6> rising

  Data Path: rgbPos1_6 to rgbPos2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_6 (rgbPos1_6)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_6_glue_set (rgbPos2_6_glue_set)
     FD:D                      0.102          rgbPos2_6
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<7>'
  Clock period: 1.713ns (frequency: 583.788MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            rgbPos1_7 (FF)
  Destination:       rgbPos2_7 (FF)
  Source Clock:      posButton<7> rising
  Destination Clock: posButton<7> rising

  Data Path: rgbPos1_7 to rgbPos2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.961  rgbPos1_7 (rgbPos1_7)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_7_glue_set (rgbPos2_7_glue_set)
     FD:D                      0.102          rgbPos2_7
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<5>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_5 (FF)
  Destination:       rgbPos2_5 (FF)
  Source Clock:      posButton<5> rising
  Destination Clock: posButton<5> rising

  Data Path: rgbPos1_5 to rgbPos2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_5 (rgbPos1_5)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_5_glue_set (rgbPos2_5_glue_set)
     FD:D                      0.102          rgbPos2_5
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<4>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_4 (FF)
  Destination:       rgbPos2_4 (FF)
  Source Clock:      posButton<4> rising
  Destination Clock: posButton<4> rising

  Data Path: rgbPos1_4 to rgbPos2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_4 (rgbPos1_4)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_4_glue_set (rgbPos2_4_glue_set)
     FD:D                      0.102          rgbPos2_4
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<3>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_3 (FF)
  Destination:       rgbPos2_3 (FF)
  Source Clock:      posButton<3> rising
  Destination Clock: posButton<3> rising

  Data Path: rgbPos1_3 to rgbPos2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_3 (rgbPos1_3)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_3_glue_set (rgbPos2_3_glue_set)
     FD:D                      0.102          rgbPos2_3
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<2>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_2 (FF)
  Destination:       rgbPos2_2 (FF)
  Source Clock:      posButton<2> rising
  Destination Clock: posButton<2> rising

  Data Path: rgbPos1_2 to rgbPos2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_2 (rgbPos1_2)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_2_glue_set (rgbPos2_2_glue_set)
     FD:D                      0.102          rgbPos2_2
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<1>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_1 (FF)
  Destination:       rgbPos2_1 (FF)
  Source Clock:      posButton<1> rising
  Destination Clock: posButton<1> rising

  Data Path: rgbPos1_1 to rgbPos2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_1 (rgbPos1_1)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_1_glue_set (rgbPos2_1_glue_set)
     FD:D                      0.102          rgbPos2_1
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<0>'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rgbPos1_0 (FF)
  Destination:       rgbPos2_0 (FF)
  Source Clock:      posButton<0> rising
  Destination Clock: posButton<0> rising

  Data Path: rgbPos1_0 to rgbPos2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  rgbPos1_0 (rgbPos1_0)
     LUT4:I2->O            1   0.203   0.000  rgbPos2_0_glue_set (rgbPos2_0_glue_set)
     FD:D                      0.102          rgbPos2_0
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.248ns (Levels of Logic = 2)
  Source:            selectButton (PAD)
  Destination:       state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: selectButton to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  selectButton_IBUF (selectButton_IBUF)
     LUT4:I2->O            1   0.203   0.000  state_FSM_FFd2-In3 (state_FSM_FFd2-In)
     FD:D                      0.102          state_FSM_FFd2
    ----------------------------------------
    Total                      2.248ns (1.527ns logic, 0.721ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DisplayLed/RGB_COUNTER/trigger'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            DisplayLed/rgbCommon_9 (FF)
  Destination:       rgbCommon<9> (PAD)
  Source Clock:      DisplayLed/RGB_COUNTER/trigger rising

  Data Path: DisplayLed/rgbCommon_9 to rgbCommon<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  DisplayLed/rgbCommon_9 (DisplayLed/rgbCommon_9)
     OBUF:I->O                 2.571          rgbCommon_9_OBUF (rgbCommon<9>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Offset:              5.471ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       ledState<1> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to ledState<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.368  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I0->O           11   0.203   0.882  ledState<1>1 (ledState_1_OBUF)
     OBUF:I->O                 2.571          ledState_1_OBUF (ledState<1>)
    ----------------------------------------
    Total                      5.471ns (3.221ns logic, 2.250ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<1>'
  Total number of paths / destination ports: 430 / 10
-------------------------------------------------------------------------
Offset:              10.237ns (Levels of Logic = 12)
  Source:            rgbPos2_1 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<1> rising

  Data Path: rgbPos2_1 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos2_1 (rgbPos2_1)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.237ns (4.783ns logic, 5.454ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<0>'
  Total number of paths / destination ports: 436 / 10
-------------------------------------------------------------------------
Offset:              10.290ns (Levels of Logic = 12)
  Source:            rgbPos1_0 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<0> rising

  Data Path: rgbPos1_0 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  rgbPos1_0 (rgbPos1_0)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.290ns (4.810ns logic, 5.480ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<3>'
  Total number of paths / destination ports: 418 / 10
-------------------------------------------------------------------------
Offset:              10.218ns (Levels of Logic = 11)
  Source:            rgbPos2_3 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<3> rising

  Data Path: rgbPos2_3 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos2_3 (rgbPos2_3)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi1 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.218ns (4.764ns logic, 5.454ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<2>'
  Total number of paths / destination ports: 424 / 10
-------------------------------------------------------------------------
Offset:              10.271ns (Levels of Logic = 11)
  Source:            rgbPos1_2 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<2> rising

  Data Path: rgbPos1_2 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  rgbPos1_2 (rgbPos1_2)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.271ns (4.791ns logic, 5.480ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<5>'
  Total number of paths / destination ports: 406 / 10
-------------------------------------------------------------------------
Offset:              10.199ns (Levels of Logic = 10)
  Source:            rgbPos2_5 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<5> rising

  Data Path: rgbPos2_5 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos2_5 (rgbPos2_5)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi2 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.199ns (4.745ns logic, 5.454ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<4>'
  Total number of paths / destination ports: 412 / 10
-------------------------------------------------------------------------
Offset:              10.252ns (Levels of Logic = 10)
  Source:            rgbPos1_4 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<4> rising

  Data Path: rgbPos1_4 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  rgbPos1_4 (rgbPos1_4)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.252ns (4.772ns logic, 5.480ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<7>'
  Total number of paths / destination ports: 394 / 10
-------------------------------------------------------------------------
Offset:              10.153ns (Levels of Logic = 9)
  Source:            rgbPos2_7 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<7> rising

  Data Path: rgbPos2_7 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.077  rgbPos2_7 (rgbPos2_7)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi3 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.153ns (4.726ns logic, 5.427ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<6>'
  Total number of paths / destination ports: 400 / 10
-------------------------------------------------------------------------
Offset:              10.233ns (Levels of Logic = 9)
  Source:            rgbPos1_6 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<6> rising

  Data Path: rgbPos1_6 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  rgbPos1_6 (rgbPos1_6)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<3>)
     MUXCY:S->O            1   0.366   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.233ns (4.753ns logic, 5.480ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<9>'
  Total number of paths / destination ports: 208 / 10
-------------------------------------------------------------------------
Offset:              8.927ns (Levels of Logic = 7)
  Source:            rgbPos1_9 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<9> rising

  Data Path: rgbPos1_9 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.077  rgbPos1_9 (rgbPos1_9)
     LUT5:I1->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                      8.927ns (4.184ns logic, 4.743ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<8>'
  Total number of paths / destination ports: 208 / 10
-------------------------------------------------------------------------
Offset:              9.024ns (Levels of Logic = 7)
  Source:            rgbPos1_8 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<8> rising

  Data Path: rgbPos1_8 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  rgbPos1_8 (rgbPos1_8)
     LUT5:I0->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                      9.024ns (4.184ns logic, 4.840ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DisplayLed/RGB_COUNTER/trigger
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
DisplayLed/RGB_COUNTER/trigger|    3.185|         |         |         |
clk                           |    2.408|         |         |         |
posButton<0>                  |    8.267|         |         |         |
posButton<1>                  |    8.214|         |         |         |
posButton<2>                  |    8.248|         |         |         |
posButton<3>                  |    8.195|         |         |         |
posButton<4>                  |    8.229|         |         |         |
posButton<5>                  |    8.176|         |         |         |
posButton<6>                  |    8.210|         |         |         |
posButton<7>                  |    8.130|         |         |         |
posButton<8>                  |    7.001|         |         |         |
posButton<9>                  |    6.904|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    4.433|         |         |         |
ledState_1_OBUF           |         |    3.601|         |         |
posButton<0>              |    2.840|         |         |         |
posButton<1>              |    2.743|         |         |         |
posButton<2>              |    2.726|         |         |         |
posButton<3>              |    2.600|         |         |         |
posButton<4>              |    3.645|         |         |         |
posButton<5>              |    3.625|         |         |         |
posButton<6>              |    3.528|         |         |         |
posButton<7>              |    3.483|         |         |         |
posButton<8>              |    3.330|         |         |         |
posButton<9>              |    3.228|         |         |         |
state[3]_GND_19_o_Mux_33_o|         |    3.168|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ledState_1_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
posButton<0>   |         |         |    1.674|         |
posButton<1>   |         |         |    1.674|         |
posButton<2>   |         |         |    1.674|         |
posButton<3>   |         |         |    1.674|         |
posButton<4>   |         |         |    1.674|         |
posButton<5>   |         |         |    1.674|         |
posButton<6>   |         |         |    1.674|         |
posButton<7>   |         |         |    1.648|         |
posButton<8>   |         |         |    1.621|         |
posButton<9>   |         |         |    1.621|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<0>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<1>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<2>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<3>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<4>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<5>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<6>   |    1.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<7>   |    1.713|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<8>   |    1.686|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.274|         |         |         |
posButton<9>   |    1.686|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_19_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.983|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.57 secs
 
--> 

Total memory usage is 333048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    4 (   0 filtered)

