Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 06 14:24:41 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodulefinal_timing_summary_routed.rpt -rpx topmodulefinal_timing_summary_routed.rpx
| Design       : topmodulefinal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.579        0.000                      0                 1587        0.142        0.000                      0                 1587        4.500        0.000                       0                   803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.579        0.000                      0                 1587        0.142        0.000                      0                 1587        4.500        0.000                       0                   803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.194ns (23.786%)  route 7.030ns (76.214%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.538    13.792    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.437    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.016    RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.194ns (23.786%)  route 7.030ns (76.214%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.538    13.792    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.437    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.016    RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.194ns (23.786%)  route 7.030ns (76.214%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.538    13.792    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.437    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.016    RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.194ns (23.786%)  route 7.030ns (76.214%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.538    13.792    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.437    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.016    RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.194ns (24.518%)  route 6.754ns (75.482%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.312    13.566    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X5Y122         LUT6 (Prop_lut6_I5_O)        0.124    13.690 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.471    14.162    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_R)       -0.429    14.792    RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.194ns (24.518%)  route 6.754ns (75.482%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.312    13.566    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X5Y122         LUT6 (Prop_lut6_I5_O)        0.124    13.690 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.471    14.162    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_R)       -0.429    14.792    RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.194ns (24.518%)  route 6.754ns (75.482%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.312    13.566    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X5Y122         LUT6 (Prop_lut6_I5_O)        0.124    13.690 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.471    14.162    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_R)       -0.429    14.792    RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.194ns (24.518%)  route 6.754ns (75.482%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.660    13.130    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    13.254 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.312    13.566    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X5Y122         LUT6 (Prop_lut6_I5_O)        0.124    13.690 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.471    14.162    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.575    14.997    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y121         FDRE (Setup_fdre_C_R)       -0.429    14.792    RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.581ns (28.475%)  route 6.483ns (71.525%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.739    13.209    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.333 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    13.333    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    13.545 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.434    13.978    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_up
    SLICE_X4Y119         LUT5 (Prop_lut5_I0_O)        0.299    14.277 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[0]_i_1/O
                         net (fo=1, routed)           0.000    14.277    RCVR_CONTROLLER/URCVR/COR_BIT16_n_0
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.576    14.998    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.031    15.253    RCVR_CONTROLLER/URCVR/fourth_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 2.576ns (28.436%)  route 6.483ns (71.564%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.611     5.213    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[43]/Q
                         net (fo=4, routed)           0.873     6.604    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[43]
    SLICE_X10Y125        LUT3 (Prop_lut3_I2_O)        0.146     6.750 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99/O
                         net (fo=2, routed)           0.704     7.454    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_99_n_0
    SLICE_X11Y125        LUT5 (Prop_lut5_I3_O)        0.354     7.808 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59/O
                         net (fo=5, routed)           1.222     9.030    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_59_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.354     9.384 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24/O
                         net (fo=3, routed)           0.703    10.088    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_24_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.326    10.414 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25/O
                         net (fo=2, routed)           0.988    11.402    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_25_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.526 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.821    12.346    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.470 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.739    13.209    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.124    13.333 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    13.333    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X5Y119         MUXF7 (Prop_muxf7_I0_O)      0.212    13.545 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.434    13.978    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_up
    SLICE_X4Y119         LUT5 (Prop_lut5_I0_O)        0.294    14.272 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_1/O
                         net (fo=1, routed)           0.000    14.272    RCVR_CONTROLLER/URCVR/COR_BIT16_n_1
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.576    14.998    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.075    15.297    RCVR_CONTROLLER/URCVR/fourth_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.587     1.506    RCVR_CONTROLLER/URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[0]/Q
                         net (fo=2, routed)           0.076     1.724    RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg_n_0_[0]
    SLICE_X4Y122         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.854     2.020    RCVR_CONTROLLER/URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[1]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.075     1.581    RCVR_CONTROLLER/URCVR/COR_SFD/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/CLKENB/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/CLKENB/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.586     1.505    RCVR_CONTROLLER/URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[8]/Q
                         net (fo=6, routed)           0.100     1.746    RCVR_CONTROLLER/URCVR/CLKENB/q_0[8]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  RCVR_CONTROLLER/URCVR/CLKENB/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.791    RCVR_CONTROLLER/URCVR/CLKENB/q[4]
    SLICE_X2Y123         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.855     2.021    RCVR_CONTROLLER/URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.121     1.639    RCVR_CONTROLLER/URCVR/CLKENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.559     1.478    RCVR_CONTROLLER/URCVR/CLKENB4/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[2]/Q
                         net (fo=8, routed)           0.099     1.719    RCVR_CONTROLLER/URCVR/CLKENB4/q_reg_n_0_[2]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  RCVR_CONTROLLER/URCVR/CLKENB4/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    RCVR_CONTROLLER/URCVR/CLKENB4/q[6]
    SLICE_X12Y121        FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.828     1.993    RCVR_CONTROLLER/URCVR/CLKENB4/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[6]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X12Y121        FDRE (Hold_fdre_C_D)         0.120     1.611    RCVR_CONTROLLER/URCVR/CLKENB4/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/data_hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/FIFO/mem_reg[32][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.592     1.511    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  RCVR_CONTROLLER/data_hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  RCVR_CONTROLLER/data_hold_reg[7]/Q
                         net (fo=65, routed)          0.109     1.762    RCVR_CONTROLLER/FIFO/data_hold_reg[7][7]
    SLICE_X3Y116         FDRE                                         r  RCVR_CONTROLLER/FIFO/mem_reg[32][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.864     2.029    RCVR_CONTROLLER/FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  RCVR_CONTROLLER/FIFO/mem_reg[32][0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.070     1.596    RCVR_CONTROLLER/FIFO/mem_reg[32][0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.589     1.508    RCVR_CONTROLLER/URCVR/COR_BIT/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[1]/Q
                         net (fo=2, routed)           0.110     1.759    RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg_n_0_[1]
    SLICE_X7Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.857     2.023    RCVR_CONTROLLER/URCVR/COR_BIT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.070     1.592    RCVR_CONTROLLER/URCVR/COR_BIT/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/wait_delay_up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/wait_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.593     1.512    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  RCVR_CONTROLLER/wait_delay_up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  RCVR_CONTROLLER/wait_delay_up_reg/Q
                         net (fo=4, routed)           0.108     1.761    RCVR_CONTROLLER/CLKENBEIGHT/wait_delay_up
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.048     1.809 r  RCVR_CONTROLLER/CLKENBEIGHT/wait_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    RCVR_CONTROLLER/CLKENBEIGHT_n_0
    SLICE_X1Y116         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.864     2.029    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.107     1.632    RCVR_CONTROLLER/wait_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/d6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/data_hold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.041%)  route 0.130ns (47.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.590     1.509    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/d6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  RCVR_CONTROLLER/URCVR/d6_reg/Q
                         net (fo=3, routed)           0.130     1.780    RCVR_CONTROLLER/data_m_receiver[6]
    SLICE_X1Y118         FDRE                                         r  RCVR_CONTROLLER/data_hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.862     2.027    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  RCVR_CONTROLLER/data_hold_reg[6]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.076     1.600    RCVR_CONTROLLER/data_hold_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.589     1.508    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/Q
                         net (fo=3, routed)           0.123     1.772    RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg_n_0_[9]
    SLICE_X0Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.860     2.025    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.066     1.587    RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.557     1.476    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[1]/Q
                         net (fo=5, routed)           0.130     1.748    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[1]
    SLICE_X9Y122         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.827     1.992    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[2]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.070     1.561    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.589     1.508    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[10]/Q
                         net (fo=3, routed)           0.129     1.779    RCVR_CONTROLLER/URCVR/COR_EOF/p_0_in8_in
    SLICE_X1Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.860     2.025    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[11]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.070     1.591    RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    DISPCTL/CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y110   RCVR_CONTROLLER/CLKENDOUTPUT/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   RCVR_CONTROLLER/FIFO/mem_reg[27][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   RCVR_CONTROLLER/FIFO/mem_reg[27][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   RCVR_CONTROLLER/FIFO/mem_reg[27][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   RCVR_CONTROLLER/FIFO/mem_reg[27][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   RCVR_CONTROLLER/FIFO/mem_reg[27][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    RCVR_CONTROLLER/FIFO/mem_reg[47][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    RCVR_CONTROLLER/FIFO/mem_reg[47][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    RCVR_CONTROLLER/FIFO/mem_reg[47][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    RCVR_CONTROLLER/FIFO/mem_reg[56][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    RCVR_CONTROLLER/FIFO/mem_reg[56][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    RCVR_CONTROLLER/FIFO/mem_reg[56][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    RCVR_CONTROLLER/FIFO/mem_reg[58][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    RCVR_CONTROLLER/FIFO/mem_reg[58][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    RCVR_CONTROLLER/FIFO/mem_reg[58][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    RCVR_CONTROLLER/FIFO/mem_reg[58][5]/C



