Dual-port asynchronous RAM implementation