Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA8_tf_isim_beh.exe -prj C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA8_tf_beh.prj work.FA8_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FullAdder.v" into library work
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA4.v" into library work
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA8.v" into library work
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA8_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FA
Compiling module FA4
Compiling module FA8
Compiling module FA8_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Kuldeep/Desktop/CECS CLASSES/301 Stuff/CECS 301 2019/project1/FA8_tf_isim_beh.exe
Fuse Memory Usage: 27608 KB
Fuse CPU Usage: 498 ms
