$date
	Tue Feb 18 15:06:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_inverter $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module uut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#30000
0!
1"
#50000
