{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79895,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79968,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00104754,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000372836,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000154699,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000372836,
	"finish__design__instance__count__class:buffer": 28,
	"finish__design__instance__area__class:buffer": 196.438,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 123.869,
	"finish__design__instance__count__class:timing_repair_buffer": 49,
	"finish__design__instance__area__class:timing_repair_buffer": 284.022,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 41.2896,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 77.5744,
	"finish__design__instance__count__class:sequential_cell": 79,
	"finish__design__instance__area__class:sequential_cell": 1757.94,
	"finish__design__instance__count__class:multi_input_combinational_cell": 385,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2705.09,
	"finish__design__instance__count": 568,
	"finish__design__instance__area": 5186.22,
	"finish__timing__setup__tns": -0.101127,
	"finish__timing__setup__ws": -0.0129952,
	"finish__clock__skew__setup": 0.00765454,
	"finish__clock__skew__hold": 0.00765454,
	"finish__timing__drv__max_slew_limit": 0.679023,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.883812,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 8,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00379842,
	"finish__power__switching__total": 0.00287579,
	"finish__power__leakage__total": 1.98701e-09,
	"finish__power__total": 0.00667422,
	"finish__design__io": 44,
	"finish__design__die__area": 13226.2,
	"finish__design__core__area": 10840.4,
	"finish__design__instance__count": 708,
	"finish__design__instance__area": 5361.39,
	"finish__design__instance__count__stdcell": 708,
	"finish__design__instance__area__stdcell": 5361.39,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.494575,
	"finish__design__instance__utilization__stdcell": 0.494575,
	"finish__design__rows": 38,
	"finish__design__rows:unithd": 38,
	"finish__design__sites": 8664,
	"finish__design__sites:unithd": 8664,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}