{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 11:07:54 2013 " "Info: Processing started: Fri Dec 06 11:07:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Info: Found entity 1: multi" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi " "Info: Elaborating entity \"multi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(22) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(22): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(23) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(23): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(24) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(24): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(25) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(25): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(26) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(26): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(27) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(27): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(28) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(28): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(29) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(29): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(45) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(45): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(46) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(46): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(47) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(47): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(48) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(48): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(49) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(49): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(50) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(50): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(51) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(51): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(52) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(52): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(68) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(68): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(69) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(69): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(70) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(70): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(71) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(71): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 71 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(72) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(72): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(73) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(73): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(74) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(74): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lab4.v(75) " "Warning (10199): Verilog HDL Case Statement warning at lab4.v(75): case item expression never matches the case expression" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dig3\[6\] GND " "Warning (13410): Pin \"dig3\[6\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[0\] GND " "Warning (13410): Pin \"dig2\[0\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[1\] GND " "Warning (13410): Pin \"dig2\[1\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[2\] GND " "Warning (13410): Pin \"dig2\[2\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[3\] GND " "Warning (13410): Pin \"dig2\[3\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[4\] GND " "Warning (13410): Pin \"dig2\[4\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[5\] GND " "Warning (13410): Pin \"dig2\[5\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2\[6\] GND " "Warning (13410): Pin \"dig2\[6\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "c:/altera/lab4/lab4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab4 " "Warning: Ignored assignments for entity \"lab4\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 11:07:58 2013 " "Info: Processing ended: Fri Dec 06 11:07:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
