Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 21:56:55 2019
| Host         : DESKTOP-JGTAFQF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clock_control_sets_placed.rpt
| Design       : Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             138 |           19 |
| Yes          | No                    | No                     |              54 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | IO_SSEGD[3]_i_1_n_0 | temp[3]_i_1_n_0              |                4 |              8 |
|  CLK_IBUF_BUFG | hours[3]_i_1_n_0    |                              |                1 |              8 |
|  CLK_IBUF_BUFG | IO_SSEGD[3]_i_1_n_0 | IO_SSEG[5]_i_1_n_0           |                1 |             10 |
|  CLK_IBUF_BUFG | minutes[5]_i_2_n_0  | minutes[5]_i_1_n_0           |                2 |             10 |
|  CLK_IBUF_BUFG | seconds[5]_i_1_n_0  |                              |                3 |             12 |
|  CLK_IBUF_BUFG | IO_SSEGD[3]_i_1_n_0 |                              |                3 |             14 |
|  CLK_IBUF_BUFG | alarmSet            |                              |                2 |             20 |
|  CLK_IBUF_BUFG |                     |                              |                8 |             24 |
|  CLK_IBUF_BUFG |                     | IO_SSEGD[3]_i_1_n_0          |                5 |             36 |
|  CLK_IBUF_BUFG |                     | decimal                      |                7 |             50 |
|  CLK_IBUF_BUFG |                     | secondsIncrement[26]_i_1_n_0 |                7 |             52 |
+----------------+---------------------+------------------------------+------------------+----------------+


