/**************************************************************************************************
 *
 * Copyright (c) 2019-2024 Axera Semiconductor Co., Ltd. All Rights Reserved.
 *
 * This source file is the property of Axera Semiconductor Co., Ltd. and
 * may not be copied or distributed in any isomorphic form without the prior
 * written consent of Axera Semiconductor Co., Ltd.
 *
 **************************************************************************************************/

#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/platform_device.h>

#include "pinctrl-axera.h"
/*g3 0x4250200    g4 offset= 0x200   g5 offset= 0x400  g6 offset= 0x600*/
/*g3 0x4250200    g7 offset= 0x800   g8 offset= 0xA00  g9 offset= 0xC00*/
/*g3 0x4250200    g10 offset= 0xE00   dphyrx0 offset= 0x1000  dphyrx1 offset= 0x1200  dphyrx2 offset= 0x1400
dphyrx3 offset= 0x1600 sd offset= 0x1800  sdio offset= 0x1A00  emmc offset= 0x1C00 */
/* record pin base offset */
enum ax650a_pin_base_offset {
	/* GROUP3 PINS*/
	PTEST_OFFSET = 0xc,
	BOND0_OFFSET = 0x18,
	BOND1_OFFSET = 0x24,
	BOND2_OFFSET = 0x30,
	TMS_OFFSET = 0x3c,
	TCK_OFFSET = 0x48,
	DVS_PWM0_OFFSET = 0x54,
	DVS_PWM1_OFFSET = 0x60,
	SYS_RSTN_IN_OFFSET = 0x6c,
	SYS_RST_OUT_OFFSET = 0x78,
	MCLK0_OFFSET = 0x84,
	MCLK1_OFFSET = 0x90,
	/* GROUP4 PINS*/
	EPHY0_CLK_OFFSET = 0x20c,
	EPHY0_RSTN_OFFSET = 0x218,
	RGMII0_MDCK_OFFSET = 0x224,
	RGMII0_MDIO_OFFSET = 0x230,
	RGMII0_RXCLK_OFFSET = 0x23c,
	RGMII0_RXDV_OFFSET = 0x248,
	RGMII0_RXD0_OFFSET = 0x254,
	RGMII0_RXD1_OFFSET = 0x260,
	RGMII0_RXD2_OFFSET = 0x26c,
	RGMII0_RXD3_OFFSET = 0x278,
	RGMII0_TXCLK_OFFSET = 0x284,
	RGMII0_TXEN_OFFSET = 0x290,
	RGMII0_TXD0_OFFSET = 0x29c,
	RGMII0_TXD1_OFFSET = 0x2a8,
	RGMII0_TXD2_OFFSET = 0x2b4,
	RGMII0_TXD3_OFFSET = 0x2c0,
	SPI_M1_CLK_OFFSET = 0x2cc,
	SPI_M1_MOSI_OFFSET = 0x2d8,
	SPI_M1_MISO_OFFSET = 0x2e4,
	SPI_M1_CS0_OFFSET = 0x2f0,
	GPIO4_A0_OFFSET = 0x2fc,
	GPIO4_A1_OFFSET = 0x308,
	GPIO4_A2_OFFSET = 0x314,
	GPIO4_A3_OFFSET = 0x320,
	/* GROUP5 PINS*/
	GPIO4_A4_OFFSET = 0x40c,
	GPIO4_A5_OFFSET = 0x418,
	GPIO4_A6_OFFSET = 0x424,
	GPIO4_A7_OFFSET = 0x430,
	GPIO4_A19_OFFSET = 0x43c,
	GPIO4_A20_OFFSET = 0x448,
	/* GROUP6 PINS*/
	UART0_TXD_OFFSET = 0x60c,
	UART0_RXD_OFFSET = 0x618,
	UART1_TXD_OFFSET = 0x624,
	UART1_RXD_OFFSET = 0x630,
	UART2_TXD_OFFSET = 0x63c,
	UART2_RXD_OFFSET = 0x648,
	PCIE0_CKOP_OFFSET = 0x654,
	PCIE0_CKOM_OFFSET = 0x660,
	/* GROUP7 PINS*/
	DSP_TCK_OFFSET = 0x80c,
	DSP_TMS_OFFSET = 0x818,
	DSP_TDI_OFFSET = 0x824,
	DSP_TDO_OFFSET = 0x830,
	DSP_TRST_OFFSET = 0x83c,
	GPIO4_A8_OFFSET = 0x848,
	GPIO4_A9_OFFSET = 0x854,
	GPIO4_A10_OFFSET = 0x860,
	GPIO4_A11_OFFSET = 0x86c,
	GPIO4_A12_OFFSET = 0x878,
	GPIO4_A13_OFFSET = 0x884,
	GPIO4_A14_OFFSET = 0x890,
	/* GROUP8 PINS*/
	RGMII1_RXD3_OFFSET = 0xa0c,
	RGMII1_RXD2_OFFSET = 0xa18,
	RGMII1_RXD1_OFFSET = 0xa24,
	RGMII1_RXD0_OFFSET = 0xa30,
	RGMII1_RXDV_OFFSET = 0xa3c,
	RGMII1_RXCLK_OFFSET = 0xa48,
	RGMII1_TXD3_OFFSET = 0xa54,
	RGMII1_TXD2_OFFSET = 0xa60,
	RGMII1_TXD1_OFFSET = 0xa6c,
	RGMII1_TXD0_OFFSET = 0xa78,
	RGMII1_TXEN_OFFSET = 0xa84,
	RGMII1_TXCLK_OFFSET = 0xa90,
	RGMII1_MDIO_OFFSET = 0xa9c,
	RGMII1_MDCK_OFFSET = 0xaa8,
	EPHY1_RSTN_OFFSET = 0xab4,
	EPHY1_CLK_OFFSET = 0xac0,
	/* GROUP9 PINS*/
	SPI_M4_CLK_OFFSET = 0xc18,
	SPI_M4_CS0_OFFSET = 0xc24,
	SPI_M4_CS1_OFFSET = 0xc30,
	SPI_M4_MISO_OFFSET = 0xc3c,
	SPI_M4_MOSI_OFFSET = 0xc48,
/* GROUP10 PINS*/
	I2C1_SCL_OFFSET = 0xe0c,
	I2C1_SDA_OFFSET = 0xe18,
	I2C2_SCL_OFFSET = 0xe24,
	I2C2_SDA_OFFSET = 0xe30,
	I2C3_SCL_OFFSET = 0xe3c,
	I2C3_SDA_OFFSET = 0xe48,
	EMMC_PWR_EN_OFFSET = 0xe54,
	SD_PWR_EN_OFFSET = 0xe60,
/* dphyrx0 PINS*/
	RX1_CKP_C0_OFFSET = 0x100c,
	RX1_CKN_C1_OFFSET = 0x1018,
	RX1_DP0_A0_OFFSET = 0x1024,
	RX1_DN0_B0_OFFSET = 0x1030,
	RX1_DP1_A1_OFFSET = 0x103c,
	RX1_DN1_B1_OFFSET = 0x1048,
	RX0_CKP_C0_OFFSET = 0x1054,
	RX0_CKN_C1_OFFSET = 0x1060,
	RX0_DP0_A0_OFFSET = 0x106c,
	RX0_DN0_B0_OFFSET = 0x1078,
	RX0_DP1_A1_OFFSET = 0x1084,
	RX0_DN1_B1_OFFSET = 0x1090,
/* dphyrx1 PINS*/
	RX3_CKP_C0_OFFSET = 0x120c,
	RX3_CKN_C1_OFFSET = 0x1218,
	RX3_DP0_A0_OFFSET = 0x1224,
	RX3_DN0_B0_OFFSET = 0x1230,
	RX3_DP1_A1_OFFSET = 0x123c,
	RX3_DN1_B1_OFFSET = 0x1248,
	RX2_CKP_C0_OFFSET = 0x1254,
	RX2_CKN_C1_OFFSET = 0x1260,
	RX2_DP0_A0_OFFSET = 0x126c,
	RX2_DN0_B0_OFFSET = 0x1278,
	RX2_DP1_A1_OFFSET = 0x1284,
	RX2_DN1_B1_OFFSET = 0x1290,
/* dphyrx2 PINS*/
	RX5_CKP_C0_OFFSET = 0x140c,
	RX5_CKN_C1_OFFSET = 0x1418,
	RX5_DP0_A0_OFFSET = 0x1424,
	RX5_DN0_B0_OFFSET = 0x1430,
	RX5_DP1_A1_OFFSET = 0x143c,
	RX5_DN1_B1_OFFSET = 0x1448,
	RX4_CKP_C0_OFFSET = 0x1454,
	RX4_CKN_C1_OFFSET = 0x1460,
	RX4_DP0_A0_OFFSET = 0x146c,
	RX4_DN0_B0_OFFSET = 0x1478,
	RX4_DP1_A1_OFFSET = 0x1484,
	RX4_DN1_B1_OFFSET = 0x1490,
/* dphyrx3 PINS*/
	RX7_CKP_C0_OFFSET = 0x160c,
	RX7_CKN_C1_OFFSET = 0x1618,
	RX7_DP0_A0_OFFSET = 0x1624,
	RX7_DN0_B0_OFFSET = 0x1630,
	RX7_DP1_A1_OFFSET = 0x163c,
	RX7_DN1_B1_OFFSET = 0x1648,
	RX6_CKP_C0_OFFSET = 0x1654,
	RX6_CKN_C1_OFFSET = 0x1660,
	RX6_DP0_A0_OFFSET = 0x166c,
	RX6_DN0_B0_OFFSET = 0x1678,
	RX6_DP1_A1_OFFSET = 0x1684,
	RX6_DN1_B1_OFFSET = 0x1690,
/* sd PINS*/
	SD_CLK_OFFSET = 0x180c,
	SD_CMD_OFFSET = 0x1818,
	SD_DAT0_OFFSET = 0x1824,
	SD_DAT1_OFFSET = 0x1830,
	SD_DAT2_OFFSET = 0x183c,
	SD_DAT3_OFFSET = 0x1848,
/* sdio PINS*/
	SDIO_DAT0_OFFSET = 0x1a0c,
	SDIO_DAT1_OFFSET = 0x1a18,
	SDIO_DAT2_OFFSET = 0x1a24,
	SDIO_DAT3_OFFSET = 0x1a30,
	SDIO_CMD_OFFSET = 0x1a3c,
	SDIO_CLK_OFFSET = 0x1a48,
/* emmc PINS*/
	EMMC_CLK_OFFSET = 0x1c0c,
	EMMC_CMD_OFFSET = 0x1c18,
	EMMC_DAT0_OFFSET = 0x1c24,
	EMMC_DAT1_OFFSET = 0x1c30,
	EMMC_DAT2_OFFSET = 0x1c3c,
	EMMC_DAT3_OFFSET = 0x1c48,
	EMMC_DAT4_OFFSET = 0x1c54,
	EMMC_DAT5_OFFSET = 0x1c60,
	EMMC_DAT6_OFFSET = 0x1c6c,
	EMMC_DAT7_OFFSET = 0x1c78,
	EMMC_DS_OFFSET = 0x1c84,
	EMMC_RESET_N_OFFSET = 0x1c90,
	/**********************************************************RESERVE PINS*************************************************/
	/*GROUP5  RESERVE PINS*/
	GPIO4_A21_OFFSET = 0x454,
	GPIO4_A22_OFFSET = 0x460,
	GPIO4_A23_OFFSET = 0x46c,
	GPIO4_A24_OFFSET = 0x478,
	/*GROUP6 RESERVE PINS*/
	PCIE1_CKOP_OFFSET = 0x66c,
	PCIE1_CKOM_OFFSET = 0x678,
	GPIO4_A25_OFFSET = 0x684,
	GPIO4_A26_OFFSET = 0x690,
	GPIO4_A27_OFFSET = 0x69c,
	GPIO4_A28_OFFSET = 0x6a8,
	GPIO3_A19_OFFSET = 0x6b4,
	/*GROUP9 RESERVE PINS*/
	SENSOR_VS0_OFFSET = 0xc0c,
	GPIO4_A15_OFFSET = 0xc54,
	GPIO4_A16_OFFSET = 0xc60,
	GPIO4_A17_OFFSET = 0xc6c,
	GPIO4_A18_OFFSET = 0xc78,
	/*GROUP10 RESERVE PINS*/
	GPIO4_A29_OFFSET = 0xe6c,
	GPIO4_A30_OFFSET = 0xe78,
	GPIO4_A31_OFFSET = 0xe84,
	GPIO3_A20_OFFSET = 0xe90,
	GPIO3_A21_OFFSET = 0xe9c,
};

enum ax650a_pin {
/* GROUP3 PINS*/
	PTEST = 0,
	BOND0 = 1,
	BOND1 = 2,
	BOND2 = 3,
	TMS = 4,
	TCK = 5,
	DVS_PWM0 = 6,
	DVS_PWM1 = 7,
	SYS_RSTN_IN = 8,
	SYS_RST_OUT = 9,
	MCLK0 = 10,
	MCLK1 = 11,
/* GROUP4 PINS*/
	EPHY0_CLK = 12,
	EPHY0_RSTN = 13,
	RGMII0_MDCK = 14,
	RGMII0_MDIO = 15,
	RGMII0_RXCLK = 16,
	RGMII0_RXDV = 17,
	RGMII0_RXD0 = 18,
	RGMII0_RXD1 = 19,
	RGMII0_RXD2 = 20,
	RGMII0_RXD3 = 21,
	RGMII0_TXCLK = 22,
	RGMII0_TXEN = 23,
	RGMII0_TXD0 = 24,
	RGMII0_TXD1 = 25,
	RGMII0_TXD2 = 26,
	RGMII0_TXD3 = 27,
	SPI_M1_CLK = 28,
	SPI_M1_MOSI = 29,
	SPI_M1_MISO = 30,
	SPI_M1_CS0 = 31,
	GPIO4_A0 = 32,
	GPIO4_A1 = 33,
	GPIO4_A2 = 34,
	GPIO4_A3 = 35,
/* GROUP5 PINS*/
	GPIO4_A4 = 36,
	GPIO4_A5 = 37,
	GPIO4_A6 = 38,
	GPIO4_A7 = 39,
	GPIO4_A19 = 40,
	GPIO4_A20 = 41,
/* GROUP6 PINS*/
	UART0_TXD = 42,
	UART0_RXD = 43,
	UART1_TXD = 44,
	UART1_RXD = 45,
	UART2_TXD = 46,
	UART2_RXD = 47,
	PCIE0_CKOP = 48,
	PCIE0_CKOM = 49,
/* GROUP7 PINS*/
	DSP_TCK = 50,
	DSP_TMS = 51,
	DSP_TDI = 52,
	DSP_TDO = 53,
	DSP_TRST = 54,
	GPIO4_A8 = 55,
	GPIO4_A9 = 56,
	GPIO4_A10 = 57,
	GPIO4_A11 = 58,
	GPIO4_A12 = 59,
	GPIO4_A13 = 60,
	GPIO4_A14 = 61,
/* GROUP8 PINS*/
	RGMII1_RXD3 = 62,
	RGMII1_RXD2 = 63,
	RGMII1_RXD1 = 64,
	RGMII1_RXD0 = 65,
	RGMII1_RXDV = 66,
	RGMII1_RXCLK = 67,
	RGMII1_TXD3 = 68,
	RGMII1_TXD2 = 69,
	RGMII1_TXD1 = 70,
	RGMII1_TXD0 = 71,
	RGMII1_TXEN = 72,
	RGMII1_TXCLK = 73,
	RGMII1_MDIO = 74,
	RGMII1_MDCK = 75,
	EPHY1_RSTN = 76,
	EPHY1_CLK = 77,
/* GROUP9 PINS*/
	SPI_M4_CLK = 78,
	SPI_M4_CS0 = 79,
	SPI_M4_CS1 = 80,
	SPI_M4_MISO = 81,
	SPI_M4_MOSI = 82,
/* GROUP10 PINS*/
	I2C1_SCL = 83,
	I2C1_SDA = 84,
	I2C2_SCL = 85,
	I2C2_SDA = 86,
	I2C3_SCL = 87,
	I2C3_SDA = 88,
	EMMC_PWR_EN = 89,
	SD_PWR_EN = 90,
/* dphyrx0 PINS*/
	RX1_CKP_C0 = 91,
	RX1_CKN_C1 = 92,
	RX1_DP0_A0 = 93,
	RX1_DN0_B0 = 94,
	RX1_DP1_A1 = 95,
	RX1_DN1_B1 = 96,
	RX0_CKP_C0 = 97,
	RX0_CKN_C1 = 98,
	RX0_DP0_A0 = 99,
	RX0_DN0_B0 = 100,
	RX0_DP1_A1 = 101,
	RX0_DN1_B1 = 102,
/* dphyrx1 PINS*/
	RX3_CKP_C0 = 103,
	RX3_CKN_C1 = 104,
	RX3_DP0_A0 = 105,
	RX3_DN0_B0 = 106,
	RX3_DP1_A1 = 107,
	RX3_DN1_B1 = 108,
	RX2_CKP_C0 = 109,
	RX2_CKN_C1 = 110,
	RX2_DP0_A0 = 111,
	RX2_DN0_B0 = 112,
	RX2_DP1_A1 = 113,
	RX2_DN1_B1 = 114,
/* dphyrx2 PINS*/
	RX5_CKP_C0 = 115,
	RX5_CKN_C1 = 116,
	RX5_DP0_A0 = 117,
	RX5_DN0_B0 = 118,
	RX5_DP1_A1 = 119,
	RX5_DN1_B1 = 120,
	RX4_CKP_C0 = 121,
	RX4_CKN_C1 = 122,
	RX4_DP0_A0 = 123,
	RX4_DN0_B0 = 124,
	RX4_DP1_A1 = 125,
	RX4_DN1_B1 = 126,
/* dphyrx3 PINS*/
	RX7_CKP_C0 = 127,
	RX7_CKN_C1 = 128,
	RX7_DP0_A0 = 129,
	RX7_DN0_B0 = 130,
	RX7_DP1_A1 = 131,
	RX7_DN1_B1 = 132,
	RX6_CKP_C0 = 133,
	RX6_CKN_C1 = 134,
	RX6_DP0_A0 = 135,
	RX6_DN0_B0 = 136,
	RX6_DP1_A1 = 137,
	RX6_DN1_B1 = 138,
/* sd PINS*/
	SD_CLK = 139,
	SD_CMD = 140,
	SD_DAT0 = 141,
	SD_DAT1 = 142,
	SD_DAT2 = 143,
	SD_DAT3 = 144,
/* sdio PINS*/
	SDIO_DAT0 = 145,
	SDIO_DAT1 = 146,
	SDIO_DAT2 = 147,
	SDIO_DAT3 = 148,
	SDIO_CMD = 149,
	SDIO_CLK = 150,
/* emmc PINS*/
	EMMC_CLK = 151,
	EMMC_CMD = 152,
	EMMC_DAT0 = 153,
	EMMC_DAT1 = 154,
	EMMC_DAT2 = 155,
	EMMC_DAT3 = 156,
	EMMC_DAT4 = 157,
	EMMC_DAT5 = 158,
	EMMC_DAT6 = 159,
	EMMC_DAT7 = 160,
	EMMC_DS = 161,
	EMMC_RESET_N = 162,
	/**********************************************************RESERVE PINS*************************************************/
	/*GROUP5  RESERVE PINS*/
	GPIO4_A21 = 163,
	GPIO4_A22 = 164,
	GPIO4_A23 = 165,
	GPIO4_A24 = 166,
	/*GROUP6 RESERVE PINS*/
	PCIE1_CKOP = 167,
	PCIE1_CKOM = 168,
	GPIO4_A25 = 169,
	GPIO4_A26 = 170,
	GPIO4_A27 = 171,
	GPIO4_A28 = 172,
	GPIO3_A19 = 173,
	/*GROUP9 RESERVE PINS*/
	SENSOR_VS0 = 174,
	GPIO4_A15 = 175,
	GPIO4_A16 = 176,
	GPIO4_A17 = 177,
	GPIO4_A18 = 178,
	/*GROUP10 RESERVE PINS*/
	GPIO4_A29 = 179,
	GPIO4_A30 = 180,
	GPIO4_A31 = 181,
	GPIO3_A20 = 182,
	GPIO3_A21 = 183,
};

static const struct pinctrl_pin_desc ax650_pins[] = {
	/* *********************GROUP3***********************/
	AX_PINCTRL_PIN(PTEST, PTEST_OFFSET, 1,
		AX_PINCTRL_MUX(0x0, "ptest")),		/* ptest */
	AX_PINCTRL_PIN(BOND0, BOND0_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "bond0"),		/* bond0 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A15")),	/* GPIO3_A15 */
	AX_PINCTRL_PIN(BOND1, BOND1_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "bond1"),		/* bond1 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A16"),	/* GPIO3_A16 */
		AX_PINCTRL_MUX(0x1, "SENSOR_HS1")),	/* SENSOR_HS1 */
	AX_PINCTRL_PIN(BOND2, BOND2_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "bond2"),		/* bond2 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A17"),	/* GPIO3_A17 */
		AX_PINCTRL_MUX(0x1, "SENSOR_VS1")),	/* SENSOR_VS1 */
	AX_PINCTRL_PIN(TMS, TMS_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "tms"),		/* tms */
		AX_PINCTRL_MUX(0x1, "MCLK2"),	/* MCLK2 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS0"),	/* DEBUG_BUS0 */
		AX_PINCTRL_MUX(0x5, "DB_GPIO0"),	/* DB_GPIO0 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A0")),	/* GPIO0_A0 */
	AX_PINCTRL_PIN(TCK, TCK_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "tck"),		/* tck */
		AX_PINCTRL_MUX(0x1, "MCLK3"),	/* MCLK3 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS1"),	/* DEBUG_BUS1 */
		AX_PINCTRL_MUX(0x5, "DB_GPIO1"),	/* DB_GPIO1 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A1")),	/* GPIO0_A1 */
	AX_PINCTRL_PIN(DVS_PWM0, DVS_PWM0_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dvs_pwm0"),		/* dvs_pwm0 */
		AX_PINCTRL_MUX(0x1, "PWM01"),	/* PWM01 */
		AX_PINCTRL_MUX(0x2, "I2C4_SCL"),	/* I2C4_SCL */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS2"),	/* DEBUG_BUS2 */
		AX_PINCTRL_MUX(0x5, "DB_GPIO2"),	/* DB_GPIO2 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A2")),	/* GPIO0_A2 */
	AX_PINCTRL_PIN(DVS_PWM1, DVS_PWM1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "dvs_pwm1"),		/* dvs_pwm1 */
		AX_PINCTRL_MUX(0x1, "PWM02"),	/* PWM02 */
		AX_PINCTRL_MUX(0x2, "I2C4_SDA"),	/* I2C4_SDA */
		AX_PINCTRL_MUX(0x5, "DB_GPIO3"),	/* DB_GPIO3 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A3")),	/* GPIO0_A3 */
	AX_PINCTRL_PIN(SYS_RSTN_IN, SYS_RSTN_IN_OFFSET, 1,
		AX_PINCTRL_MUX(0x0, "sys_rstn_in")),	/* sys_rstn_in */
	AX_PINCTRL_PIN(SYS_RST_OUT, SYS_RST_OUT_OFFSET, 3,
		AX_PINCTRL_MUX(0x1, "CHIP_RSTN"),		/* CHIP_RSTN */
		AX_PINCTRL_MUX(0x0, "ABORT_TO_PAD"),	/* ABORT_TO_PAD */
		AX_PINCTRL_MUX(0x6, "GPIO3_A18")),	/* GPIO3_A18 */
	AX_PINCTRL_PIN(MCLK0, MCLK0_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "mclk0"),		/* mclk0 */
		AX_PINCTRL_MUX(0x1, "I2C0_SCL"),	/* I2C0_SCL */
		AX_PINCTRL_MUX(0x6, "GPIO2_A21")),	/* GPIO2_A21 */
	AX_PINCTRL_PIN(MCLK1, MCLK1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "mclk1"),		/* mclk1 */
		AX_PINCTRL_MUX(0x3, "PWM26"),	/* PWM26 */
		AX_PINCTRL_MUX(0x1, "I2C0_SDA"),	/* I2C0_SDA */
		AX_PINCTRL_MUX(0x2, "SENSOR_HS0"),	/* SENSOR_HS0 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A22")),	/* GPIO2_A22 */
	/* *********************GROUP4***********************/
	AX_PINCTRL_PIN(EPHY0_CLK, EPHY0_CLK_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "ephy0_clk"),		/* ephy0_clk */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA15"),	/* BT_DPI0_DATA15 */
		AX_PINCTRL_MUX(0x2, "I2C_HS0_SCL"),	/* I2C_HS0_SCL */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS3"),	/* DEBUG_BUS3 */
		AX_PINCTRL_MUX(0x5, "DB_GPIO6"),	/* DB_GPIO6 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A6"),	/* GPIO0_A6 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST0")),	/* ANALOG_TEST0 */
	AX_PINCTRL_PIN(EPHY0_RSTN, EPHY0_RSTN_OFFSET, 6,
		AX_PINCTRL_MUX(0x6, "GPIO0_A7"),	/* GPIO0_A7 */
		AX_PINCTRL_MUX(0x0, "ephy0_rstn"),		/* ephy0_rstn */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA14"),	/* BT_DPI0_DATA14 */
		AX_PINCTRL_MUX(0x2, "I2C_HS0_SDA"),	/* I2C_HS0_SDA */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST1"),	/* ANALOG_TEST1 */
		AX_PINCTRL_MUX(0x5, "DB_GPIO7")),	/* DB_GPIO7 */
	AX_PINCTRL_PIN(RGMII0_MDCK, RGMII0_MDCK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_mdck"),	/* rgmii0_mdck */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST2"),		/* ANALOG_TEST2 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA13"),	/* BT_DPI0_DATA13 */
		AX_PINCTRL_MUX(0x2, "I2C_HS1_SCL"),	/* I2C_HS1_SCL */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS4"),	/* DEBUG_BUS4 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A8")),	/* GPIO0_A8 */
	AX_PINCTRL_PIN(RGMII0_MDIO, RGMII0_MDIO_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_mdio"),	/* rgmii0_mdio */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST3"),		/* ANALOG_TEST3 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA12"),	/* BT_DPI0_DATA12 */
		AX_PINCTRL_MUX(0x2, "I2C_HS1_SDA"),	/* I2C_HS1_SDA */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS5"),	/* DEBUG_BUS5 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A9")),	/* GPIO0_A9 */
	AX_PINCTRL_PIN(RGMII0_RXCLK, RGMII0_RXCLK_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxclk"),	/* rgmii0_rxclk */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST10"),		/* ANALOG_TEST10 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA5"),	/* BT_DPI0_DATA5 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A16")),	/* GPIO0_A16 */
	AX_PINCTRL_PIN(RGMII0_RXDV, RGMII0_RXDV_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxdv"),	/* rgmii0_rxdv */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST11"),		/* ANALOG_TEST11 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA4"),	/* BT_DPI0_DATA4 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A17")),	/* GPIO0_A17 */
	AX_PINCTRL_PIN(RGMII0_RXD0, RGMII0_RXD0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxd0"),	/* rgmii0_rxd0 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST12"),		/* ANALOG_TEST12 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA3"),	/* BT_DPI0_DATA3 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS6"),	/* DEBUG_BUS6 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A18")),	/* GPIO0_A18 */
	AX_PINCTRL_PIN(RGMII0_RXD1, RGMII0_RXD1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxd1"),	/* rgmii0_rxd1 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST13"),		/* ANALOG_TEST13 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA2"),	/* BT_DPI0_DATA2 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS7"),	/* DEBUG_BUS7 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A19")),	/* GPIO0_A19 */
	AX_PINCTRL_PIN(RGMII0_RXD2, RGMII0_RXD2_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxd2"),	/* rgmii0_rxd2 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST14"),		/* ANALOG_TEST14 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA1"),	/* BT_DPI0_DATA1 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS8"),	/* DEBUG_BUS8 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A20")),	/* GPIO0_A20 */
	AX_PINCTRL_PIN(RGMII0_RXD3, RGMII0_RXD3_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii0_rxd3"),	/* rgmii0_rxd3 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST15"),		/* ANALOG_TEST15 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA0"),	/* BT_DPI0_DATA0 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS9"),	/* DEBUG_BUS9 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A21")),	/* GPIO0_A21 */
	AX_PINCTRL_PIN(RGMII0_TXCLK, RGMII0_TXCLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_txclk"),	/* rgmii0_txclk */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_PCLK"),	/* BT_DPI0_PCLK */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST4"),		/* ANALOG_TEST4 */
		AX_PINCTRL_MUX(0x2, "I2C_HS2_SCL"),	/* I2C_HS2_SCL */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS10"),	/* DEBUG_BUS10 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A10")),	/* GPIO0_A10 */
	AX_PINCTRL_PIN(RGMII0_TXEN, RGMII0_TXEN_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_txen"),	/* rgmii0_txen */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_VS"),	/* BT_DPI0_VS */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST5"),		/* ANALOG_TEST5 */
		AX_PINCTRL_MUX(0x2, "I2C_HS2_SDA"),	/* I2C_HS2_SDA */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS11"),	/* DEBUG_BUS11 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A11")),	/* GPIO0_A11 */
	AX_PINCTRL_PIN(RGMII0_TXD0, RGMII0_TXD0_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_txd0"),	/* rgmii0_txd0 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_HS"),	/* BT_DPI0_HS */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST6"),		/* ANALOG_TEST6 */
		AX_PINCTRL_MUX(0x2, "I2C3_SCL_M"),	/* I2C3_SCL_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS12"),	/* DEBUG_BUS12 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A12")),	/* GPIO0_A12 */
	AX_PINCTRL_PIN(RGMII0_TXD1, RGMII0_TXD1_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_txd1"),	/* rgmii0_txd1 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DE"),	/* BT_DPI0_DE */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST7"),		/* ANALOG_TEST7 */
		AX_PINCTRL_MUX(0x2, "I2C3_SDA_M"),	/* I2C3_SDA_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS13"),	/* DEBUG_BUS13 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A13")),	/* GPIO0_A13 */
	AX_PINCTRL_PIN(RGMII0_TXD2, RGMII0_TXD2_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii0_txd2"),	/* rgmii0_txd2 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA7"),	/* BT_DPI0_DATA7 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST8"),		/* ANALOG_TEST8 */
		AX_PINCTRL_MUX(0x2, "MCLK10"),	/* MCLK10 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS14"),	/* DEBUG_BUS14 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A14")),	/* GPIO0_A14 */
	AX_PINCTRL_PIN(RGMII0_TXD3, RGMII0_TXD3_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii0_txd3"),	/* rgmii0_txd3 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA6"),	/* BT_DPI0_DATA6 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST9"),		/* ANALOG_TEST9 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS15"),	/* DEBUG_BUS15 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A15")),	/* GPIO0_A15 */
	AX_PINCTRL_PIN(SPI_M1_CLK, SPI_M1_CLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "spi_m1_clk"),	/* spi_m1_clk */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA19"),	/* BT_DPI0_DATA19 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST16"),		/* ANALOG_TEST16 */
		AX_PINCTRL_MUX(0x4, "IIS1_MCLK"),	/* IIS1_MCLK */
		AX_PINCTRL_MUX(0x5, "SATA3_ACT_LED"),	/* SATA3_ACT_LED */
		AX_PINCTRL_MUX(0x6, "GPIO0_A22")),	/* GPIO0_A22 */
	AX_PINCTRL_PIN(SPI_M1_MOSI, SPI_M1_MOSI_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "spi_m1_mosi"),	/* spi_m1_mosi */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA18"),	/* BT_DPI0_DATA18 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST17"),		/* ANALOG_TEST17 */
		AX_PINCTRL_MUX(0x4, "IIS1_LRCK"),	/* IIS1_LRCK */
		AX_PINCTRL_MUX(0x3, "PCIE1_CLKREQ_N"),	/* PCIE1_CLKREQ_N */
		AX_PINCTRL_MUX(0x6, "GPIO0_A23")),	/* GPIO0_A23 */
	AX_PINCTRL_PIN(SPI_M1_MISO, SPI_M1_MISO_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "spi_m1_miso"),	/* spi_m1_miso */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA17"),	/* BT_DPI0_DATA17 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST18"),		/* ANALOG_TEST18 */
		AX_PINCTRL_MUX(0x4, "IIS1_SCLK"),	/* IIS1_SCLK */
		AX_PINCTRL_MUX(0x3, "PCIE1_PEWAKE_N"),	/* PCIE1_PEWAKE_N */
		AX_PINCTRL_MUX(0x6, "GPIO0_A24")),	/* GPIO0_A24 */
	AX_PINCTRL_PIN(SPI_M1_CS0, SPI_M1_CS0_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "spi_m1_cs0"),	/* spi_m1_cs0 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA16"),	/* BT_DPI0_DATA16 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST19"),		/* ANALOG_TEST19 */
		AX_PINCTRL_MUX(0x4, "IIS1_DOUT"),	/* IIS1_DOUT */
		AX_PINCTRL_MUX(0x5, "SATA2_ACT_LED"),	/* SATA2_ACT_LED */
		AX_PINCTRL_MUX(0x3, "HDMI1_CEC"),	/* HDMI1_CEC */
		AX_PINCTRL_MUX(0x6, "GPIO0_A25")),	/* GPIO0_A25 */
	AX_PINCTRL_PIN(GPIO4_A0, GPIO4_A0_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "gpio4_a0"),	/* gpio4_a0 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA11"),	/* BT_DPI0_DATA11 */
		AX_PINCTRL_MUX(0x2, "SPI_M1_CS1"),		/* SPI_M1_CS1 */
		AX_PINCTRL_MUX(0x4, "IIS1_DIN0"),	/* IIS1_DIN0 */
		AX_PINCTRL_MUX(0x5, "SATA1_ACT_LED"),	/* SATA1_ACT_LED */
		AX_PINCTRL_MUX(0x3, "PCIE0_CLKREQ_N"),	/* PCIE0_CLKREQ_N */
		AX_PINCTRL_MUX(0x6, "CLK_AUX0")),	/* CLK_AUX0 */
	AX_PINCTRL_PIN(GPIO4_A1, GPIO4_A1_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "gpio4_a1"),	/* gpio4_a1 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA10"),	/* BT_DPI0_DATA10 */
		AX_PINCTRL_MUX(0x2, "SPI_M1_CS2"),		/* SPI_M1_CS2 */
		AX_PINCTRL_MUX(0x4, "IIS1_DIN1"),	/* IIS1_DIN1 */
		AX_PINCTRL_MUX(0x5, "SATA0_ACT_LED"),	/* SATA0_ACT_LED */
		AX_PINCTRL_MUX(0x3, "PCIE0_PEWAKE_N"),	/* PCIE0_PEWAKE_N */
		AX_PINCTRL_MUX(0x6, "CLK_AUX1")),	/* CLK_AUX1 */
	AX_PINCTRL_PIN(GPIO4_A2, GPIO4_A2_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a2"),	/* gpio4_a2 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA9"),	/* BT_DPI0_DATA9 */
		AX_PINCTRL_MUX(0x2, "SPI_M1_CS3"),		/* SPI_M1_CS3 */
		AX_PINCTRL_MUX(0x3, "HDMI0_SDA"),	/* HDMI0_SDA */
		AX_PINCTRL_MUX(0x6, "CLK_AUX2")),	/* CLK_AUX2 */
	AX_PINCTRL_PIN(GPIO4_A3, GPIO4_A3_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "gpio4_a3"),	/* gpio4_a3 */
		AX_PINCTRL_MUX(0x1, "BT_DPI0_DATA8"),	/* BT_DPI0_DATA8 */
		AX_PINCTRL_MUX(0x3, "HDMI0_SCL"),	/* HDMI0_SCL */
		AX_PINCTRL_MUX(0x6, "CLK_AUX3")),	/* CLK_AUX3 */
	/* *********************GROUP5***********************/
	AX_PINCTRL_PIN(GPIO4_A4, GPIO4_A4_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a4"),	/* gpio4_a4 */
		AX_PINCTRL_MUX(0x1, "TIMESTAMP_LOCK_I0"),	/* TIMESTAMP_LOCK_I0 */
		AX_PINCTRL_MUX(0x4, "UART6_TXD"),		/* UART6_TXD */
		AX_PINCTRL_MUX(0x3, "HDMI1_SDA"),	/* HDMI1_SDA */
		AX_PINCTRL_MUX(0x6, "CLK_AUX4")),	/* CLK_AUX4 */
	AX_PINCTRL_PIN(GPIO4_A5, GPIO4_A5_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a5"),	/* gpio4_a5 */
		AX_PINCTRL_MUX(0x1, "TIMESTAMP_LOCK_I1"),	/* TIMESTAMP_LOCK_I1 */
		AX_PINCTRL_MUX(0x4, "UART6_RXD"),		/* UART6_RXD */
		AX_PINCTRL_MUX(0x3, "HDMI1_SCL"),	/* HDMI1_SCL */
		AX_PINCTRL_MUX(0x6, "CLK_AUX5")),	/* CLK_AUX5 */
	AX_PINCTRL_PIN(GPIO4_A6, GPIO4_A6_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "gpio4_a6"),	/* gpio4_a6 */
		AX_PINCTRL_MUX(0x1, "TIMESTAMP_LOCK_O0"),	/* TIMESTAMP_LOCK_O0 */
		AX_PINCTRL_MUX(0x4, "UART6_CTSN"),		/* UART6_CTSN */
		AX_PINCTRL_MUX(0x3, "HDMI0_CEC"),	/* HDMI0_CEC */
		AX_PINCTRL_MUX(0x5, "UART5_TXD"),	/* UART5_TXD */
		AX_PINCTRL_MUX(0x6, "CLK_AUX0")),	/* CLK_AUX0 */
	AX_PINCTRL_PIN(GPIO4_A7, GPIO4_A7_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "gpio4_a7"),	/* gpio4_7 */
		AX_PINCTRL_MUX(0x1, "TIMESTAMP_LOCK_O1"),	/* TIMESTAMP_LOCK_O1 */
		AX_PINCTRL_MUX(0x4, "UART6_RTSN"),		/* UART6_RTSN */
		AX_PINCTRL_MUX(0x3, "MCLK11"),	/* MCLK11 */
		AX_PINCTRL_MUX(0x5, "UART5_RXD"),	/* UART5_RXD */
		AX_PINCTRL_MUX(0x6, "CLK_AUX1")),	/* CLK_AUX1 */
	AX_PINCTRL_PIN(GPIO4_A19, GPIO4_A19_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "gpio4_a19"),	/* gpio4_19 */
		AX_PINCTRL_MUX(0x1, "I2C0_SCL_M"),	/* I2C0_SCL_M */
		AX_PINCTRL_MUX(0x5, "UART5_CTSN"),	/* UART5_CTSN */
		AX_PINCTRL_MUX(0x6, "CLK_AUX2")),	/* CLK_AUX2 */
	AX_PINCTRL_PIN(GPIO4_A20, GPIO4_A20_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "gpio4_a20"),	/* gpio4_20 */
		AX_PINCTRL_MUX(0x1, "I2C0_SDA_M"),	/* I2C0_SDA_M */
		AX_PINCTRL_MUX(0x5, "UART5_RTSN"),	/* UART5_RTSN */
		AX_PINCTRL_MUX(0x6, "CLK_AUX3")),	/* CLK_AUX3 */
	/* *********************GROUP6***********************/
	AX_PINCTRL_PIN(UART0_TXD, UART0_TXD_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "uart0_txd"),	/* uart0_txd */
		AX_PINCTRL_MUX(0x1, "CPU_GPIO_VOLT0"),	/* CPU_GPIO_VOLT0 */
		AX_PINCTRL_MUX(0x2, "PWM31"),	/* PWM31 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A26"),	/* GPIO0_A26 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST20")),	/* ANALOG_TEST20 */
	AX_PINCTRL_PIN(UART0_RXD, UART0_RXD_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "uart0_rxd"),	/* uart0_rxd */
		AX_PINCTRL_MUX(0x1, "CPU_GPIO_VOLT1"),	/* CPU_GPIO_VOLT1 */
		AX_PINCTRL_MUX(0x2, "PWM32"),	/* PWM32 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A27"),	/* GPIO0_A27 */
		AX_PINCTRL_MUX(0x7, "ANALOG_TEST21")),	/* ANALOG_TEST21 */
	AX_PINCTRL_PIN(UART1_TXD, UART1_TXD_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "uart1_txd"),	/* uart1_txd */
		AX_PINCTRL_MUX(0x1, "DSU_GPIO_VOLT0"),	/* DSU_GPIO_VOLT0 */
		AX_PINCTRL_MUX(0x2, "PWM33"),	/* PWM33 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A28"),	/* GPIO0_A28 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_CLK")),	/* SPI2AHB_CLK */
	AX_PINCTRL_PIN(UART1_RXD, UART1_RXD_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "uart1_rxd"),	/* uart1_rxd */
		AX_PINCTRL_MUX(0x1, "DSU_GPIO_VOLT1"),	/* DSU_GPIO_VOLT1 */
		AX_PINCTRL_MUX(0x2, "PWM34"),	/* PWM34 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A29"),	/* GPIO0_A29 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_CS")),	/* SPI2AHB_CS */
	AX_PINCTRL_PIN(UART2_TXD, UART2_TXD_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "uart2_txd"),	/* uart2_txd */
		AX_PINCTRL_MUX(0x2, "PWM35"),	/* PWM35 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A30"),	/* GPIO0_A30 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_DATA0")),	/* SPI2AHB_DATA0 */
	AX_PINCTRL_PIN(UART2_RXD, UART2_RXD_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "uart2_rxd"),	/* uart2_rxd */
		AX_PINCTRL_MUX(0x2, "PWM36"),	/* PWM36 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A31"),	/* GPIO0_A31 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_DATA1")),	/* SPI2AHB_DATA1 */
	AX_PINCTRL_PIN(PCIE0_CKOP, PCIE0_CKOP_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "pcie0_ckop"),	/* pcie0_ckop */
		AX_PINCTRL_MUX(0x1, "UART0_CTSN"),	/* UART0_CTSN */
		AX_PINCTRL_MUX(0x2, "PWM37"),		/* PWM37 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_DATA2"),	/* SPI2AHB_DATA2 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A0"),	/* SEC_GPIO_A0 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A0")),	/* GPIO1_A0 */
	AX_PINCTRL_PIN(PCIE0_CKOM, PCIE0_CKOM_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "pcie0_ckom"),	/* pcie0_ckom */
		AX_PINCTRL_MUX(0x1, "UART0_RTSN"),	/* UART0_RTSN */
		AX_PINCTRL_MUX(0x2, "PWM38"),		/* PWM38 */
		AX_PINCTRL_MUX(0x7, "SPI2AHB_DATA3"),	/* SPI2AHB_DATA3 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A1"),	/* SEC_GPIO_A1 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A1")),	/* GPIO1_A1 */
	/* *********************GROUP7***********************/
	AX_PINCTRL_PIN(DSP_TCK, DSP_TCK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dsp_tck"),	/* dsp_tck */
		AX_PINCTRL_MUX(0x1, "IIS0_MCLK"),	/* IIS0_MCLK */
		AX_PINCTRL_MUX(0x2, "I2C5_SCL"),		/* I2C5_SCL */
		AX_PINCTRL_MUX(0x3, "PWM08"),	/* PWM08 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A26"),	/* SEC_GPIO_A1 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A26")),	/* GPIO1_A26 */
	AX_PINCTRL_PIN(DSP_TMS, DSP_TMS_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dsp_tms"),	/* dsp_tms */
		AX_PINCTRL_MUX(0x1, "IIS0_LRCK"),	/* IIS0_LRCK */
		AX_PINCTRL_MUX(0x2, "I2C5_SDA"),		/* I2C5_SDA */
		AX_PINCTRL_MUX(0x3, "PWM11"),	/* PWM11 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A27"),	/* SEC_GPIO_A27 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A27")),	/* GPIO1_A27 */
	AX_PINCTRL_PIN(DSP_TDI, DSP_TDI_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dsp_tdi"),	/* dsp_tdi */
		AX_PINCTRL_MUX(0x1, "IIS0_SCLK"),	/* IIS0_SCLK */
		AX_PINCTRL_MUX(0x2, "I2C6_SCL"),		/* I2C6_SCL */
		AX_PINCTRL_MUX(0x3, "PWM12"),	/* PWM12 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A28"),	/* SEC_GPIO_A28 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A28")),	/* GPIO1_A28 */
	AX_PINCTRL_PIN(DSP_TDO, DSP_TDO_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dsp_tdo"),	/* dsp_tdo */
		AX_PINCTRL_MUX(0x1, "IIS0_DOUT"),	/* IIS0_DOUT */
		AX_PINCTRL_MUX(0x2, "I2C6_SDA"),		/* I2C6_SDA */
		AX_PINCTRL_MUX(0x3, "PWM13"),	/* PWM13 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A29"),	/* SEC_GPIO_A29 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A29")),	/* GPIO1_A29 */
	AX_PINCTRL_PIN(DSP_TRST, DSP_TRST_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "dsp_trst"),	/* dsp_trst */
		AX_PINCTRL_MUX(0x1, "IIS0_DIN0"),	/* IIS0_DIN0 */
		AX_PINCTRL_MUX(0x2, "I2C7_SCL"),		/* I2C7_SCL */
		AX_PINCTRL_MUX(0x3, "PWM14"),	/* PWM14 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A30"),	/* SEC_GPIO_A30 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A30")),	/* GPIO1_A30 */
	AX_PINCTRL_PIN(GPIO4_A8, GPIO4_A8_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "gpio4_a8"),	/* gpio4_a8 */
		AX_PINCTRL_MUX(0x1, "SD_CARD_DETECT_N"),	/* SD_CARD_DETECT_N */
		AX_PINCTRL_MUX(0x2, "PWM03"),		/* PWM03 */
		AX_PINCTRL_MUX(0x3, "UART2_CTSN")),	/* UART2_CTSN */
	AX_PINCTRL_PIN(GPIO4_A9, GPIO4_A9_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a9"),	/* gpio4_a9 */
		AX_PINCTRL_MUX(0x1, "USB3_PWR_EN0"),	/* USB3_PWR_EN0 */
		AX_PINCTRL_MUX(0x2, "PWM04"),		/* PWM04 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX0"),		/* CLK_AUX0 */
		AX_PINCTRL_MUX(0x3, "UART2_RTSN")),	/* UART2_RTSN */
	AX_PINCTRL_PIN(GPIO4_A10, GPIO4_A10_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "gpio4_a10"),	/* gpio4_a10 */
		AX_PINCTRL_MUX(0x1, "IIS0_DIN1"),	/* IIS0_DIN1 */
		AX_PINCTRL_MUX(0x2, "I2C7_SDA"),	/* I2C7_SDA */
		AX_PINCTRL_MUX(0x6, "CLK_AUX1"),	/* CLK_AUX1 */
		AX_PINCTRL_MUX(0x3, "DVS_PWM0_M"),		/* DVS_PWM0_M */
		AX_PINCTRL_MUX(0x4, "USB2_OVRCUR1")),	/* USB2_OVRCUR1 */
	AX_PINCTRL_PIN(GPIO4_A11, GPIO4_A11_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a11"),	/* gpio4_a11 */
		AX_PINCTRL_MUX(0x1, "USB3_OVRCUR0"),	/* USB3_OVRCUR0 */
		AX_PINCTRL_MUX(0x2, "PWM06"),		/* PWM06 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX2"),		/* CLK_AUX2 */
		AX_PINCTRL_MUX(0x3, "DVS_PWM1_M")),	/* DVS_PWM1_M */
	AX_PINCTRL_PIN(GPIO4_A12, GPIO4_A12_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "gpio4_a12"),	/* gpio4_a12 */
		AX_PINCTRL_MUX(0x1, "TE0"),		/* TE0 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX3"),		/* CLK_AUX3 */
		AX_PINCTRL_MUX(0x2, "PWM07")),	/* PWM07 */
	AX_PINCTRL_PIN(GPIO4_A13, GPIO4_A13_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "gpio4_a13"),	/* gpio4_a13 */
		AX_PINCTRL_MUX(0x1, "PWM05"),	/* PWM05 */
		AX_PINCTRL_MUX(0x2, "TE1"),		/* TE1 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX4"),		/* CLK_AUX4 */
		AX_PINCTRL_MUX(0x3, "USB2_PWR_EN1")),	/* USB2_PWR_EN1 */
	AX_PINCTRL_PIN(GPIO4_A14, GPIO4_A14_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "gpio4_a14"),	/* gpio4_a14 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX5"),		/* CLK_AUX5 */
		AX_PINCTRL_MUX(0x1, "SD_PWR_SW")),	/* SD_PWR_SW */
	/* *********************GROUP8***********************/
	AX_PINCTRL_PIN(RGMII1_RXD3, RGMII1_RXD3_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxd3"),	/* rgmii1_rxd3 */
		AX_PINCTRL_MUX(0x1, "SPI_M3_CS2"),	/* SPI_M3_CS2 */
		AX_PINCTRL_MUX(0x3, "I2C9_SDA_M"),		/* I2C9_SDA_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS31"),	/* DEBUG_BUS31 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A25"),	/* SEC_GPIO_A25 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A25")),	/* GPIO1_A30 */
	AX_PINCTRL_PIN(RGMII1_RXD2, RGMII1_RXD2_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxd2"),	/* rgmii1_rxd2 */
		AX_PINCTRL_MUX(0x1, "SPI_M3_CS1"),	/* SPI_M3_CS1 */
		AX_PINCTRL_MUX(0x3, "I2C9_SCL_M"),		/* I2C9_SCL_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS30"),	/* DEBUG_BUS30 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A24"),	/* SEC_GPIO_A24*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A24")),	/* GPIO1_A24 */
	AX_PINCTRL_PIN(RGMII1_RXD1, RGMII1_RXD1_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxd1"),	/* rgmii1_rxd1 */
		AX_PINCTRL_MUX(0x1, "SPI_M3_CS0"),	/* SPI_M3_CS0 */
		AX_PINCTRL_MUX(0x2, "UART_SEC_RTSN"),		/* UART_SEC_RTSN */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS29"),	/* DEBUG_BUS29 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A23"),	/* SEC_GPIO_A23*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A23")),	/* GPIO1_A23 */
	AX_PINCTRL_PIN(RGMII1_RXD0, RGMII1_RXD0_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxd0"),	/* rgmii1_rxd0 */
		AX_PINCTRL_MUX(0x1, "SPI_M3_MISO"),	/* SPI_M3_MISO */
		AX_PINCTRL_MUX(0x2, "UART_SEC_CTSN"),		/* UART_SEC_CTSN */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS28"),	/* DEBUG_BUS28 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A22"),	/* SEC_GPIO_A22*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A22")),	/* GPIO1_A22 */
	AX_PINCTRL_PIN(RGMII1_RXDV, RGMII1_RXDV_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxdv"),	/* rgmii1_rxdv */
		AX_PINCTRL_MUX(0x1, "SPI_M3_MOSI"),	/* SPI_M3_MOSI */
		AX_PINCTRL_MUX(0x2, "UART_SEC_RXD"),		/* UART_SEC_RXD */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS27"),	/* DEBUG_BUS27 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A21"),	/* SEC_GPIO_A21*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A21")),	/* GPIO1_A21 */
	AX_PINCTRL_PIN(RGMII1_RXCLK, RGMII1_RXCLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_rxclk"),	/* rgmii1_rxclk */
		AX_PINCTRL_MUX(0x1, "SPI_M3_CLK"),	/* SPI_M3_CLK */
		AX_PINCTRL_MUX(0x2, "UART_SEC_TXD"),		/* UART_SEC_TXD */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS26"),	/* DEBUG_BUS26 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A20"),	/* SEC_GPIO_A20*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A20")),	/* GPIO1_A20 */
	AX_PINCTRL_PIN(RGMII1_TXD3, RGMII1_TXD3_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii1_txd3"),	/* rgmii1_txd3 */
		AX_PINCTRL_MUX(0x1, "SPI_M1_CS0_M"),	/* SPI_M1_CS0_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS25"),	/* DEBUG_BUS25 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A19"),	/* SEC_GPIO_A19*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A19")),	/* GPIO1_A19 */
	AX_PINCTRL_PIN(RGMII1_TXD2, RGMII1_TXD2_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "rgmii1_txd2"),	/* rgmii1_txd2 */
		AX_PINCTRL_MUX(0x1, "SPI_M1_CS2_M"),	/* SPI_M1_CS2_M */
		AX_PINCTRL_MUX(0x2, "IIS2_DIN1"),		/* IIS2_DIN1 */
		AX_PINCTRL_MUX(0x3, "MCLK9"),		/* MCLK9 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS24"),	/* DEBUG_BUS24 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A18"),	/* SEC_GPIO_A18*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A18")),	/* GPIO1_A18 */
	AX_PINCTRL_PIN(RGMII1_TXD1, RGMII1_TXD1_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_txd1"),	/* rgmii1_txd1 */
		AX_PINCTRL_MUX(0x1, "SPI_M1_CS1_M"),	/* SPI_M1_CS1_M */
		AX_PINCTRL_MUX(0x2, "IIS2_DIN0"),		/* IIS2_DIN0 */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS23"),	/* DEBUG_BUS23 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A17"),	/* SEC_GPIO_A17*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A17")),	/* GPIO1_A17 */
	AX_PINCTRL_PIN(RGMII1_TXD0, RGMII1_TXD0_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_txd0"),	/* rgmii1_txd0 */
		AX_PINCTRL_MUX(0x1, "SPI_M1_MISO_M"),	/* SPI_M1_MISO_M */
		AX_PINCTRL_MUX(0x3, "I2C8_SDA_M"),		/* I2C8_SDA_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS22"),	/* DEBUG_BUS22 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A16"),	/* SEC_GPIO_A16*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A16")),	/* GPIO1_A16 */
	AX_PINCTRL_PIN(RGMII1_TXEN, RGMII1_TXEN_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_txen"),	/* rgmii1_txen */
		AX_PINCTRL_MUX(0x1, "SPI_M1_MOSI_M"),	/* SPI_M1_MOSI_M */
		AX_PINCTRL_MUX(0x3, "I2C8_SCL_M"),		/* I2C8_SCL_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS21"),	/* DEBUG_BUS21 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A15"),	/* SEC_GPIO_A15*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A15")),	/* GPIO1_A15 */
	AX_PINCTRL_PIN(RGMII1_TXCLK, RGMII1_TXCLK_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rgmii1_txclk"),	/* rgmii1_txclk */
		AX_PINCTRL_MUX(0x1, "SPI_M1_CLK_M"),	/* SPI_M1_CLK_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS20"),	/* DEBUG_BUS20 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A14"),	/* SEC_GPIO_A14*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A14")),	/* GPIO1_A14 */
	AX_PINCTRL_PIN(RGMII1_MDIO, RGMII1_MDIO_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_mdio"),	/* rgmii1_mdio */
		AX_PINCTRL_MUX(0x1, "SPI_M1_CS3_M"),	/* SPI_M1_CS3_M */
		AX_PINCTRL_MUX(0x2, "IIS2_DOUT"),		/* IIS2_DOUT */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS19"),	/* DEBUG_BUS19 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A13"),	/* SEC_GPIO_A13*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A13")),	/* GPIO1_A13 */
	AX_PINCTRL_PIN(RGMII1_MDCK, RGMII1_MDCK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "rgmii1_mdck"),	/* rgmii1_mdck */
		AX_PINCTRL_MUX(0x1, "SPI_M3_CS3"),	/* SPI_M3_CS3 */
		AX_PINCTRL_MUX(0x2, "IIS2_SCLK"),		/* IIS2_SCLK */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS18"),	/* DEBUG_BUS18 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A12"),	/* SEC_GPIO_A12*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A12")),	/* GPIO1_A12 */
	AX_PINCTRL_PIN(EPHY1_RSTN, EPHY1_RSTN_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "ephy1_rstn"),	/* ephy1_rstn */
		AX_PINCTRL_MUX(0x2, "IIS2_LRCK"),		/* IIS2_LRCK */
		AX_PINCTRL_MUX(0x3, "I2C7_SDA_M"),	/* I2C7_SDA_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS17"),	/* DEBUG_BUS17 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A11"),	/* SEC_GPIO_A11*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A11")),	/* GPIO1_A11 */
	AX_PINCTRL_PIN(EPHY1_CLK, EPHY1_CLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "ephy1_clk"),	/* ephy1_clk */
		AX_PINCTRL_MUX(0x2, "IIS2_MCLK"),		/* IIS2_MCLK */
		AX_PINCTRL_MUX(0x3, "I2C7_SCL_M"),	/* I2C7_SCL_M */
		AX_PINCTRL_MUX(0x4, "DEBUG_BUS16"),	/* DEBUG_BUS16 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A10"),	/* SEC_GPIO_A10*/
		AX_PINCTRL_MUX(0x6, "GPIO1_A10")),	/* GPIO1_A10 */
	/* *********************GROUP9***********************/
	AX_PINCTRL_PIN(SPI_M4_CLK, SPI_M4_CLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "spi_m4_clk"),	/* spi_m4_clk */
		AX_PINCTRL_MUX(0x1, "SPI_S_CLK"),		/* SPI_S_CLK */
		AX_PINCTRL_MUX(0x2, "I2C8_SCL"),	/* I2C8_SCL */
		AX_PINCTRL_MUX(0x3, "PWM16"),	/* PWM16 */
		AX_PINCTRL_MUX(0x4, "UART3_RTSN"),	/* UART3_RTSN*/
		AX_PINCTRL_MUX(0x6, "GPIO2_A0")),	/* GPIO2_A0 */
	AX_PINCTRL_PIN(SPI_M4_CS0, SPI_M4_CS0_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "spi_m4_cs0"),	/* spi_m4_cs0 */
		AX_PINCTRL_MUX(0x1, "SPI_S_CS0"),		/* SPI_S_CS0 */
		AX_PINCTRL_MUX(0x2, "I2C8_SDA"),	/* I2C8_SDA */
		AX_PINCTRL_MUX(0x3, "PWM17"),	/* PWM17 */
		AX_PINCTRL_MUX(0x4, "UART3_TXD"),	/* UART3_TXD*/
		AX_PINCTRL_MUX(0x6, "GPIO2_A1")),	/* GPIO2_A1 */
	AX_PINCTRL_PIN(SPI_M4_CS1, SPI_M4_CS1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "spi_m4_cs1"),	/* spi_m4_cs1 */
		AX_PINCTRL_MUX(0x1, "SENSOR_VS0"),		/* SENSOR_VS0 */
		AX_PINCTRL_MUX(0x3, "MCLK8"),	/* MCLK8 */
		AX_PINCTRL_MUX(0x4, "UART3_RXD"),	/* UART3_RXD*/
		AX_PINCTRL_MUX(0x6, "GPIO2_A2")),	/* GPIO2_A2 */
	AX_PINCTRL_PIN(SPI_M4_MISO, SPI_M4_MISO_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "spi_m4_miso"),	/* spi_m4_miso */
		AX_PINCTRL_MUX(0x1, "SPI_S_D0"),		/* SPI_S_D0 */
		AX_PINCTRL_MUX(0x2, "I2C_HS0_SCL_M"),	/* I2C_HS0_SCL_M */
		AX_PINCTRL_MUX(0x3, "PWM18"),	/* PWM18 */
		AX_PINCTRL_MUX(0x4, "UART4_TXD"),	/* UART4_TXD*/
		AX_PINCTRL_MUX(0x5, "I2C9_SCL"),	/* UART4_TXD*/
		AX_PINCTRL_MUX(0x6, "GPIO2_A3")),	/* GPIO2_A3 */
	AX_PINCTRL_PIN(SPI_M4_MOSI, SPI_M4_MOSI_OFFSET, 7,
		AX_PINCTRL_MUX(0x0, "spi_m4_mosi"),	/* spi_m4_mosi */
		AX_PINCTRL_MUX(0x1, "SPI_S_D1"),		/* SPI_S_D1 */
		AX_PINCTRL_MUX(0x2, "I2C_HS0_SDA_M"),	/* I2C_HS0_SDA_M */
		AX_PINCTRL_MUX(0x3, "PWM21"),	/* PWM21 */
		AX_PINCTRL_MUX(0x4, "UART4_RXD"),	/* UART4_RXD*/
		AX_PINCTRL_MUX(0x5, "I2C9_SDA"),	/* I2C9_SDA*/
		AX_PINCTRL_MUX(0x6, "GPIO2_A4")),	/* GPIO2_A4 */
	/* *********************GROUP10***********************/
	AX_PINCTRL_PIN(I2C1_SCL, I2C1_SCL_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "i2c1_scl"),	/* i2c1_scl */
		AX_PINCTRL_MUX(0x2, "I2C_HS1_SCL_M"),	/* I2C_HS1_SCL_M */
		AX_PINCTRL_MUX(0x3, "PWM27"),	/* PWM27 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A23")),	/* GPIO2_A23 */
	AX_PINCTRL_PIN(I2C1_SDA, I2C1_SDA_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "i2c1_sda"),	/* i2c1_sda */
		AX_PINCTRL_MUX(0x2, "I2C_HS1_SDA_M"),	/* I2C_HS1_SDA_M */
		AX_PINCTRL_MUX(0x3, "PWM28"),	/* PWM28 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A24")),	/* GPIO2_A24 */
	AX_PINCTRL_PIN(I2C2_SCL, I2C2_SCL_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "i2c2_scl"),	/* i2c2_scl */
		AX_PINCTRL_MUX(0x2, "I2C_HS2_SCL_M"),	/* I2C_HS2_SCL_M */
		AX_PINCTRL_MUX(0x1, "MCLK4"),	/* MCLK4 */
		AX_PINCTRL_MUX(0x3, "PWM22"),	/* PWM22 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A25")),	/* GPIO2_A25 */
	AX_PINCTRL_PIN(I2C2_SDA, I2C2_SDA_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "i2c2_sda"),	/* i2c2_sda */
		AX_PINCTRL_MUX(0x1, "MCLK5"),	/* MCLK4 */
		AX_PINCTRL_MUX(0x2, "I2C_HS2_SDA_M"),	/* I2C_HS2_SDA_M */
		AX_PINCTRL_MUX(0x3, "PWM23"),	/* PWM28 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A26")),	/* GPIO2_A26 */
	AX_PINCTRL_PIN(I2C3_SCL, I2C3_SCL_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "i2c3_scl"),	/* i2c3_scl */
		AX_PINCTRL_MUX(0x1, "MCLK6"),	/* MCLK6 */
		AX_PINCTRL_MUX(0x2, "I2C_HS3_SCL_M"),	/* I2C_HS3_SCL_M */
		AX_PINCTRL_MUX(0x3, "PWM24"),	/* PWM24 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A27")),	/* GPIO2_A27 */
	AX_PINCTRL_PIN(I2C3_SDA, I2C3_SDA_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "i2c3_sda"),	/* i2c3_sda */
		AX_PINCTRL_MUX(0x1, "MCLK7"),	/* MCLK7 */
		AX_PINCTRL_MUX(0x2, "I2C_HS3_SDA_M"),	/* I2C_HS3_SDA_M */
		AX_PINCTRL_MUX(0x3, "PWM25"),	/* PWM25 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A28")),	/* GPIO2_A28 */
	AX_PINCTRL_PIN(EMMC_PWR_EN, EMMC_PWR_EN_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "emmc_pwr_en"),	/* emmc_pwr_en */
		AX_PINCTRL_MUX(0x1, "DEEP_SLEEP"),	/* DEEP_SLEEP */
		AX_PINCTRL_MUX(0x5, "DB_GPIO4"),	/* DB_GPIO4 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A4")),	/* GPIO0_A4 */
	AX_PINCTRL_PIN(SD_PWR_EN, SD_PWR_EN_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "sd_pwr_en"),	/* sd_pwr_en */
		AX_PINCTRL_MUX(0x1, "LIGHT_SLEEP"),	/* LIGHT_SLEEP */
		AX_PINCTRL_MUX(0x5, "DB_GPIO5"),	/* DB_GPIO5 */
		AX_PINCTRL_MUX(0x6, "GPIO0_A5")),	/* GPIO0_A5 */
	/* *********************dphyrx0***********************/
	AX_PINCTRL_PIN(RX1_CKP_C0, RX1_CKP_C0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx1_ckp_c0"),	/* rx1_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_HSYN"),	/* ISP_DVP_BT_HSYN */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_HSYN"),	/* ISP_DISPC_HSYN */
		AX_PINCTRL_MUX(0x6, "GPIO2_A9")),	/* GPIO2_A9 */
	AX_PINCTRL_PIN(RX1_CKN_C1, RX1_CKN_C1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx1_ckn_c1"),	/* rx1_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_VSYN"),	/* ISP_DVP_BT_VSYN */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_VSYN"),	/* ISP_DISPC_VSYN */
		AX_PINCTRL_MUX(0x6, "GPIO2_A10")),	/* GPIO2_A10 */
	AX_PINCTRL_PIN(RX1_DP0_A0, RX1_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx1_dp0_a0"),	/* rx1_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA7"),	/* ISP_DVP_BT_DATA7 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA7"),	/* ISP_DISPC_DATA7 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A11")),	/* GPIO2_A11 */
	AX_PINCTRL_PIN(RX1_DN0_B0, RX1_DN0_B0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx1_dn0_b0"),	/* rx1_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA6"),	/* ISP_DVP_BT_DATA6 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA6"),	/* ISP_DISPC_DATA6 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A12")),	/* GPIO2_A12 */
	AX_PINCTRL_PIN(RX1_DP1_A1, RX1_DP1_A1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx1_dp1_a1"),	/* rx1_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA5"),	/* ISP_DVP_BT_DATA5 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA5"),	/* ISP_DISPC_DATA5 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A13")),	/* GPIO2_A13 */
	AX_PINCTRL_PIN(RX1_DN1_B1, RX1_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx1_dn1_b1"),	/* rx1_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA4"),	/* ISP_DVP_BT_DATA4 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA4"),	/* ISP_DISPC_DATA4 */
		AX_PINCTRL_MUX(0x4, "SPI_M2_MISO_M"),	/* SPI_M2_MISO_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A14")),	/* GPIO2_A14 */
	AX_PINCTRL_PIN(RX0_CKP_C0, RX0_CKP_C0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_ckp_c0"),	/* rx0_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA3"),	/* ISP_DVP_BT_DATA3 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA3"),	/* ISP_DISPC_DATA3 */
		AX_PINCTRL_MUX(0x4, "SPI_M2_MOSI_M"),	/* SPI_M2_MOSI_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A15")),	/* GPIO2_A15 */
	AX_PINCTRL_PIN(RX0_CKN_C1, RX0_CKN_C1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_ckn_c1"),	/* rx0_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA2"),	/* ISP_DVP_BT_DATA2 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA2"),	/* ISP_DISPC_DATA2 */
		AX_PINCTRL_MUX(0x4, "SPI_M2_CS3_M"),	/* SPI_M2_CS3_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A16")),	/* GPIO2_A16 */
	AX_PINCTRL_PIN(RX0_DP0_A0, RX0_DP0_A0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_dp0_a0"),	/* rx0_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA1"),	/* ISP_DVP_BT_DATA1 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA9"),	/* ISP_DISPC_DATA9 */
		AX_PINCTRL_MUX(0x4, "SPI_M2_CS2_M"),	/* SPI_M2_CS2_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A17")),	/* GPIO2_A17 */
	AX_PINCTRL_PIN(RX0_DN0_B0, RX0_DN0_B0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_dn0_b0"),	/* rx0_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA0"),	/* ISP_DVP_BT_DATA0 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA8"),	/* ISP_DISPC_DATA8 */
		AX_PINCTRL_MUX(0x4, "SPI_M2_CS0_M"),	/* SPI_M2_CS0_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A18")),	/* GPIO2_A18 */
	AX_PINCTRL_PIN(RX0_DP1_A1, RX0_DP1_A1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_dp1_a1"),	/* rx0_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DENB"),	/* ISP_DVP_BT_DENB */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DENB"),	/* ISP_DISPC_DENB */
		AX_PINCTRL_MUX(0x4, "SPI_M2_CS1_M"),	/* SPI_M2_CS1_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A19")),	/* GPIO2_A19 */
	AX_PINCTRL_PIN(RX0_DN1_B1, RX0_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx0_dn1_b1"),	/* rx0_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "CLK_ISP_DVP_BT"),	/* CLK_ISP_DVP_BT */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_PCLK"),	/* ISP_DISPC_PCLK */
		AX_PINCTRL_MUX(0x4, "SPI_M2_CLK_M"),	/* SPI_M2_CLK_M */
		AX_PINCTRL_MUX(0x6, "GPIO2_A20")),	/* GPIO2_A20 */
	/* *********************dphyrx1***********************/
	AX_PINCTRL_PIN(RX3_CKP_C0, RX3_CKP_C0_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "rx3_ckp_c0"),	/* rx3_ckp_c0 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A24")),	/* COM_GPIO_A24 */
	AX_PINCTRL_PIN(RX3_CKN_C1, RX3_CKN_C1_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "rx3_ckn_c1"),	/* rx3_ckn_c1 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A25")),	/* COM_GPIO_A25 */
	AX_PINCTRL_PIN(RX3_DP0_A0, RX3_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx3_dp0_a0"),	/* rx3_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA19"),	/* ISP_DVP_BT_DATA19 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA11"),	/* ISP_DISPC_DATA11 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A26")),	/* COM_GPIO_A26 */
	AX_PINCTRL_PIN(RX3_DN0_B0, RX3_DN0_B0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx3_dn0_b0"),	/* rx3_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA18"),	/* ISP_DVP_BT_DATA18 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA10"),	/* ISP_DISPC_DATA10 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A27")),	/* COM_GPIO_A27 */
	AX_PINCTRL_PIN(RX3_DP1_A1, RX3_DP1_A1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx3_dp1_a1"),	/* rx3_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA9"),	/* ISP_DVP_BT_DATA9 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA1"),	/* ISP_DISPC_DATA1 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A28")),	/* COM_GPIO_A28 */
	AX_PINCTRL_PIN(RX3_DN1_B1, RX3_DN1_B1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx3_dn1_b1"),	/* rx3_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA8"),	/* ISP_DVP_BT_DATA8 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA0"),	/* ISP_DISPC_DATA0 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A29")),	/* COM_GPIO_A29 */
	AX_PINCTRL_PIN(RX2_CKP_C0, RX2_CKP_C0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_ckp_c0"),	/* rx2_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA15"),	/* ISP_DVP_BT_DATA15 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA15"),	/* ISP_DISPC_DATA15 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A30")),	/* COM_GPIO_A30 */
	AX_PINCTRL_PIN(RX2_CKN_C1, RX2_CKN_C1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_ckn_c1"),	/* rx2_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA14"),	/* ISP_DVP_BT_DATA14 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA14"),	/* ISP_DISPC_DATA14 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A31")),	/* COM_GPIO_A31 */
	AX_PINCTRL_PIN(RX2_DP0_A0, RX2_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_dp0_a0"),	/* rx2_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA13"),	/* ISP_DVP_BT_DATA13 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA13"),	/* ISP_DISPC_DATA13 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A5")),	/* GPIO2_A5 */
	AX_PINCTRL_PIN(RX2_DN0_B0, RX2_DN0_B0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_dn0_b0"),	/* rx2_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA12"),	/* ISP_DVP_BT_DATA12 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA12"),	/* ISP_DISPC_DATA12 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A6")),	/* GPIO2_A6 */
	AX_PINCTRL_PIN(RX2_DP1_A1, RX2_DP1_A1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_dp1_a1"),	/* rx2_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA11"),	/* ISP_DVP_BT_DATA11 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA19"),	/* ISP_DISPC_DATA19 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A7")),	/* GPIO2_A7 */
	AX_PINCTRL_PIN(RX2_DN1_B1, RX2_DN1_B1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx2_dn1_b1"),	/* rx2_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_DVP_BT_DATA10"),	/* ISP_DVP_BT_DATA10 */
		AX_PINCTRL_MUX(0x2, "ISP_DISPC_DATA18"),	/* ISP_DISPC_DATA18 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A8")),	/* GPIO2_A8 */
	/* *********************dphyrx2***********************/
	AX_PINCTRL_PIN(RX5_CKP_C0, RX5_CKP_C0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx5_ckp_c0"),	/* rx5_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_HSYN"),	/* ISP_BT_HSYN */
		AX_PINCTRL_MUX(0x2, "SEN_VSYNC0"),	/* SEN_VSYNC0 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A12")),	/* COM_GPIO_A12 */
	AX_PINCTRL_PIN(RX5_CKN_C1, RX5_CKN_C1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx5_ckn_c1"),	/* rx5_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_VSYN"),	/* ISP_BT_VSYN */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH2"),	/* SEN_FLASH2 */
		AX_PINCTRL_MUX(0x4, "UART9_CTSN"),	/* UART9_CTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A13")),	/* COM_GPIO_A13 */
	AX_PINCTRL_PIN(RX5_DP0_A0, RX5_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx5_dp0_a0"),	/* rx5_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA7"),	/* ISP_BT_DATA7 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH1"),	/* SEN_FLASH1 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A14")),	/* COM_GPIO_A14 */
	AX_PINCTRL_PIN(RX5_DN0_B0, RX5_DN0_B0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx5_dn0_b0"),	/* rx5_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA6"),	/* ISP_BT_DATA6 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH8"),	/* SEN_FLASH8 */
		AX_PINCTRL_MUX(0x4, "UART9_RXD"),	/* UART9_RXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A15")),	/* COM_GPIO_A15 */
	AX_PINCTRL_PIN(RX5_DP1_A1, RX5_DP1_A1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx5_dp1_a1"),	/* rx5_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA5"),	/* ISP_BT_DATA5 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH7"),	/* SEN_FLASH7 */
		AX_PINCTRL_MUX(0x4, "UART9_RTSN"),	/* UART9_RTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A16")),	/* COM_GPIO_A16 */
	AX_PINCTRL_PIN(RX5_DN1_B1, RX5_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx5_dn1_b1"),	/* rx5_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA4"),	/* ISP_BT_DATA4 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH9"),	/* SEN_FLASH9 */
		AX_PINCTRL_MUX(0x4, "UART9_TXD"),	/* UART9_TXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A17")),	/* COM_GPIO_A17 */
	AX_PINCTRL_PIN(RX4_CKP_C0, RX4_CKP_C0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx4_ckp_c0"),	/* rx4_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA3"),	/* ISP_BT_DATA3 */
		AX_PINCTRL_MUX(0x2, "SEN_HSYNC3"),	/* SEN_HSYNC3 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A18")),	/* COM_GPIO_A18 */
	AX_PINCTRL_PIN(RX4_CKN_C1, RX4_CKN_C1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx4_ckn_c1"),	/* rx4_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA2"),	/* ISP_BT_DATA2 */
		AX_PINCTRL_MUX(0x2, "SEN_HSYNC2"),	/* SEN_HSYNC2 */
		AX_PINCTRL_MUX(0x4, "UART10_CTSN"),	/* UART10_CTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A19")),	/* COM_GPIO_A19 */
	AX_PINCTRL_PIN(RX4_DP0_A0, RX4_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx4_dp0_a0"),	/* rx4_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA1"),	/* ISP_BT_DATA1 */
		AX_PINCTRL_MUX(0x2, "SEN_HSYNC1"),	/* SEN_HSYNC1 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A20")),	/* COM_GPIO_A20 */
	AX_PINCTRL_PIN(RX4_DN0_B0, RX4_DN0_B0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx4_dn0_b0"),	/* rx4_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA0"),	/* ISP_BT_DATA0 */
		AX_PINCTRL_MUX(0x2, "SEN_VSYNC3"),	/* SEN_VSYNC3 */
		AX_PINCTRL_MUX(0x4, "UART10_RXD"),	/* UART10_RXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A21")),	/* COM_GPIO_A21 */
	AX_PINCTRL_PIN(RX4_DP1_A1, RX4_DP1_A1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx4_dp1_a1"),	/* rx4_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DENB"),	/* ISP_BT_DENB */
		AX_PINCTRL_MUX(0x2, "SEN_VSYNC2"),	/* SEN_VSYNC2 */
		AX_PINCTRL_MUX(0x4, "UART10_RTSN"),	/* UART10_RTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A22")),	/* COM_GPIO_A22 */
	AX_PINCTRL_PIN(RX4_DN1_B1, RX4_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx4_dn1_b1"),	/* rx4_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "CLK_ISP_BT"),	/* CLK_ISP_BT */
		AX_PINCTRL_MUX(0x2, "SEN_VSYNC1"),	/* SEN_VSYNC1 */
		AX_PINCTRL_MUX(0x4, "UART10_TXD"),	/* UART10_TXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A23")),	/* COM_GPIO_A23 */
	/* *********************dphyrx3***********************/
	AX_PINCTRL_PIN(RX7_CKP_C0, RX7_CKP_C0_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "rx7_ckp_c0"),	/* rx7_ckp_c0 */
		AX_PINCTRL_MUX(0x2, "SEN_ELEC_PLS"),	/* SEN_ELEC_PLS */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A0")),	/* COM_GPIO_A0 */
	AX_PINCTRL_PIN(RX7_CKN_C1, RX7_CKN_C1_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "rx7_ckn_c1"),	/* rx7_ckn_c1 */
		AX_PINCTRL_MUX(0x4, "UART7_CTSN"),	/* UART7_CTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A1")),	/* COM_GPIO_A1 */
	AX_PINCTRL_PIN(RX7_DP0_A0, RX7_DP0_A0_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "rx7_dp0_a0"),	/* rx7_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA19"),	/* ISP_BT_DATA19 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A2")),	/* COM_GPIO_A2 */
	AX_PINCTRL_PIN(RX7_DN0_B0, RX7_DN0_B0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx7_dn0_b0"),	/* rx7_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA18"),	/* ISP_BT_DATA18 */
		AX_PINCTRL_MUX(0x4, "UART7_RXD"),	/* UART7_RXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A3")),	/* COM_GPIO_A3 */
	AX_PINCTRL_PIN(RX7_DP1_A1, RX7_DP1_A1_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx7_dp1_a1"),	/* rx7_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA9"),	/* ISP_BT_DATA9 */
		AX_PINCTRL_MUX(0x4, "UART7_RTSN"),	/* UART7_RTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A4")),	/* COM_GPIO_A4 */
	AX_PINCTRL_PIN(RX7_DN1_B1, RX7_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx7_dn1_b1"),	/* rx7_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA8"),	/* ISP_BT_DATA8 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH6"),	/* SEN_FLASH6 */
		AX_PINCTRL_MUX(0x4, "UART7_TXD"),	/* UART7_TXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A5")),	/* COM_GPIO_A5 */
	AX_PINCTRL_PIN(RX6_CKP_C0, RX6_CKP_C0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx6_ckp_c0"),	/* rx6_ckp_c0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA15"),	/* ISP_BT_DATA15 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH5"),	/* SEN_FLASH5 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A6")),	/* COM_GPIO_A6 */
	AX_PINCTRL_PIN(RX6_CKN_C1, RX6_CKN_C1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx6_ckn_c1"),	/* rx6_ckn_c1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA14"),	/* ISP_BT_DATA14 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH4"),	/* SEN_FLASH4 */
		AX_PINCTRL_MUX(0x4, "UART8_CTSN"),	/* UART8_CTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A7")),	/* COM_GPIO_A7 */
	AX_PINCTRL_PIN(RX6_DP0_A0, RX6_DP0_A0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx6_dp0_a0"),	/* rx6_dp0_a0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA13"),	/* ISP_BT_DATA13 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH3"),	/* SEN_FLASH3 */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A8")),	/* COM_GPIO_A8 */
	AX_PINCTRL_PIN(RX6_DN0_B0, RX6_DN0_B0_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "rx6_dn0_b0"),	/* rx6_dn0_b0 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA12"),	/* ISP_BT_DATA12 */
		AX_PINCTRL_MUX(0x4, "UART8_RXD"),	/* UART8_RXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A9")),	/* COM_GPIO_A9 */
	AX_PINCTRL_PIN(RX6_DP1_A1, RX6_DP1_A1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx6_dp1_a1"),	/* rx6_dp1_a1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA11"),	/* ISP_BT_DATA11 */
		AX_PINCTRL_MUX(0x2, "SEN_FLASH0"),	/* SEN_FLASH0 */
		AX_PINCTRL_MUX(0x4, "UART8_RTSN"),	/* UART8_RTSN */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A10")),	/* COM_GPIO_A10 */
	AX_PINCTRL_PIN(RX6_DN1_B1, RX6_DN1_B1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "rx6_dn1_b1"),	/* rx6_dn1_b1 */
		AX_PINCTRL_MUX(0x1, "ISP_BT_DATA10"),	/* ISP_BT_DATA10 */
		AX_PINCTRL_MUX(0x2, "SEN_HSYNC0"),	/* SEN_HSYNC0 */
		AX_PINCTRL_MUX(0x4, "UART8_TXD"),	/* UART8_TXD */
		AX_PINCTRL_MUX(0x6, "COM_GPIO_A11")),	/* COM_GPIO_A11 */
	/* *********************sd***********************/
	AX_PINCTRL_PIN(SD_CLK, SD_CLK_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "sd_clk"),	/* sd_clk */
		AX_PINCTRL_MUX(0x1, "SPI_M2_CLK"),	/* SPI_M2_CLK */
		AX_PINCTRL_MUX(0x2, "DSP_TCK_M"),	/* DSP_TCK_M */
		AX_PINCTRL_MUX(0x3, "TCK_M"),	/* TCK_M */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A4"),	/* SEC_GPIO_A4 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A4")),	/* GPIO1_A4 */
	AX_PINCTRL_PIN(SD_CMD, SD_CMD_OFFSET, 6,
		AX_PINCTRL_MUX(0x0, "sd_cmd"),	/* sd_cmd */
		AX_PINCTRL_MUX(0x1, "SPI_M2_MISO"),	/* SPI_M2_MISO */
		AX_PINCTRL_MUX(0x2, "DSP_TMS_M"),	/* DSP_TMS_M */
		AX_PINCTRL_MUX(0x3, "TMS_M"),	/* TMS_M */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A5"),	/* SEC_GPIO_A5 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A5")),	/* GPIO1_A5 */
	AX_PINCTRL_PIN(SD_DAT0, SD_DAT0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sd_dat0"),	/* sd_dat0 */
		AX_PINCTRL_MUX(0x1, "SPI_M2_MOSI"),	/* SPI_M2_MOSI */
		AX_PINCTRL_MUX(0x2, "DSP_TDI_M"),	/* DSP_TDI_M */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A6"),	/* SEC_GPIO_A6 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A6")),	/* GPIO1_A6 */
	AX_PINCTRL_PIN(SD_DAT1, SD_DAT1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sd_dat1"),	/* sd_dat1 */
		AX_PINCTRL_MUX(0x1, "SPI_M2_CS1"),	/* SPI_M2_CS1 */
		AX_PINCTRL_MUX(0x2, "DSP_TDO_M"),	/* DSP_TDO_M */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A7"),	/* SEC_GPIO_A7 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A7")),	/* GPIO1_A7 */
	AX_PINCTRL_PIN(SD_DAT2, SD_DAT2_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sd_dat2"),	/* sd_dat2 */
		AX_PINCTRL_MUX(0x1, "SPI_M2_CS2"),	/* SPI_M2_CS2 */
		AX_PINCTRL_MUX(0x2, "DSP_TRST_M"),	/* DSP_TRST_M */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A8"),	/* SEC_GPIO_A8 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A8")),	/* GPIO1_A8 */
	AX_PINCTRL_PIN(SD_DAT3, SD_DAT3_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "sd_dat3"),	/* sd_dat3 */
		AX_PINCTRL_MUX(0x1, "SPI_M2_CS0"),	/* SPI_M2_CS0 */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A9"),	/* SEC_GPIO_A9 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A9")),	/* GPIO1_A9 */
	/* ********************** sdio ***********************/
	AX_PINCTRL_PIN(SDIO_DAT0, SDIO_DAT0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_dat0"),	/* sdio_dat0 */
		AX_PINCTRL_MUX(0x1, "SPI_M0_MOSI"),	/* SPI_M0_MOSI */
		AX_PINCTRL_MUX(0x2, "IIS3_DIN1"),	/* IIS3_DIN1 */
		AX_PINCTRL_MUX(0x3, "I2C4_SCL_M"),	/* I2C4_SCL_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A9")),	/* GPIO3_A9 */
	AX_PINCTRL_PIN(SDIO_DAT1, SDIO_DAT1_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_dat1"),	/* sdio_dat1 */
		AX_PINCTRL_MUX(0x1, "SPI_M0_CS2"),	/* SPI_M0_CS2 */
		AX_PINCTRL_MUX(0x2, "IIS3_SCLK"),	/* IIS3_SCLK */
		AX_PINCTRL_MUX(0x3, "I2C4_SDA_M"),	/* I2C4_SDA_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A10")),	/* GPIO3_A10 */
	AX_PINCTRL_PIN(SDIO_DAT2, SDIO_DAT2_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_dat2"),	/* sdio_dat2 */
		AX_PINCTRL_MUX(0x1, "SPI_M0_CS1"),	/* SPI_M0_CS1 */
		AX_PINCTRL_MUX(0x2, "IIS3_LRCK"),	/* IIS3_LRCK */
		AX_PINCTRL_MUX(0x3, "I2C5_SCL_M"),	/* I2C5_SCL_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A11")),	/* GPIO3_A11 */
	AX_PINCTRL_PIN(SDIO_DAT3, SDIO_DAT3_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_dat3"),	/* sdio_dat3 */
		AX_PINCTRL_MUX(0x1, "SPI_M0_CS0"),	/* SPI_M0_CS0 */
		AX_PINCTRL_MUX(0x2, "IIS3_DOUT"),	/* IIS3_DOUT */
		AX_PINCTRL_MUX(0x3, "I2C5_SDA_M"),	/* I2C5_SDA_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A12")),	/* GPIO3_A12 */
	AX_PINCTRL_PIN(SDIO_CMD, SDIO_CMD_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_cmd"),	/* sdio_cmd */
		AX_PINCTRL_MUX(0x1, "SPI_M0_MISO"),	/* SPI_M0_MISO */
		AX_PINCTRL_MUX(0x2, "IIS3_DIN0"),	/* IIS3_DIN0 */
		AX_PINCTRL_MUX(0x3, "I2C6_SCL_M"),	/* I2C6_SCL_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A13")),	/* GPIO3_A13 */
	AX_PINCTRL_PIN(SDIO_CLK, SDIO_CLK_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sdio_clk"),	/* sdio_clk */
		AX_PINCTRL_MUX(0x1, "SPI_M0_CLK"),	/* SPI_M0_CLK */
		AX_PINCTRL_MUX(0x2, "IIS3_MCLK"),	/* IIS3_MCLK */
		AX_PINCTRL_MUX(0x3, "I2C6_SDA_M"),	/* I2C6_SDA_M */
		AX_PINCTRL_MUX(0x6, "GPIO3_A14")),	/* GPIO3_A14 */
	/* ********************** emmc ***********************/
	AX_PINCTRL_PIN(EMMC_CLK, EMMC_CLK_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "emmc_clk"),	/* emmc_clk */
		AX_PINCTRL_MUX(0x6, "GPIO2_A29")),	/* GPIO2_A29 */
	AX_PINCTRL_PIN(EMMC_CMD, EMMC_CMD_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "emmc_cmd"),	/* emmc_cmd */
		AX_PINCTRL_MUX(0x6, "GPIO2_A30")),	/* GPIO2_A30 */
	AX_PINCTRL_PIN(EMMC_DAT0, EMMC_DAT0_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "emmc_dat0"),	/* emmc_dat0 */
		AX_PINCTRL_MUX(0x6, "GPIO2_A31")),	/* GPIO2_A31 */
	AX_PINCTRL_PIN(EMMC_DAT1, EMMC_DAT1_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "emmc_dat1"),	/* emmc_dat1 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A0")),	/* GPIO3_A0 */
	AX_PINCTRL_PIN(EMMC_DAT2, EMMC_DAT2_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "emmc_dat2"),	/* emmc_dat2 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A1")),	/* GPIO3_A1 */
	AX_PINCTRL_PIN(EMMC_DAT3, EMMC_DAT3_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_dat3"),	/* emmc_dat3 */
		AX_PINCTRL_MUX(0x1, "SFC_CSN1"),	/* SFC_CSN1 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A2")),	/* GPIO3_A2 */
	AX_PINCTRL_PIN(EMMC_DAT4, EMMC_DAT4_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_dat4"),	/* emmc_dat4 */
		AX_PINCTRL_MUX(0x1, "SFC_CLK"),	/* SFC_CLK */
		AX_PINCTRL_MUX(0x6, "GPIO3_A3")),	/* GPIO3_A3 */
	AX_PINCTRL_PIN(EMMC_DAT5, EMMC_DAT5_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_dat5"),	/* emmc_dat5 */
		AX_PINCTRL_MUX(0x1, "SFC_CSN0"),	/* SFC_CSN0 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A4")),	/* GPIO3_A4 */
	AX_PINCTRL_PIN(EMMC_DAT6, EMMC_DAT6_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_dat6"),	/* emmc_dat6 */
		AX_PINCTRL_MUX(0x1, "SFC_MOSI_IO0"),	/* SFC_MOSI_IO0 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A5")),	/* GPIO3_A5 */
	AX_PINCTRL_PIN(EMMC_DAT7, EMMC_DAT7_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_dat7"),	/* emmc_dat7 */
		AX_PINCTRL_MUX(0x1, "SFC_MISO_IO1"),	/* SFC_MISO_IO1 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A6")),	/* GPIO3_A6 */
	AX_PINCTRL_PIN(EMMC_DS, EMMC_DS_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_ds"),	/* emmc_ds */
		AX_PINCTRL_MUX(0x1, "SFC_WP_IO2"),	/* SFC_WP_IO2 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A7")),	/* GPIO3_A7 */
	AX_PINCTRL_PIN(EMMC_RESET_N, EMMC_RESET_N_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "emmc_reset_n"),	/* emmc_reset_n */
		AX_PINCTRL_MUX(0x1, "SFC_HOLD_IO3"),	/* SFC_HOLD_IO3 */
		AX_PINCTRL_MUX(0x6, "GPIO3_A8")),	/* GPIO3_A8 */
	/**********************************************************RESERVE PINS*************************************************/
	/*GROUP5  RESERVE PINS*/
	AX_PINCTRL_PIN(GPIO4_A21, GPIO4_A21_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a21"),	/* gpio4_a21 */
		AX_PINCTRL_MUX(0x1, "I2C1_SCL_M")),	/* I2C1_SCL_M */
	AX_PINCTRL_PIN(GPIO4_A22, GPIO4_A22_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a22"),	/* gpio4_a22 */
		AX_PINCTRL_MUX(0x1, "I2C1_SDA_M")),	/* I2C1_SDA_M */
	AX_PINCTRL_PIN(GPIO4_A23, GPIO4_A23_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a23"),	/* gpio4_a23 */
		AX_PINCTRL_MUX(0x1, "I2C2_SCL_M")),	/* I2C2_SCL_M */
	AX_PINCTRL_PIN(GPIO4_A24, GPIO4_A24_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a24"),	/* gpio4_a24 */
		AX_PINCTRL_MUX(0x1, "I2C2_SDA_M")),	/* I2C2_SDA_M */
	/*GROUP6 RESERVE PINS*/
	AX_PINCTRL_PIN(PCIE1_CKOP, PCIE1_CKOP_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "pcie1_ckop"),	/* pcie1_ckop */
		AX_PINCTRL_MUX(0x1, "UART1_CTSN"),	/* UART1_CTSN */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A2"),	/* SEC_GPIO_A2 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A2")),	/* GPIO1_A2 */
	AX_PINCTRL_PIN(PCIE1_CKOM, PCIE1_CKOM_OFFSET, 4,
		AX_PINCTRL_MUX(0x0, "pcie1_ckom"),	/* pcie1_ckom */
		AX_PINCTRL_MUX(0x1, "UART1_RTSN"),	/* UART1_RTSN */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A3"),	/* SEC_GPIO_A3 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A3")),	/* GPIO1_A3 */
	AX_PINCTRL_PIN(GPIO4_A25, GPIO4_A25_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a25"),	/* gpio4_a25 */
		AX_PINCTRL_MUX(0x1, "I2C_HS3_SCL")),	/* I2C_HS3_SCL */
	AX_PINCTRL_PIN(GPIO4_A26, GPIO4_A26_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a26"),	/* gpio4_a26 */
		AX_PINCTRL_MUX(0x1, "I2C_HS3_SDA")),	/* I2C_HS3_SDA */
	AX_PINCTRL_PIN(GPIO4_A27, GPIO4_A27_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a27"),	/* gpio4_a27 */
		AX_PINCTRL_MUX(0x1, "I2C10_SCL")),	/* I2C10_SCL */
	AX_PINCTRL_PIN(GPIO4_A28, GPIO4_A28_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a28"),	/* gpio4_a28 */
		AX_PINCTRL_MUX(0x1, "I2C10_SDA")),	/* I2C10_SDA */
	AX_PINCTRL_PIN(GPIO3_A19, GPIO4_A19_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "gpio3_a19"),	/* gpio3_a19 */
		AX_PINCTRL_MUX(0x1, "USB2_OVRCUR2"),	/* USB2_OVRCUR2 */
		AX_PINCTRL_MUX(0x6, "CLK_AUX4")),	/* CLK_AUX4 */
	/*GROUP9 RESERVE PINS*/
	AX_PINCTRL_PIN(SENSOR_VS0, SENSOR_VS0_OFFSET, 5,
		AX_PINCTRL_MUX(0x0, "sensor_vs0"),	/* sensor_vs0 */
		AX_PINCTRL_MUX(0x3, "PWM15"),	/* PWM15 */
		AX_PINCTRL_MUX(0x4, "UART3_CTSN"),	/* UART3_CTSN */
		AX_PINCTRL_MUX(0x5, "SEC_GPIO_A31"),	/* SEC_GPIO_A31 */
		AX_PINCTRL_MUX(0x6, "GPIO1_A31")),	/* GPIO1_A31 */
	AX_PINCTRL_PIN(GPIO4_A15, GPIO4_A15_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "gpio4_a15"),	/* gpio4_a15 */
		AX_PINCTRL_MUX(0x1, "SPI_S_D2"),	/* SPI_S_D2 */
		AX_PINCTRL_MUX(0x4, "UART4_CTSN")),	/* UART4_CTSN */
	AX_PINCTRL_PIN(GPIO4_A16, GPIO4_A16_OFFSET, 3,
		AX_PINCTRL_MUX(0x0, "gpio4_a16"),	/* gpio4_a16 */
		AX_PINCTRL_MUX(0x1, "SPI_S_D3"),	/* SPI_S_D3 */
		AX_PINCTRL_MUX(0x4, "UART4_RTSN")),	/* UART4_RTSN */
	AX_PINCTRL_PIN(GPIO4_A17, GPIO4_A17_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a17"),	/* gpio4_a17 */
		AX_PINCTRL_MUX(0x1, "SPI_M4_CS2")),	/* SPI_M4_CS2 */
	AX_PINCTRL_PIN(GPIO4_A18, GPIO4_A18_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a18"),	/* gpio4_a18 */
		AX_PINCTRL_MUX(0x1, "SPI_M4_CS3")),	/* SPI_M4_CS3 */
	/*GROUP10 RESERVE PINS*/
	AX_PINCTRL_PIN(GPIO4_A29, GPIO4_A29_OFFSET, 1,
		AX_PINCTRL_MUX(0x0, "gpio4_a29")),	/* gpio4_a29 */
	AX_PINCTRL_PIN(GPIO4_A30, GPIO4_A30_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a30"),	/* gpio4_a30 */
		AX_PINCTRL_MUX(0x1, "SDIO_CARD_DETECT_N")),	/* SDIO_CARD_DETECT_N */
	AX_PINCTRL_PIN(GPIO4_A31, GPIO4_A31_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio4_a31"),	/* gpio4_a31 */
		AX_PINCTRL_MUX(0x1, "SDIO_PWR_SW")),	/* SDIO_PWR_SW */
	AX_PINCTRL_PIN(GPIO3_A20, GPIO3_A20_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio3_a20"),	/* gpio3_a20 */
		AX_PINCTRL_MUX(0x1, "SDIO_PWR_EN")),	/* SDIO_PWR_EN */
	AX_PINCTRL_PIN(GPIO3_A21, GPIO3_A21_OFFSET, 2,
		AX_PINCTRL_MUX(0x0, "gpio3_a21"),	/* gpio3_a21 */
		AX_PINCTRL_MUX(0x1, "USB2_PWR_EN2")),	/* USB2_PWR_EN2 */
};

/*
 * The pin numbering starts from AON pins with reserved ones included,
 * so that register data like offset and bit position for AON pins can
 * be calculated from pin number.
 */

static struct axera_pinctrl_soc_info ax650_pinctrl_info = {
	.pins = ax650_pins,
	.npins = ARRAY_SIZE(ax650_pins),
};

static int ax650_pinctrl_probe(struct platform_device *pdev)
{
	return axera_pinctrl_init(pdev, &ax650_pinctrl_info);
}
static const struct of_device_id ax650_pinctrl_match[] = {
	{ .compatible = "axera,ax650x-pinctrl", },
	{}
};
MODULE_DEVICE_TABLE(of, ax650_pinctrl_match);

static struct platform_driver ax650_pinctrl_driver = {
	.probe  = ax650_pinctrl_probe,
	.driver = {
		.name = "axera-pinctrl",
		.of_match_table = ax650_pinctrl_match,
	},
};
builtin_platform_driver(ax650_pinctrl_driver);

MODULE_DESCRIPTION("AXERA AX650 pinctrl driver");
MODULE_LICENSE("GPL");

