# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/design_3_cordic_0_0.xci
# IP: The module: 'design_3_cordic_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.gen/sources_1/bd/design_3/ip/design_3_cordic_0_0/design_3_cordic_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_3_cordic_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/design_3_cordic_0_0.xci
# IP: The module: 'design_3_cordic_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.gen/sources_1/bd/design_3/ip/design_3_cordic_0_0/design_3_cordic_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_3_cordic_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
