{
  "module_name": "ipw2200.h",
  "hash_id": "b264a098a5bda73ccac9933370a769ded8e7ae17cf3e5f774f18147e522d2aca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/ipw2x00/ipw2200.h",
  "human_readable_source": " \n \n\n#ifndef __ipw2200_h__\n#define __ipw2200_h__\n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/interrupt.h>\n#include <linux/mutex.h>\n\n#include <linux/pci.h>\n#include <linux/netdevice.h>\n#include <linux/ethtool.h>\n#include <linux/skbuff.h>\n#include <linux/etherdevice.h>\n#include <linux/delay.h>\n#include <linux/random.h>\n#include <linux/dma-mapping.h>\n\n#include <linux/firmware.h>\n#include <linux/wireless.h>\n#include <linux/jiffies.h>\n#include <asm/io.h>\n\n#include <net/lib80211.h>\n#include <net/ieee80211_radiotap.h>\n\n#define DRV_NAME\t\"ipw2200\"\n\n#include <linux/workqueue.h>\n\n#include \"libipw.h\"\n\n \nenum connection_manager_assoc_states {\n\tCMAS_INIT = 0,\n\tCMAS_TX_AUTH_SEQ_1,\n\tCMAS_RX_AUTH_SEQ_2,\n\tCMAS_AUTH_SEQ_1_PASS,\n\tCMAS_AUTH_SEQ_1_FAIL,\n\tCMAS_TX_AUTH_SEQ_3,\n\tCMAS_RX_AUTH_SEQ_4,\n\tCMAS_AUTH_SEQ_2_PASS,\n\tCMAS_AUTH_SEQ_2_FAIL,\n\tCMAS_AUTHENTICATED,\n\tCMAS_TX_ASSOC,\n\tCMAS_RX_ASSOC_RESP,\n\tCMAS_ASSOCIATED,\n\tCMAS_LAST\n};\n\n#define IPW_WAIT                     (1<<0)\n#define IPW_QUIET                    (1<<1)\n#define IPW_ROAMING                  (1<<2)\n\n#define IPW_POWER_MODE_CAM           0x00\t\n#define IPW_POWER_INDEX_1            0x01\n#define IPW_POWER_INDEX_2            0x02\n#define IPW_POWER_INDEX_3            0x03\n#define IPW_POWER_INDEX_4            0x04\n#define IPW_POWER_INDEX_5            0x05\n#define IPW_POWER_AC                 0x06\n#define IPW_POWER_BATTERY            0x07\n#define IPW_POWER_LIMIT              0x07\n#define IPW_POWER_MASK               0x0F\n#define IPW_POWER_ENABLED            0x10\n#define IPW_POWER_LEVEL(x)           ((x) & IPW_POWER_MASK)\n\n#define IPW_CMD_HOST_COMPLETE                 2\n#define IPW_CMD_POWER_DOWN                    4\n#define IPW_CMD_SYSTEM_CONFIG                 6\n#define IPW_CMD_MULTICAST_ADDRESS             7\n#define IPW_CMD_SSID                          8\n#define IPW_CMD_ADAPTER_ADDRESS              11\n#define IPW_CMD_PORT_TYPE                    12\n#define IPW_CMD_RTS_THRESHOLD                15\n#define IPW_CMD_FRAG_THRESHOLD               16\n#define IPW_CMD_POWER_MODE                   17\n#define IPW_CMD_WEP_KEY                      18\n#define IPW_CMD_TGI_TX_KEY                   19\n#define IPW_CMD_SCAN_REQUEST                 20\n#define IPW_CMD_ASSOCIATE                    21\n#define IPW_CMD_SUPPORTED_RATES              22\n#define IPW_CMD_SCAN_ABORT                   23\n#define IPW_CMD_TX_FLUSH                     24\n#define IPW_CMD_QOS_PARAMETERS               25\n#define IPW_CMD_SCAN_REQUEST_EXT             26\n#define IPW_CMD_DINO_CONFIG                  30\n#define IPW_CMD_RSN_CAPABILITIES             31\n#define IPW_CMD_RX_KEY                       32\n#define IPW_CMD_CARD_DISABLE                 33\n#define IPW_CMD_SEED_NUMBER                  34\n#define IPW_CMD_TX_POWER                     35\n#define IPW_CMD_COUNTRY_INFO                 36\n#define IPW_CMD_AIRONET_INFO                 37\n#define IPW_CMD_AP_TX_POWER                  38\n#define IPW_CMD_CCKM_INFO                    39\n#define IPW_CMD_CCX_VER_INFO                 40\n#define IPW_CMD_SET_CALIBRATION              41\n#define IPW_CMD_SENSITIVITY_CALIB            42\n#define IPW_CMD_RETRY_LIMIT                  51\n#define IPW_CMD_IPW_PRE_POWER_DOWN           58\n#define IPW_CMD_VAP_BEACON_TEMPLATE          60\n#define IPW_CMD_VAP_DTIM_PERIOD              61\n#define IPW_CMD_EXT_SUPPORTED_RATES          62\n#define IPW_CMD_VAP_LOCAL_TX_PWR_CONSTRAINT  63\n#define IPW_CMD_VAP_QUIET_INTERVALS          64\n#define IPW_CMD_VAP_CHANNEL_SWITCH           65\n#define IPW_CMD_VAP_MANDATORY_CHANNELS       66\n#define IPW_CMD_VAP_CELL_PWR_LIMIT           67\n#define IPW_CMD_VAP_CF_PARAM_SET             68\n#define IPW_CMD_VAP_SET_BEACONING_STATE      69\n#define IPW_CMD_MEASUREMENT                  80\n#define IPW_CMD_POWER_CAPABILITY             81\n#define IPW_CMD_SUPPORTED_CHANNELS           82\n#define IPW_CMD_TPC_REPORT                   83\n#define IPW_CMD_WME_INFO                     84\n#define IPW_CMD_PRODUCTION_COMMAND\t     85\n#define IPW_CMD_LINKSYS_EOU_INFO             90\n\n#define RFD_SIZE                              4\n#define NUM_TFD_CHUNKS                        6\n\n#define TX_QUEUE_SIZE                        32\n#define RX_QUEUE_SIZE                        32\n\n#define DINO_CMD_WEP_KEY                   0x08\n#define DINO_CMD_TX                        0x0B\n#define DCT_ANTENNA_A                      0x01\n#define DCT_ANTENNA_B                      0x02\n\n#define IPW_A_MODE                         0\n#define IPW_B_MODE                         1\n#define IPW_G_MODE                         2\n\n \n\n \n#define DCT_WEP_KEY_NOT_IMMIDIATE\t0x00\n#define DCT_WEP_KEY_64Bit\t\t0x40\n#define DCT_WEP_KEY_128Bit\t\t0x80\n#define DCT_WEP_KEY_128bitIV\t\t0xC0\n#define DCT_WEP_KEY_SIZE_MASK\t\t0xC0\n\n#define DCT_WEP_KEY_INDEX_MASK\t\t0x0F\n#define DCT_WEP_INDEX_USE_IMMEDIATE\t0x20\n\n \n#define DCT_FLAG_ABORT_MGMT                0x01\n\n \n#define DCT_FLAG_CTS_REQUIRED              0x02\n\n \n#define DCT_FLAG_LONG_PREAMBLE             0x00\n#define DCT_FLAG_SHORT_PREAMBLE            0x04\n\n \n#define DCT_FLAG_RTS_REQD                  0x08\n\n \n#define DCT_FLAG_DUR_SET                   0x10\n\n \n#define DCT_FLAG_NO_WEP              0x20\n\n \n#define DCT_FLAG_TSF_REQD                  0x40\n\n \n#define DCT_FLAG_ACK_REQD                  0x80\n\n \n#define DCT_FLAG_EXT_MODE_CCK  0x01\n#define DCT_FLAG_EXT_MODE_OFDM 0x00\n\n#define DCT_FLAG_EXT_SECURITY_WEP     0x00\n#define DCT_FLAG_EXT_SECURITY_NO      DCT_FLAG_EXT_SECURITY_WEP\n#define DCT_FLAG_EXT_SECURITY_CKIP    0x04\n#define DCT_FLAG_EXT_SECURITY_CCM     0x08\n#define DCT_FLAG_EXT_SECURITY_TKIP    0x0C\n#define DCT_FLAG_EXT_SECURITY_MASK    0x0C\n\n#define DCT_FLAG_EXT_QOS_ENABLED      0x10\n\n#define DCT_FLAG_EXT_HC_NO_SIFS_PIFS  0x00\n#define DCT_FLAG_EXT_HC_SIFS          0x20\n#define DCT_FLAG_EXT_HC_PIFS          0x40\n\n#define TX_RX_TYPE_MASK                    0xFF\n#define TX_FRAME_TYPE                      0x00\n#define TX_HOST_COMMAND_TYPE               0x01\n#define RX_FRAME_TYPE                      0x09\n#define RX_HOST_NOTIFICATION_TYPE          0x03\n#define RX_HOST_CMD_RESPONSE_TYPE          0x04\n#define RX_TX_FRAME_RESPONSE_TYPE          0x05\n#define TFD_NEED_IRQ_MASK                  0x04\n\n#define HOST_CMD_DINO_CONFIG               30\n\n#define HOST_NOTIFICATION_STATUS_ASSOCIATED             10\n#define HOST_NOTIFICATION_STATUS_AUTHENTICATE           11\n#define HOST_NOTIFICATION_STATUS_SCAN_CHANNEL_RESULT    12\n#define HOST_NOTIFICATION_STATUS_SCAN_COMPLETED         13\n#define HOST_NOTIFICATION_STATUS_FRAG_LENGTH            14\n#define HOST_NOTIFICATION_STATUS_LINK_DETERIORATION     15\n#define HOST_NOTIFICATION_DINO_CONFIG_RESPONSE          16\n#define HOST_NOTIFICATION_STATUS_BEACON_STATE           17\n#define HOST_NOTIFICATION_STATUS_TGI_TX_KEY             18\n#define HOST_NOTIFICATION_TX_STATUS                     19\n#define HOST_NOTIFICATION_CALIB_KEEP_RESULTS            20\n#define HOST_NOTIFICATION_MEASUREMENT_STARTED           21\n#define HOST_NOTIFICATION_MEASUREMENT_ENDED             22\n#define HOST_NOTIFICATION_CHANNEL_SWITCHED              23\n#define HOST_NOTIFICATION_RX_DURING_QUIET_PERIOD        24\n#define HOST_NOTIFICATION_NOISE_STATS\t\t\t25\n#define HOST_NOTIFICATION_S36_MEASUREMENT_ACCEPTED      30\n#define HOST_NOTIFICATION_S36_MEASUREMENT_REFUSED       31\n\n#define HOST_NOTIFICATION_STATUS_BEACON_MISSING         1\n#define IPW_MB_SCAN_CANCEL_THRESHOLD                    3\n#define IPW_MB_ROAMING_THRESHOLD_MIN                    1\n#define IPW_MB_ROAMING_THRESHOLD_DEFAULT                8\n#define IPW_MB_ROAMING_THRESHOLD_MAX                    30\n#define IPW_MB_DISASSOCIATE_THRESHOLD_DEFAULT           3*IPW_MB_ROAMING_THRESHOLD_DEFAULT\n#define IPW_REAL_RATE_RX_PACKET_THRESHOLD               300\n\n#define MACADRR_BYTE_LEN                     6\n\n#define DCR_TYPE_AP                       0x01\n#define DCR_TYPE_WLAP                     0x02\n#define DCR_TYPE_MU_ESS                   0x03\n#define DCR_TYPE_MU_IBSS                  0x04\n#define DCR_TYPE_MU_PIBSS                 0x05\n#define DCR_TYPE_SNIFFER                  0x06\n#define DCR_TYPE_MU_BSS        DCR_TYPE_MU_ESS\n\n \n\n#define CW_MIN_OFDM          15\n#define CW_MAX_OFDM          1023\n#define CW_MIN_CCK           31\n#define CW_MAX_CCK           1023\n\n#define QOS_TX0_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define QOS_TX1_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define QOS_TX2_CW_MIN_OFDM      cpu_to_le16((CW_MIN_OFDM + 1)/2 - 1)\n#define QOS_TX3_CW_MIN_OFDM      cpu_to_le16((CW_MIN_OFDM + 1)/4 - 1)\n\n#define QOS_TX0_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n#define QOS_TX1_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n#define QOS_TX2_CW_MIN_CCK       cpu_to_le16((CW_MIN_CCK + 1)/2 - 1)\n#define QOS_TX3_CW_MIN_CCK       cpu_to_le16((CW_MIN_CCK + 1)/4 - 1)\n\n#define QOS_TX0_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n#define QOS_TX1_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n#define QOS_TX2_CW_MAX_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define QOS_TX3_CW_MAX_OFDM      cpu_to_le16((CW_MIN_OFDM + 1)/2 - 1)\n\n#define QOS_TX0_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n#define QOS_TX1_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n#define QOS_TX2_CW_MAX_CCK       cpu_to_le16(CW_MIN_CCK)\n#define QOS_TX3_CW_MAX_CCK       cpu_to_le16((CW_MIN_CCK + 1)/2 - 1)\n\n#define QOS_TX0_AIFS            (3 - QOS_AIFSN_MIN_VALUE)\n#define QOS_TX1_AIFS            (7 - QOS_AIFSN_MIN_VALUE)\n#define QOS_TX2_AIFS            (2 - QOS_AIFSN_MIN_VALUE)\n#define QOS_TX3_AIFS            (2 - QOS_AIFSN_MIN_VALUE)\n\n#define QOS_TX0_ACM             0\n#define QOS_TX1_ACM             0\n#define QOS_TX2_ACM             0\n#define QOS_TX3_ACM             0\n\n#define QOS_TX0_TXOP_LIMIT_CCK          0\n#define QOS_TX1_TXOP_LIMIT_CCK          0\n#define QOS_TX2_TXOP_LIMIT_CCK          cpu_to_le16(6016)\n#define QOS_TX3_TXOP_LIMIT_CCK          cpu_to_le16(3264)\n\n#define QOS_TX0_TXOP_LIMIT_OFDM      0\n#define QOS_TX1_TXOP_LIMIT_OFDM      0\n#define QOS_TX2_TXOP_LIMIT_OFDM      cpu_to_le16(3008)\n#define QOS_TX3_TXOP_LIMIT_OFDM      cpu_to_le16(1504)\n\n#define DEF_TX0_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define DEF_TX1_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define DEF_TX2_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n#define DEF_TX3_CW_MIN_OFDM      cpu_to_le16(CW_MIN_OFDM)\n\n#define DEF_TX0_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n#define DEF_TX1_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n#define DEF_TX2_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n#define DEF_TX3_CW_MIN_CCK       cpu_to_le16(CW_MIN_CCK)\n\n#define DEF_TX0_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n#define DEF_TX1_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n#define DEF_TX2_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n#define DEF_TX3_CW_MAX_OFDM      cpu_to_le16(CW_MAX_OFDM)\n\n#define DEF_TX0_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n#define DEF_TX1_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n#define DEF_TX2_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n#define DEF_TX3_CW_MAX_CCK       cpu_to_le16(CW_MAX_CCK)\n\n#define DEF_TX0_AIFS            0\n#define DEF_TX1_AIFS            0\n#define DEF_TX2_AIFS            0\n#define DEF_TX3_AIFS            0\n\n#define DEF_TX0_ACM             0\n#define DEF_TX1_ACM             0\n#define DEF_TX2_ACM             0\n#define DEF_TX3_ACM             0\n\n#define DEF_TX0_TXOP_LIMIT_CCK        0\n#define DEF_TX1_TXOP_LIMIT_CCK        0\n#define DEF_TX2_TXOP_LIMIT_CCK        0\n#define DEF_TX3_TXOP_LIMIT_CCK        0\n\n#define DEF_TX0_TXOP_LIMIT_OFDM       0\n#define DEF_TX1_TXOP_LIMIT_OFDM       0\n#define DEF_TX2_TXOP_LIMIT_OFDM       0\n#define DEF_TX3_TXOP_LIMIT_OFDM       0\n\n#define QOS_QOS_SETS                  3\n#define QOS_PARAM_SET_ACTIVE          0\n#define QOS_PARAM_SET_DEF_CCK         1\n#define QOS_PARAM_SET_DEF_OFDM        2\n\n#define CTRL_QOS_NO_ACK               (0x0020)\n\n#define IPW_TX_QUEUE_1        1\n#define IPW_TX_QUEUE_2        2\n#define IPW_TX_QUEUE_3        3\n#define IPW_TX_QUEUE_4        4\n\n \nstruct ipw_qos_info {\n\tint qos_enable;\n\tstruct libipw_qos_parameters *def_qos_parm_OFDM;\n\tstruct libipw_qos_parameters *def_qos_parm_CCK;\n\tu32 burst_duration_CCK;\n\tu32 burst_duration_OFDM;\n\tu16 qos_no_ack_mask;\n\tint burst_enable;\n};\n\n \n \nstruct clx2_queue {\n\tint n_bd;\t\t        \n\tint first_empty;\t        \n\tint last_used;\t\t        \n\tu32 reg_w;\t\t      \n\tu32 reg_r;\t\t      \n\tdma_addr_t dma_addr;\t\t \n\tint low_mark;\t\t        \n\tint high_mark;\t\t        \n} __packed;  \n\nstruct machdr32 {\n\t__le16 frame_ctl;\n\t__le16 duration;\t\t\n\tu8 addr1[MACADRR_BYTE_LEN];\n\tu8 addr2[MACADRR_BYTE_LEN];\n\tu8 addr3[MACADRR_BYTE_LEN];\n\t__le16 seq_ctrl;\t\t\n\tu8 addr4[MACADRR_BYTE_LEN];\n\t__le16 qos_ctrl;\n} __packed;\n\nstruct machdr30 {\n\t__le16 frame_ctl;\n\t__le16 duration;\t\t\n\tu8 addr1[MACADRR_BYTE_LEN];\n\tu8 addr2[MACADRR_BYTE_LEN];\n\tu8 addr3[MACADRR_BYTE_LEN];\n\t__le16 seq_ctrl;\t\t\n\tu8 addr4[MACADRR_BYTE_LEN];\n} __packed;\n\nstruct machdr26 {\n\t__le16 frame_ctl;\n\t__le16 duration;\t\t\n\tu8 addr1[MACADRR_BYTE_LEN];\n\tu8 addr2[MACADRR_BYTE_LEN];\n\tu8 addr3[MACADRR_BYTE_LEN];\n\t__le16 seq_ctrl;\t\t\n\t__le16 qos_ctrl;\n} __packed;\n\nstruct machdr24 {\n\t__le16 frame_ctl;\n\t__le16 duration;\t\t\n\tu8 addr1[MACADRR_BYTE_LEN];\n\tu8 addr2[MACADRR_BYTE_LEN];\n\tu8 addr3[MACADRR_BYTE_LEN];\n\t__le16 seq_ctrl;\t\t\n} __packed;\n\n\nstruct tx_tfd_32 {\n\tstruct machdr32 mchdr;\t\n\t__le32 uivplaceholder[2];\t\n} __packed;\n\n\nstruct tx_tfd_30 {\n\tstruct machdr30 mchdr;\t\n\tu8 reserved[2];\t\t\n\t__le32 uivplaceholder[2];\t\n} __packed;\n\n\nstruct tx_tfd_26 {\n\tstruct machdr26 mchdr;\t\n\tu8 reserved1[2];\t\n\t__le32 uivplaceholder[2];\t\n\tu8 reserved2[4];\t\n} __packed;\n\n\nstruct tx_tfd_24 {\n\tstruct machdr24 mchdr;\t\n\t__le32 uivplaceholder[2];\t\n\tu8 reserved[8];\t\t\n} __packed;\n\n#define DCT_WEP_KEY_FIELD_LENGTH 16\n\nstruct tfd_command {\n\tu8 index;\n\tu8 length;\n\t__le16 reserved;\n\tu8 payload[];\n} __packed;\n\nstruct tfd_data {\n\t \n\t__le32 work_area_ptr;\n\tu8 station_number;\t \n\tu8 reserved1;\n\t__le16 reserved2;\n\n\t \n\tu8 cmd_id;\n\tu8 seq_num;\n\t__le16 len;\n\tu8 priority;\n\tu8 tx_flags;\n\tu8 tx_flags_ext;\n\tu8 key_index;\n\tu8 wepkey[DCT_WEP_KEY_FIELD_LENGTH];\n\tu8 rate;\n\tu8 antenna;\n\t__le16 next_packet_duration;\n\t__le16 next_frag_len;\n\t__le16 back_off_counter;\t\n\tu8 retrylimit;\n\t__le16 cwcurrent;\n\tu8 reserved3;\n\n\t \n\tunion {\n\t\tstruct tx_tfd_24 tfd_24;\n\t\tstruct tx_tfd_26 tfd_26;\n\t\tstruct tx_tfd_30 tfd_30;\n\t\tstruct tx_tfd_32 tfd_32;\n\t} tfd;\n\n\t \n\t__le32 num_chunks;\n\t__le32 chunk_ptr[NUM_TFD_CHUNKS];\n\t__le16 chunk_len[NUM_TFD_CHUNKS];\n} __packed;\n\nstruct txrx_control_flags {\n\tu8 message_type;\n\tu8 rx_seq_num;\n\tu8 control_bits;\n\tu8 reserved;\n} __packed;\n\n#define  TFD_SIZE                           128\n#define  TFD_CMD_IMMEDIATE_PAYLOAD_LENGTH   (TFD_SIZE - sizeof(struct txrx_control_flags))\n\nstruct tfd_frame {\n\tstruct txrx_control_flags control_flags;\n\tunion {\n\t\tstruct tfd_data data;\n\t\tstruct tfd_command cmd;\n\t\tu8 raw[TFD_CMD_IMMEDIATE_PAYLOAD_LENGTH];\n\t} u;\n} __packed;\n\ntypedef void destructor_func(const void *);\n\n \nstruct clx2_tx_queue {\n\tstruct clx2_queue q;\n\tstruct tfd_frame *bd;\n\tstruct libipw_txb **txb;\n};\n\n \n#define RX_FREE_BUFFERS 32\n#define RX_LOW_WATERMARK 8\n\n#define SUP_RATE_11A_MAX_NUM_CHANNELS  8\n#define SUP_RATE_11B_MAX_NUM_CHANNELS  4\n#define SUP_RATE_11G_MAX_NUM_CHANNELS  12\n\n\nstruct rate_histogram {\n\tunion {\n\t\t__le32 a[SUP_RATE_11A_MAX_NUM_CHANNELS];\n\t\t__le32 b[SUP_RATE_11B_MAX_NUM_CHANNELS];\n\t\t__le32 g[SUP_RATE_11G_MAX_NUM_CHANNELS];\n\t} success;\n\tunion {\n\t\t__le32 a[SUP_RATE_11A_MAX_NUM_CHANNELS];\n\t\t__le32 b[SUP_RATE_11B_MAX_NUM_CHANNELS];\n\t\t__le32 g[SUP_RATE_11G_MAX_NUM_CHANNELS];\n\t} failed;\n} __packed;\n\n \nstruct ipw_cmd_stats {\n\tu8 cmd_id;\n\tu8 seq_num;\n\t__le16 good_sfd;\n\t__le16 bad_plcp;\n\t__le16 wrong_bssid;\n\t__le16 valid_mpdu;\n\t__le16 bad_mac_header;\n\t__le16 reserved_frame_types;\n\t__le16 rx_ina;\n\t__le16 bad_crc32;\n\t__le16 invalid_cts;\n\t__le16 invalid_acks;\n\t__le16 long_distance_ina_fina;\n\t__le16 dsp_silence_unreachable;\n\t__le16 accumulated_rssi;\n\t__le16 rx_ovfl_frame_tossed;\n\t__le16 rssi_silence_threshold;\n\t__le16 rx_ovfl_frame_supplied;\n\t__le16 last_rx_frame_signal;\n\t__le16 last_rx_frame_noise;\n\t__le16 rx_autodetec_no_ofdm;\n\t__le16 rx_autodetec_no_barker;\n\t__le16 reserved;\n} __packed;\n\nstruct notif_channel_result {\n\tu8 channel_num;\n\tstruct ipw_cmd_stats stats;\n\tu8 uReserved;\n} __packed;\n\n#define SCAN_COMPLETED_STATUS_COMPLETE  1\n#define SCAN_COMPLETED_STATUS_ABORTED   2\n\nstruct notif_scan_complete {\n\tu8 scan_type;\n\tu8 num_channels;\n\tu8 status;\n\tu8 reserved;\n} __packed;\n\nstruct notif_frag_length {\n\t__le16 frag_length;\n\t__le16 reserved;\n} __packed;\n\nstruct notif_beacon_state {\n\t__le32 state;\n\t__le32 number;\n} __packed;\n\nstruct notif_tgi_tx_key {\n\tu8 key_state;\n\tu8 security_type;\n\tu8 station_index;\n\tu8 reserved;\n} __packed;\n\n#define SILENCE_OVER_THRESH (1)\n#define SILENCE_UNDER_THRESH (2)\n\nstruct notif_link_deterioration {\n\tstruct ipw_cmd_stats stats;\n\tu8 rate;\n\tu8 modulation;\n\tstruct rate_histogram histogram;\n\tu8 silence_notification_type;\t \n\t__le16 silence_count;\n} __packed;\n\nstruct notif_association {\n\tu8 state;\n} __packed;\n\nstruct notif_authenticate {\n\tu8 state;\n\tstruct machdr24 addr;\n\t__le16 status;\n} __packed;\n\nstruct notif_calibration {\n\tu8 data[104];\n} __packed;\n\nstruct notif_noise {\n\t__le32 value;\n} __packed;\n\nstruct ipw_rx_notification {\n\tu8 reserved[8];\n\tu8 subtype;\n\tu8 flags;\n\t__le16 size;\n\tunion {\n\t\tstruct notif_association assoc;\n\t\tstruct notif_authenticate auth;\n\t\tstruct notif_channel_result channel_result;\n\t\tstruct notif_scan_complete scan_complete;\n\t\tstruct notif_frag_length frag_len;\n\t\tstruct notif_beacon_state beacon_state;\n\t\tstruct notif_tgi_tx_key tgi_tx_key;\n\t\tstruct notif_link_deterioration link_deterioration;\n\t\tstruct notif_calibration calibration;\n\t\tstruct notif_noise noise;\n\t\tDECLARE_FLEX_ARRAY(u8, raw);\n\t} u;\n} __packed;\n\nstruct ipw_rx_frame {\n\t__le32 reserved1;\n\tu8 parent_tsf[4];\t\n\tu8 received_channel;\t\n\t\n\t\n\t\n\tu8 frameStatus;\n\tu8 rate;\n\tu8 rssi;\n\tu8 agc;\n\tu8 rssi_dbm;\n\t__le16 signal;\n\t__le16 noise;\n\tu8 antennaAndPhy;\n\tu8 control;\t\t\n\tu8 rtscts_rate;\t\t\n\t\n\tu8 rtscts_seen;\t\t\n\t__le16 length;\n\tu8 data[];\n} __packed;\n\nstruct ipw_rx_header {\n\tu8 message_type;\n\tu8 rx_seq_num;\n\tu8 control_bits;\n\tu8 reserved;\n} __packed;\n\nstruct ipw_rx_packet {\n\tstruct ipw_rx_header header;\n\tunion {\n\t\tstruct ipw_rx_frame frame;\n\t\tstruct ipw_rx_notification notification;\n\t} u;\n} __packed;\n\n#define IPW_RX_NOTIFICATION_SIZE sizeof(struct ipw_rx_header) + 12\n#define IPW_RX_FRAME_SIZE        (unsigned int)(sizeof(struct ipw_rx_header) + \\\n                                 sizeof(struct ipw_rx_frame))\n\nstruct ipw_rx_mem_buffer {\n\tdma_addr_t dma_addr;\n\tstruct sk_buff *skb;\n\tstruct list_head list;\n};\t\t\t\t \n\nstruct ipw_rx_queue {\n\tstruct ipw_rx_mem_buffer pool[RX_QUEUE_SIZE + RX_FREE_BUFFERS];\n\tstruct ipw_rx_mem_buffer *queue[RX_QUEUE_SIZE];\n\tu32 processed;\t\t \n\tu32 read;\t\t \n\tu32 write;\t\t \n\tu32 free_count;\t\t \n\t \n\tstruct list_head rx_free;\t \n\tstruct list_head rx_used;\t \n\tspinlock_t lock;\n};\t\t\t\t \n\nstruct alive_command_responce {\n\tu8 alive_command;\n\tu8 sequence_number;\n\t__le16 software_revision;\n\tu8 device_identifier;\n\tu8 reserved1[5];\n\t__le16 reserved2;\n\t__le16 reserved3;\n\t__le16 clock_settle_time;\n\t__le16 powerup_settle_time;\n\t__le16 reserved4;\n\tu8 time_stamp[5];\t \n\tu8 ucode_valid;\n} __packed;\n\n#define IPW_MAX_RATES 12\n\nstruct ipw_rates {\n\tu8 num_rates;\n\tu8 rates[IPW_MAX_RATES];\n} __packed;\n\nstruct command_block {\n\tunsigned int control;\n\tu32 source_addr;\n\tu32 dest_addr;\n\tunsigned int status;\n} __packed;\n\n#define CB_NUMBER_OF_ELEMENTS_SMALL 64\nstruct fw_image_desc {\n\tunsigned long last_cb_index;\n\tunsigned long current_cb_index;\n\tstruct command_block cb_list[CB_NUMBER_OF_ELEMENTS_SMALL];\n\tvoid *v_addr;\n\tunsigned long p_addr;\n\tunsigned long len;\n};\n\nstruct ipw_sys_config {\n\tu8 bt_coexistence;\n\tu8 reserved1;\n\tu8 answer_broadcast_ssid_probe;\n\tu8 accept_all_data_frames;\n\tu8 accept_non_directed_frames;\n\tu8 exclude_unicast_unencrypted;\n\tu8 disable_unicast_decryption;\n\tu8 exclude_multicast_unencrypted;\n\tu8 disable_multicast_decryption;\n\tu8 antenna_diversity;\n\tu8 pass_crc_to_host;\n\tu8 dot11g_auto_detection;\n\tu8 enable_cts_to_self;\n\tu8 enable_multicast_filtering;\n\tu8 bt_coexist_collision_thr;\n\tu8 silence_threshold;\n\tu8 accept_all_mgmt_bcpr;\n\tu8 accept_all_mgmt_frames;\n\tu8 pass_noise_stats_to_host;\n\tu8 reserved3;\n} __packed;\n\nstruct ipw_multicast_addr {\n\tu8 num_of_multicast_addresses;\n\tu8 reserved[3];\n\tu8 mac1[6];\n\tu8 mac2[6];\n\tu8 mac3[6];\n\tu8 mac4[6];\n} __packed;\n\n#define DCW_WEP_KEY_INDEX_MASK\t\t0x03\t \n#define DCW_WEP_KEY_SEC_TYPE_MASK\t0x30\t \n\n#define DCW_WEP_KEY_SEC_TYPE_WEP\t0x00\n#define DCW_WEP_KEY_SEC_TYPE_CCM\t0x20\n#define DCW_WEP_KEY_SEC_TYPE_TKIP\t0x30\n\n#define DCW_WEP_KEY_INVALID_SIZE\t0x00\t \n#define DCW_WEP_KEY64Bit_SIZE\t\t0x05\t \n#define DCW_WEP_KEY128Bit_SIZE\t\t0x0D\t \n#define DCW_CCM_KEY128Bit_SIZE\t\t0x10\t \n\n\nstruct ipw_wep_key {\n\tu8 cmd_id;\n\tu8 seq_num;\n\tu8 key_index;\n\tu8 key_size;\n\tu8 key[16];\n} __packed;\n\nstruct ipw_tgi_tx_key {\n\tu8 key_id;\n\tu8 security_type;\n\tu8 station_index;\n\tu8 flags;\n\tu8 key[16];\n\t__le32 tx_counter[2];\n} __packed;\n\n#define IPW_SCAN_CHANNELS 54\n\nstruct ipw_scan_request {\n\tu8 scan_type;\n\t__le16 dwell_time;\n\tu8 channels_list[IPW_SCAN_CHANNELS];\n\tu8 channels_reserved[3];\n} __packed;\n\nenum {\n\tIPW_SCAN_PASSIVE_TILL_FIRST_BEACON_SCAN = 0,\n\tIPW_SCAN_PASSIVE_FULL_DWELL_SCAN,\n\tIPW_SCAN_ACTIVE_DIRECT_SCAN,\n\tIPW_SCAN_ACTIVE_BROADCAST_SCAN,\n\tIPW_SCAN_ACTIVE_BROADCAST_AND_DIRECT_SCAN,\n\tIPW_SCAN_TYPES\n};\n\nstruct ipw_scan_request_ext {\n\t__le32 full_scan_index;\n\tu8 channels_list[IPW_SCAN_CHANNELS];\n\tu8 scan_type[IPW_SCAN_CHANNELS / 2];\n\tu8 reserved;\n\t__le16 dwell_time[IPW_SCAN_TYPES];\n} __packed;\n\nstatic inline u8 ipw_get_scan_type(struct ipw_scan_request_ext *scan, u8 index)\n{\n\tif (index % 2)\n\t\treturn scan->scan_type[index / 2] & 0x0F;\n\telse\n\t\treturn (scan->scan_type[index / 2] & 0xF0) >> 4;\n}\n\nstatic inline void ipw_set_scan_type(struct ipw_scan_request_ext *scan,\n\t\t\t\t     u8 index, u8 scan_type)\n{\n\tif (index % 2)\n\t\tscan->scan_type[index / 2] =\n\t\t    (scan->scan_type[index / 2] & 0xF0) | (scan_type & 0x0F);\n\telse\n\t\tscan->scan_type[index / 2] =\n\t\t    (scan->scan_type[index / 2] & 0x0F) |\n\t\t    ((scan_type & 0x0F) << 4);\n}\n\nstruct ipw_associate {\n\tu8 channel;\n#ifdef __LITTLE_ENDIAN_BITFIELD\n\tu8 auth_type:4, auth_key:4;\n#else\n\tu8 auth_key:4, auth_type:4;\n#endif\n\tu8 assoc_type;\n\tu8 reserved;\n\t__le16 policy_support;\n\tu8 preamble_length;\n\tu8 ieee_mode;\n\tu8 bssid[ETH_ALEN];\n\t__le32 assoc_tsf_msw;\n\t__le32 assoc_tsf_lsw;\n\t__le16 capability;\n\t__le16 listen_interval;\n\t__le16 beacon_interval;\n\tu8 dest[ETH_ALEN];\n\t__le16 atim_window;\n\tu8 smr;\n\tu8 reserved1;\n\t__le16 reserved2;\n} __packed;\n\nstruct ipw_supported_rates {\n\tu8 ieee_mode;\n\tu8 num_rates;\n\tu8 purpose;\n\tu8 reserved;\n\tu8 supported_rates[IPW_MAX_RATES];\n} __packed;\n\nstruct ipw_rts_threshold {\n\t__le16 rts_threshold;\n\t__le16 reserved;\n} __packed;\n\nstruct ipw_frag_threshold {\n\t__le16 frag_threshold;\n\t__le16 reserved;\n} __packed;\n\nstruct ipw_retry_limit {\n\tu8 short_retry_limit;\n\tu8 long_retry_limit;\n\t__le16 reserved;\n} __packed;\n\nstruct ipw_dino_config {\n\t__le32 dino_config_addr;\n\t__le16 dino_config_size;\n\tu8 dino_response;\n\tu8 reserved;\n} __packed;\n\nstruct ipw_aironet_info {\n\tu8 id;\n\tu8 length;\n\t__le16 reserved;\n} __packed;\n\nstruct ipw_rx_key {\n\tu8 station_index;\n\tu8 key_type;\n\tu8 key_id;\n\tu8 key_flag;\n\tu8 key[16];\n\tu8 station_address[6];\n\tu8 key_index;\n\tu8 reserved;\n} __packed;\n\nstruct ipw_country_channel_info {\n\tu8 first_channel;\n\tu8 no_channels;\n\ts8 max_tx_power;\n} __packed;\n\nstruct ipw_country_info {\n\tu8 id;\n\tu8 length;\n\tu8 country_str[IEEE80211_COUNTRY_STRING_LEN];\n\tstruct ipw_country_channel_info groups[7];\n} __packed;\n\nstruct ipw_channel_tx_power {\n\tu8 channel_number;\n\ts8 tx_power;\n} __packed;\n\n#define SCAN_ASSOCIATED_INTERVAL (HZ)\n#define SCAN_INTERVAL (HZ / 10)\n#define MAX_A_CHANNELS  37\n#define MAX_B_CHANNELS  14\n\nstruct ipw_tx_power {\n\tu8 num_channels;\n\tu8 ieee_mode;\n\tstruct ipw_channel_tx_power channels_tx_power[MAX_A_CHANNELS];\n} __packed;\n\nstruct ipw_rsn_capabilities {\n\tu8 id;\n\tu8 length;\n\t__le16 version;\n} __packed;\n\nstruct ipw_sensitivity_calib {\n\t__le16 beacon_rssi_raw;\n\t__le16 reserved;\n} __packed;\n\n \nstruct ipw_cmd {\t  \n\tu32 cmd;    \n\tu32 status; \n\tu32 status_len;\n\t\t    \n\tu32 len;    \n   \n\tu32 param[];\n} __packed;\n\n#define STATUS_HCMD_ACTIVE      (1<<0)\t \n\n#define STATUS_INT_ENABLED      (1<<1)\n#define STATUS_RF_KILL_HW       (1<<2)\n#define STATUS_RF_KILL_SW       (1<<3)\n#define STATUS_RF_KILL_MASK     (STATUS_RF_KILL_HW | STATUS_RF_KILL_SW)\n\n#define STATUS_INIT             (1<<5)\n#define STATUS_AUTH             (1<<6)\n#define STATUS_ASSOCIATED       (1<<7)\n#define STATUS_STATE_MASK       (STATUS_INIT | STATUS_AUTH | STATUS_ASSOCIATED)\n\n#define STATUS_ASSOCIATING      (1<<8)\n#define STATUS_DISASSOCIATING   (1<<9)\n#define STATUS_ROAMING          (1<<10)\n#define STATUS_EXIT_PENDING     (1<<11)\n#define STATUS_DISASSOC_PENDING (1<<12)\n#define STATUS_STATE_PENDING    (1<<13)\n\n#define STATUS_DIRECT_SCAN_PENDING (1<<19)\n#define STATUS_SCAN_PENDING     (1<<20)\n#define STATUS_SCANNING         (1<<21)\n#define STATUS_SCAN_ABORTING    (1<<22)\n#define STATUS_SCAN_FORCED      (1<<23)\n\n#define STATUS_LED_LINK_ON      (1<<24)\n#define STATUS_LED_ACT_ON       (1<<25)\n\n#define STATUS_INDIRECT_BYTE    (1<<28)\t \n#define STATUS_INDIRECT_DWORD   (1<<29)\t \n#define STATUS_DIRECT_DWORD     (1<<30)\t \n\n#define STATUS_SECURITY_UPDATED (1<<31)\t \n\n#define CFG_STATIC_CHANNEL      (1<<0)\t \n#define CFG_STATIC_ESSID        (1<<1)\t \n#define CFG_STATIC_BSSID        (1<<2)\t \n#define CFG_CUSTOM_MAC          (1<<3)\n#define CFG_PREAMBLE_LONG       (1<<4)\n#define CFG_ADHOC_PERSIST       (1<<5)\n#define CFG_ASSOCIATE           (1<<6)\n#define CFG_FIXED_RATE          (1<<7)\n#define CFG_ADHOC_CREATE        (1<<8)\n#define CFG_NO_LED              (1<<9)\n#define CFG_BACKGROUND_SCAN     (1<<10)\n#define CFG_SPEED_SCAN          (1<<11)\n#define CFG_NET_STATS           (1<<12)\n\n#define CAP_SHARED_KEY          (1<<0)\t \n#define CAP_PRIVACY_ON          (1<<1)\t \n\n#define MAX_STATIONS            32\n#define IPW_INVALID_STATION     (0xff)\n\nstruct ipw_station_entry {\n\tu8 mac_addr[ETH_ALEN];\n\tu8 reserved;\n\tu8 support_mode;\n};\n\n#define AVG_ENTRIES 8\nstruct average {\n\ts16 entries[AVG_ENTRIES];\n\tu8 pos;\n\tu8 init;\n\ts32 sum;\n};\n\n#define MAX_SPEED_SCAN 100\n#define IPW_IBSS_MAC_HASH_SIZE 31\n\nstruct ipw_ibss_seq {\n\tu8 mac[ETH_ALEN];\n\tu16 seq_num;\n\tu16 frag_num;\n\tunsigned long packet_time;\n\tstruct list_head list;\n};\n\nstruct ipw_error_elem {\t  \n\tu32 desc;\n\tu32 time;\n\tu32 blink1;\n\tu32 blink2;\n\tu32 link1;\n\tu32 link2;\n\tu32 data;\n};\n\nstruct ipw_event {\t  \n\tu32 event;\n\tu32 time;\n\tu32 data;\n} __packed;\n\nstruct ipw_fw_error {\t  \n\tunsigned long jiffies;\n\tu32 status;\n\tu32 config;\n\tu32 elem_len;\n\tu32 log_len;\n\tstruct ipw_event *log;\n\tstruct ipw_error_elem elem[];\n} __packed;\n\n#ifdef CONFIG_IPW2200_PROMISCUOUS\n\nenum ipw_prom_filter {\n\tIPW_PROM_CTL_HEADER_ONLY = (1 << 0),\n\tIPW_PROM_MGMT_HEADER_ONLY = (1 << 1),\n\tIPW_PROM_DATA_HEADER_ONLY = (1 << 2),\n\tIPW_PROM_ALL_HEADER_ONLY = 0xf,  \n\tIPW_PROM_NO_TX = (1 << 4),\n\tIPW_PROM_NO_RX = (1 << 5),\n\tIPW_PROM_NO_CTL = (1 << 6),\n\tIPW_PROM_NO_MGMT = (1 << 7),\n\tIPW_PROM_NO_DATA = (1 << 8),\n};\n\nstruct ipw_priv;\nstruct ipw_prom_priv {\n\tstruct ipw_priv *priv;\n\tstruct libipw_device *ieee;\n\tenum ipw_prom_filter filter;\n\tint tx_packets;\n\tint rx_packets;\n};\n#endif\n\n#if defined(CONFIG_IPW2200_RADIOTAP) || defined(CONFIG_IPW2200_PROMISCUOUS)\n \nstruct ipw_rt_hdr {\n\tstruct ieee80211_radiotap_header rt_hdr;\n\tu64 rt_tsf;       \t \n\tu8 rt_flags;\t \n\tu8 rt_rate;\t \n\t__le16 rt_channel;\t \n\t__le16 rt_chbitmask;\t \n\ts8 rt_dbmsignal;\t \n\ts8 rt_dbmnoise;\n\tu8 rt_antenna;\t \n\tu8 payload[];   \n} __packed;\n#endif\n\nstruct ipw_priv {\n\t \n\tstruct libipw_device *ieee;\n\n\tspinlock_t lock;\n\tspinlock_t irq_lock;\n\tstruct mutex mutex;\n\n\t \n\tstruct pci_dev *pci_dev;\n\tstruct net_device *net_dev;\n\n#ifdef CONFIG_IPW2200_PROMISCUOUS\n\t \n\tstruct ipw_prom_priv *prom_priv;\n\tstruct net_device *prom_net_dev;\n#endif\n\n\t \n\tvoid __iomem *hw_base;\n\tunsigned long hw_len;\n\n\tstruct fw_image_desc sram_desc;\n\n\t \n\tstruct alive_command_responce dino_alive;\n\n\twait_queue_head_t wait_command_queue;\n\twait_queue_head_t wait_state;\n\n\t \n\tstruct ipw_rx_queue *rxq;\n\tstruct clx2_tx_queue txq_cmd;\n\tstruct clx2_tx_queue txq[4];\n\tu32 status;\n\tu32 config;\n\tu32 capability;\n\n\tstruct average average_missed_beacons;\n\ts16 exp_avg_rssi;\n\ts16 exp_avg_noise;\n\tu32 port_type;\n\tint rx_bufs_min;\t   \n\tint rx_pend_max;\t   \n\tu32 hcmd_seq;\t\t   \n\tu32 disassociate_threshold;\n\tu32 roaming_threshold;\n\n\tstruct ipw_associate assoc_request;\n\tstruct libipw_network *assoc_network;\n\n\tunsigned long ts_scan_abort;\n\tstruct ipw_supported_rates rates;\n\tstruct ipw_rates phy[3];\t    \n\tstruct ipw_rates supp;\t\t    \n\tstruct ipw_rates extended;\t    \n\n\tstruct notif_link_deterioration last_link_deterioration;  \n\tstruct ipw_cmd *hcmd;  \n\n\twait_queue_head_t hcmd_wq;      \n\tu32 tsf_bcn[2];\t\t      \n\n\tstruct notif_calibration calib;\t \n\n\t \n\tu32 table0_addr;\n\tu32 table0_len;\n\tu32 table1_addr;\n\tu32 table1_len;\n\tu32 table2_addr;\n\tu32 table2_len;\n\n\t \n\tu8 essid[IW_ESSID_MAX_SIZE];\n\tu8 essid_len;\n\tu8 nick[IW_ESSID_MAX_SIZE];\n\tu16 rates_mask;\n\tu8 channel;\n\tstruct ipw_sys_config sys_config;\n\tu32 power_mode;\n\tu8 bssid[ETH_ALEN];\n\tu16 rts_threshold;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 num_stations;\n\tu8 stations[MAX_STATIONS][ETH_ALEN];\n\tu8 short_retry_limit;\n\tu8 long_retry_limit;\n\n\tu32 notif_missed_beacons;\n\n\t \n\tu32 last_missed_beacons;\n\tu32 last_tx_packets;\n\tu32 last_rx_packets;\n\tu32 last_tx_failures;\n\tu32 last_rx_err;\n\tu32 last_rate;\n\n\tu32 missed_adhoc_beacons;\n\tu32 missed_beacons;\n\tu32 rx_packets;\n\tu32 tx_packets;\n\tu32 quality;\n\n\tu8 speed_scan[MAX_SPEED_SCAN];\n\tu8 speed_scan_pos;\n\n\tu16 last_seq_num;\n\tu16 last_frag_num;\n\tunsigned long last_packet_time;\n\tstruct list_head ibss_mac_hash[IPW_IBSS_MAC_HASH_SIZE];\n\n\t \n\tu8 eeprom[0x100];\t \n\tu8 country[4];\n\tint eeprom_delay;\n\n\tstruct iw_statistics wstats;\n\n\tstruct iw_public_data wireless_data;\n\n\tint user_requested_scan;\n\tu8 direct_scan_ssid[IW_ESSID_MAX_SIZE];\n\tu8 direct_scan_ssid_len;\n\n\tstruct delayed_work adhoc_check;\n\tstruct work_struct associate;\n\tstruct work_struct disassociate;\n\tstruct work_struct system_config;\n\tstruct work_struct rx_replenish;\n\tstruct delayed_work request_scan;\n\tstruct delayed_work request_direct_scan;\n\tstruct delayed_work request_passive_scan;\n\tstruct delayed_work scan_event;\n\tstruct work_struct adapter_restart;\n\tstruct delayed_work rf_kill;\n\tstruct work_struct up;\n\tstruct work_struct down;\n\tstruct delayed_work gather_stats;\n\tstruct work_struct abort_scan;\n\tstruct work_struct roam;\n\tstruct delayed_work scan_check;\n\tstruct work_struct link_up;\n\tstruct work_struct link_down;\n\n\tstruct tasklet_struct irq_tasklet;\n\n\t \n\tu8 nic_type;\n\tu32 led_activity_on;\n\tu32 led_activity_off;\n\tu32 led_association_on;\n\tu32 led_association_off;\n\tu32 led_ofdm_on;\n\tu32 led_ofdm_off;\n\n\tstruct delayed_work led_link_on;\n\tstruct delayed_work led_link_off;\n\tstruct delayed_work led_act_off;\n\tstruct work_struct merge_networks;\n\n\tstruct ipw_cmd_log *cmdlog;\n\tint cmdlog_len;\n\tint cmdlog_pos;\n\n#define IPW_2200BG  1\n#define IPW_2915ABG 2\n\tu8 adapter;\n\n\ts8 tx_power;\n\n\t \n\ttime64_t suspend_at;\n\ttime64_t suspend_time;\n\n#ifdef CONFIG_PM\n\tu32 pm_state[16];\n#endif\n\n\tstruct ipw_fw_error *error;\n\n\t \n\n\t \n\tu32 isr_inta;\n\n\t \n\tstruct ipw_qos_info qos_data;\n\tstruct work_struct qos_activate;\n\t \n\n\t \n\tu32 indirect_dword;\n\tu32 direct_dword;\n\tu32 indirect_byte;\n};\t\t\t\t \n\n \n\n \n#define BIT_FMT8 \"%c%c%c%c-%c%c%c%c\"\n#define BIT_FMT16 BIT_FMT8 \":\" BIT_FMT8\n#define BIT_FMT32 BIT_FMT16 \" \" BIT_FMT16\n\n#define BITC(x,y) (((x>>y)&1)?'1':'0')\n#define BIT_ARG8(x) \\\nBITC(x,7),BITC(x,6),BITC(x,5),BITC(x,4),\\\nBITC(x,3),BITC(x,2),BITC(x,1),BITC(x,0)\n\n#define BIT_ARG16(x) \\\nBITC(x,15),BITC(x,14),BITC(x,13),BITC(x,12),\\\nBITC(x,11),BITC(x,10),BITC(x,9),BITC(x,8),\\\nBIT_ARG8(x)\n\n#define BIT_ARG32(x) \\\nBITC(x,31),BITC(x,30),BITC(x,29),BITC(x,28),\\\nBITC(x,27),BITC(x,26),BITC(x,25),BITC(x,24),\\\nBITC(x,23),BITC(x,22),BITC(x,21),BITC(x,20),\\\nBITC(x,19),BITC(x,18),BITC(x,17),BITC(x,16),\\\nBIT_ARG16(x)\n\n\n#define IPW_DEBUG(level, fmt, args...) \\\ndo { if (ipw_debug_level & (level)) \\\n  printk(KERN_DEBUG DRV_NAME\": %s \" fmt, __func__ , ## args); } while (0)\n\n#ifdef CONFIG_IPW2200_DEBUG\n#define IPW_LL_DEBUG(level, fmt, args...) \\\ndo { if (ipw_debug_level & (level)) \\\n  printk(KERN_DEBUG DRV_NAME\": %s \" fmt, __func__ , ## args); } while (0)\n#else\n#define IPW_LL_DEBUG(level, fmt, args...) do {} while (0)\n#endif\t\t\t\t \n\n \n\n#define IPW_DL_ERROR         (1<<0)\n#define IPW_DL_WARNING       (1<<1)\n#define IPW_DL_INFO          (1<<2)\n#define IPW_DL_WX            (1<<3)\n#define IPW_DL_HOST_COMMAND  (1<<5)\n#define IPW_DL_STATE         (1<<6)\n\n#define IPW_DL_NOTIF         (1<<10)\n#define IPW_DL_SCAN          (1<<11)\n#define IPW_DL_ASSOC         (1<<12)\n#define IPW_DL_DROP          (1<<13)\n#define IPW_DL_IOCTL         (1<<14)\n\n#define IPW_DL_MANAGE        (1<<15)\n#define IPW_DL_FW            (1<<16)\n#define IPW_DL_RF_KILL       (1<<17)\n#define IPW_DL_FW_ERRORS     (1<<18)\n\n#define IPW_DL_LED           (1<<19)\n\n#define IPW_DL_ORD           (1<<20)\n\n#define IPW_DL_FRAG          (1<<21)\n#define IPW_DL_WEP           (1<<22)\n#define IPW_DL_TX            (1<<23)\n#define IPW_DL_RX            (1<<24)\n#define IPW_DL_ISR           (1<<25)\n#define IPW_DL_FW_INFO       (1<<26)\n#define IPW_DL_IO            (1<<27)\n#define IPW_DL_TRACE         (1<<28)\n\n#define IPW_DL_STATS         (1<<29)\n#define IPW_DL_MERGE         (1<<30)\n#define IPW_DL_QOS           (1<<31)\n\n#define IPW_ERROR(f, a...) printk(KERN_ERR DRV_NAME \": \" f, ## a)\n#define IPW_WARNING(f, a...) printk(KERN_WARNING DRV_NAME \": \" f, ## a)\n#define IPW_DEBUG_INFO(f, a...)    IPW_DEBUG(IPW_DL_INFO, f, ## a)\n\n#define IPW_DEBUG_WX(f, a...)     IPW_DEBUG(IPW_DL_WX, f, ## a)\n#define IPW_DEBUG_SCAN(f, a...)   IPW_DEBUG(IPW_DL_SCAN, f, ## a)\n#define IPW_DEBUG_TRACE(f, a...)  IPW_LL_DEBUG(IPW_DL_TRACE, f, ## a)\n#define IPW_DEBUG_RX(f, a...)     IPW_LL_DEBUG(IPW_DL_RX, f, ## a)\n#define IPW_DEBUG_TX(f, a...)     IPW_LL_DEBUG(IPW_DL_TX, f, ## a)\n#define IPW_DEBUG_ISR(f, a...)    IPW_LL_DEBUG(IPW_DL_ISR, f, ## a)\n#define IPW_DEBUG_MANAGEMENT(f, a...) IPW_DEBUG(IPW_DL_MANAGE, f, ## a)\n#define IPW_DEBUG_LED(f, a...) IPW_LL_DEBUG(IPW_DL_LED, f, ## a)\n#define IPW_DEBUG_WEP(f, a...)    IPW_LL_DEBUG(IPW_DL_WEP, f, ## a)\n#define IPW_DEBUG_HC(f, a...) IPW_LL_DEBUG(IPW_DL_HOST_COMMAND, f, ## a)\n#define IPW_DEBUG_FRAG(f, a...) IPW_LL_DEBUG(IPW_DL_FRAG, f, ## a)\n#define IPW_DEBUG_FW(f, a...) IPW_LL_DEBUG(IPW_DL_FW, f, ## a)\n#define IPW_DEBUG_RF_KILL(f, a...) IPW_DEBUG(IPW_DL_RF_KILL, f, ## a)\n#define IPW_DEBUG_DROP(f, a...) IPW_DEBUG(IPW_DL_DROP, f, ## a)\n#define IPW_DEBUG_IO(f, a...) IPW_LL_DEBUG(IPW_DL_IO, f, ## a)\n#define IPW_DEBUG_ORD(f, a...) IPW_LL_DEBUG(IPW_DL_ORD, f, ## a)\n#define IPW_DEBUG_FW_INFO(f, a...) IPW_LL_DEBUG(IPW_DL_FW_INFO, f, ## a)\n#define IPW_DEBUG_NOTIF(f, a...) IPW_DEBUG(IPW_DL_NOTIF, f, ## a)\n#define IPW_DEBUG_STATE(f, a...) IPW_DEBUG(IPW_DL_STATE | IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)\n#define IPW_DEBUG_ASSOC(f, a...) IPW_DEBUG(IPW_DL_ASSOC | IPW_DL_INFO, f, ## a)\n#define IPW_DEBUG_STATS(f, a...) IPW_LL_DEBUG(IPW_DL_STATS, f, ## a)\n#define IPW_DEBUG_MERGE(f, a...) IPW_LL_DEBUG(IPW_DL_MERGE, f, ## a)\n#define IPW_DEBUG_QOS(f, a...)   IPW_LL_DEBUG(IPW_DL_QOS, f, ## a)\n\n#include <linux/ctype.h>\n\n \n\n#define IPW_INTA_RW       0x00000008\n#define IPW_INTA_MASK_R   0x0000000C\n#define IPW_INDIRECT_ADDR 0x00000010\n#define IPW_INDIRECT_DATA 0x00000014\n#define IPW_AUTOINC_ADDR  0x00000018\n#define IPW_AUTOINC_DATA  0x0000001C\n#define IPW_RESET_REG     0x00000020\n#define IPW_GP_CNTRL_RW   0x00000024\n\n#define IPW_READ_INT_REGISTER 0xFF4\n\n#define IPW_GP_CNTRL_BIT_INIT_DONE\t0x00000004\n\n#define IPW_REGISTER_DOMAIN1_END        0x00001000\n#define IPW_SRAM_READ_INT_REGISTER \t0x00000ff4\n\n#define IPW_SHARED_LOWER_BOUND          0x00000200\n#define IPW_INTERRUPT_AREA_LOWER_BOUND  0x00000f80\n\n#define IPW_NIC_SRAM_LOWER_BOUND        0x00000000\n#define IPW_NIC_SRAM_UPPER_BOUND        0x00030000\n\n#define IPW_BIT_INT_HOST_SRAM_READ_INT_REGISTER (1 << 29)\n#define IPW_GP_CNTRL_BIT_CLOCK_READY    0x00000001\n#define IPW_GP_CNTRL_BIT_HOST_ALLOWS_STANDBY 0x00000002\n\n \n#define CBD_RESET_REG_PRINCETON_RESET (1<<0)\n#define IPW_START_STANDBY             (1<<2)\n#define IPW_ACTIVITY_LED              (1<<4)\n#define IPW_ASSOCIATED_LED            (1<<5)\n#define IPW_OFDM_LED                  (1<<6)\n#define IPW_RESET_REG_SW_RESET        (1<<7)\n#define IPW_RESET_REG_MASTER_DISABLED (1<<8)\n#define IPW_RESET_REG_STOP_MASTER     (1<<9)\n#define IPW_GATE_ODMA                 (1<<25)\n#define IPW_GATE_IDMA                 (1<<26)\n#define IPW_ARC_KESHET_CONFIG         (1<<27)\n#define IPW_GATE_ADMA                 (1<<29)\n\n#define IPW_CSR_CIS_UPPER_BOUND\t0x00000200\n#define IPW_DOMAIN_0_END 0x1000\n#define CLX_MEM_BAR_SIZE 0x1000\n\n \n\n#define DINO_ENABLE_SYSTEM 0x80\t \n#define DINO_ENABLE_CS     0x40\t \n#define DINO_RXFIFO_DATA   0x01\t \n#define IPW_BASEBAND_CONTROL_STATUS\t0X00200000\n#define IPW_BASEBAND_TX_FIFO_WRITE\t0X00200004\n#define IPW_BASEBAND_RX_FIFO_READ\t0X00200004\n#define IPW_BASEBAND_CONTROL_STORE\t0X00200010\n\n#define IPW_INTERNAL_CMD_EVENT \t0X00300004\n#define IPW_BASEBAND_POWER_DOWN 0x00000001\n\n#define IPW_MEM_HALT_AND_RESET  0x003000e0\n\n \n#define IPW_BIT_HALT_RESET_ON\t0x80000000\n#define IPW_BIT_HALT_RESET_OFF \t0x00000000\n\n#define CB_LAST_VALID     0x20000000\n#define CB_INT_ENABLED    0x40000000\n#define CB_VALID          0x80000000\n#define CB_SRC_LE         0x08000000\n#define CB_DEST_LE        0x04000000\n#define CB_SRC_AUTOINC    0x00800000\n#define CB_SRC_IO_GATED   0x00400000\n#define CB_DEST_AUTOINC   0x00080000\n#define CB_SRC_SIZE_LONG  0x00200000\n#define CB_DEST_SIZE_LONG 0x00020000\n\n \n\n#define DMA_CONTROL_SMALL_CB_CONST_VALUE 0x00540000\n#define DMA_CB_STOP_AND_ABORT            0x00000C00\n#define DMA_CB_START                     0x00000100\n\n#define IPW_SHARED_SRAM_SIZE               0x00030000\n#define IPW_SHARED_SRAM_DMA_CONTROL        0x00027000\n#define CB_MAX_LENGTH                      0x1FFF\n\n#define IPW_HOST_EEPROM_DATA_SRAM_SIZE 0xA18\n#define IPW_EEPROM_IMAGE_SIZE          0x100\n\n \n#define IPW_DMA_I_CURRENT_CB  0x003000D0\n#define IPW_DMA_O_CURRENT_CB  0x003000D4\n#define IPW_DMA_I_DMA_CONTROL 0x003000A4\n#define IPW_DMA_I_CB_BASE     0x003000A0\n\n#define IPW_TX_CMD_QUEUE_BD_BASE        0x00000200\n#define IPW_TX_CMD_QUEUE_BD_SIZE        0x00000204\n#define IPW_TX_QUEUE_0_BD_BASE          0x00000208\n#define IPW_TX_QUEUE_0_BD_SIZE          (0x0000020C)\n#define IPW_TX_QUEUE_1_BD_BASE          0x00000210\n#define IPW_TX_QUEUE_1_BD_SIZE          0x00000214\n#define IPW_TX_QUEUE_2_BD_BASE          0x00000218\n#define IPW_TX_QUEUE_2_BD_SIZE          (0x0000021C)\n#define IPW_TX_QUEUE_3_BD_BASE          0x00000220\n#define IPW_TX_QUEUE_3_BD_SIZE          0x00000224\n#define IPW_RX_BD_BASE                  0x00000240\n#define IPW_RX_BD_SIZE                  0x00000244\n#define IPW_RFDS_TABLE_LOWER            0x00000500\n\n#define IPW_TX_CMD_QUEUE_READ_INDEX     0x00000280\n#define IPW_TX_QUEUE_0_READ_INDEX       0x00000284\n#define IPW_TX_QUEUE_1_READ_INDEX       0x00000288\n#define IPW_TX_QUEUE_2_READ_INDEX       (0x0000028C)\n#define IPW_TX_QUEUE_3_READ_INDEX       0x00000290\n#define IPW_RX_READ_INDEX               (0x000002A0)\n\n#define IPW_TX_CMD_QUEUE_WRITE_INDEX    (0x00000F80)\n#define IPW_TX_QUEUE_0_WRITE_INDEX      (0x00000F84)\n#define IPW_TX_QUEUE_1_WRITE_INDEX      (0x00000F88)\n#define IPW_TX_QUEUE_2_WRITE_INDEX      (0x00000F8C)\n#define IPW_TX_QUEUE_3_WRITE_INDEX      (0x00000F90)\n#define IPW_RX_WRITE_INDEX              (0x00000FA0)\n\n \n\n#define IPW_EEPROM_DATA_SRAM_ADDRESS (IPW_SHARED_LOWER_BOUND + 0x814)\n#define IPW_EEPROM_DATA_SRAM_SIZE    (IPW_SHARED_LOWER_BOUND + 0x818)\n#define IPW_EEPROM_LOAD_DISABLE      (IPW_SHARED_LOWER_BOUND + 0x81C)\n#define IPW_EEPROM_DATA              (IPW_SHARED_LOWER_BOUND + 0x820)\n#define IPW_EEPROM_UPPER_ADDRESS     (IPW_SHARED_LOWER_BOUND + 0x9E0)\n\n#define IPW_STATION_TABLE_LOWER      (IPW_SHARED_LOWER_BOUND + 0xA0C)\n#define IPW_STATION_TABLE_UPPER      (IPW_SHARED_LOWER_BOUND + 0xB0C)\n#define IPW_REQUEST_ATIM             (IPW_SHARED_LOWER_BOUND + 0xB0C)\n#define IPW_ATIM_SENT                (IPW_SHARED_LOWER_BOUND + 0xB10)\n#define IPW_WHO_IS_AWAKE             (IPW_SHARED_LOWER_BOUND + 0xB14)\n#define IPW_DURING_ATIM_WINDOW       (IPW_SHARED_LOWER_BOUND + 0xB18)\n\n#define MSB                             1\n#define LSB                             0\n#define WORD_TO_BYTE(_word)             ((_word) * sizeof(u16))\n\n#define GET_EEPROM_ADDR(_wordoffset,_byteoffset) \\\n    ( WORD_TO_BYTE(_wordoffset) + (_byteoffset) )\n\n \n#define EEPROM_PME_CAPABILITY   (GET_EEPROM_ADDR(0x09,MSB))\t \n#define EEPROM_MAC_ADDRESS      (GET_EEPROM_ADDR(0x21,LSB))\t \n#define EEPROM_VERSION          (GET_EEPROM_ADDR(0x24,MSB))\t \n#define EEPROM_NIC_TYPE         (GET_EEPROM_ADDR(0x25,LSB))\t \n#define EEPROM_SKU_CAPABILITY   (GET_EEPROM_ADDR(0x25,MSB))\t \n#define EEPROM_COUNTRY_CODE     (GET_EEPROM_ADDR(0x26,LSB))\t \n#define EEPROM_IBSS_CHANNELS_BG (GET_EEPROM_ADDR(0x28,LSB))\t \n#define EEPROM_IBSS_CHANNELS_A  (GET_EEPROM_ADDR(0x29,MSB))\t \n#define EEPROM_BSS_CHANNELS_BG  (GET_EEPROM_ADDR(0x2c,LSB))\t \n#define EEPROM_HW_VERSION       (GET_EEPROM_ADDR(0x72,LSB))\t \n\n \n#define EEPROM_NIC_TYPE_0 0\n#define EEPROM_NIC_TYPE_1 1\n#define EEPROM_NIC_TYPE_2 2\n#define EEPROM_NIC_TYPE_3 3\n#define EEPROM_NIC_TYPE_4 4\n\n \n#define EEPROM_SKU_CAP_BT_CHANNEL_SIG  0x01\t \n#define EEPROM_SKU_CAP_BT_PRIORITY     0x02\t \n#define EEPROM_SKU_CAP_BT_OOB          0x04\t \n\n#define FW_MEM_REG_LOWER_BOUND          0x00300000\n#define FW_MEM_REG_EEPROM_ACCESS        (FW_MEM_REG_LOWER_BOUND + 0x40)\n#define IPW_EVENT_REG                   (FW_MEM_REG_LOWER_BOUND + 0x04)\n#define EEPROM_BIT_SK                   (1<<0)\n#define EEPROM_BIT_CS                   (1<<1)\n#define EEPROM_BIT_DI                   (1<<2)\n#define EEPROM_BIT_DO                   (1<<4)\n\n#define EEPROM_CMD_READ                 0x2\n\n \n#define IPW_INTA_NONE   0x00000000\n\n#define IPW_INTA_BIT_RX_TRANSFER                   0x00000002\n#define IPW_INTA_BIT_STATUS_CHANGE                 0x00000010\n#define IPW_INTA_BIT_BEACON_PERIOD_EXPIRED         0x00000020\n\n\n#define IPW_INTA_BIT_TX_CMD_QUEUE                  0x00000800\n#define IPW_INTA_BIT_TX_QUEUE_1                    0x00001000\n#define IPW_INTA_BIT_TX_QUEUE_2                    0x00002000\n#define IPW_INTA_BIT_TX_QUEUE_3                    0x00004000\n#define IPW_INTA_BIT_TX_QUEUE_4                    0x00008000\n\n#define IPW_INTA_BIT_SLAVE_MODE_HOST_CMD_DONE      0x00010000\n\n#define IPW_INTA_BIT_PREPARE_FOR_POWER_DOWN        0x00100000\n#define IPW_INTA_BIT_POWER_DOWN                    0x00200000\n\n#define IPW_INTA_BIT_FW_INITIALIZATION_DONE        0x01000000\n#define IPW_INTA_BIT_FW_CARD_DISABLE_PHY_OFF_DONE  0x02000000\n#define IPW_INTA_BIT_RF_KILL_DONE                  0x04000000\n#define IPW_INTA_BIT_FATAL_ERROR             0x40000000\n#define IPW_INTA_BIT_PARITY_ERROR            0x80000000\n\n \n#define IPW_INTA_MASK_ALL                        \\\n        (IPW_INTA_BIT_TX_QUEUE_1               | \\\n\t IPW_INTA_BIT_TX_QUEUE_2               | \\\n\t IPW_INTA_BIT_TX_QUEUE_3               | \\\n\t IPW_INTA_BIT_TX_QUEUE_4               | \\\n\t IPW_INTA_BIT_TX_CMD_QUEUE             | \\\n\t IPW_INTA_BIT_RX_TRANSFER              | \\\n\t IPW_INTA_BIT_FATAL_ERROR              | \\\n\t IPW_INTA_BIT_PARITY_ERROR             | \\\n\t IPW_INTA_BIT_STATUS_CHANGE            | \\\n\t IPW_INTA_BIT_FW_INITIALIZATION_DONE   | \\\n\t IPW_INTA_BIT_BEACON_PERIOD_EXPIRED    | \\\n\t IPW_INTA_BIT_SLAVE_MODE_HOST_CMD_DONE | \\\n\t IPW_INTA_BIT_PREPARE_FOR_POWER_DOWN   | \\\n\t IPW_INTA_BIT_POWER_DOWN               | \\\n         IPW_INTA_BIT_RF_KILL_DONE )\n\n \n#define EVENT_ELEM_SIZE     (3 * sizeof(u32))\n#define EVENT_START_OFFSET  (1 * sizeof(u32) + 2 * sizeof(u16))\n\n \n#define ERROR_ELEM_SIZE     (7 * sizeof(u32))\n#define ERROR_START_OFFSET  (1 * sizeof(u32))\n\n \n#define IPW_TX_POWER_MIN\t-12\n#define IPW_TX_POWER_MAX\t20\n#define IPW_TX_POWER_DEFAULT\tIPW_TX_POWER_MAX\n\nenum {\n\tIPW_FW_ERROR_OK = 0,\n\tIPW_FW_ERROR_FAIL,\n\tIPW_FW_ERROR_MEMORY_UNDERFLOW,\n\tIPW_FW_ERROR_MEMORY_OVERFLOW,\n\tIPW_FW_ERROR_BAD_PARAM,\n\tIPW_FW_ERROR_BAD_CHECKSUM,\n\tIPW_FW_ERROR_NMI_INTERRUPT,\n\tIPW_FW_ERROR_BAD_DATABASE,\n\tIPW_FW_ERROR_ALLOC_FAIL,\n\tIPW_FW_ERROR_DMA_UNDERRUN,\n\tIPW_FW_ERROR_DMA_STATUS,\n\tIPW_FW_ERROR_DINO_ERROR,\n\tIPW_FW_ERROR_EEPROM_ERROR,\n\tIPW_FW_ERROR_SYSASSERT,\n\tIPW_FW_ERROR_FATAL_ERROR\n};\n\n#define AUTH_OPEN\t0\n#define AUTH_SHARED_KEY\t1\n#define AUTH_LEAP\t2\n#define AUTH_IGNORE\t3\n\n#define HC_ASSOCIATE      0\n#define HC_REASSOCIATE    1\n#define HC_DISASSOCIATE   2\n#define HC_IBSS_START     3\n#define HC_IBSS_RECONF    4\n#define HC_DISASSOC_QUIET 5\n\n#define HC_QOS_SUPPORT_ASSOC  cpu_to_le16(0x01)\n\n#define IPW_RATE_CAPABILITIES 1\n#define IPW_RATE_CONNECT      0\n\n \n#define IPW_TX_RATE_1MB  0x0A\n#define IPW_TX_RATE_2MB  0x14\n#define IPW_TX_RATE_5MB  0x37\n#define IPW_TX_RATE_6MB  0x0D\n#define IPW_TX_RATE_9MB  0x0F\n#define IPW_TX_RATE_11MB 0x6E\n#define IPW_TX_RATE_12MB 0x05\n#define IPW_TX_RATE_18MB 0x07\n#define IPW_TX_RATE_24MB 0x09\n#define IPW_TX_RATE_36MB 0x0B\n#define IPW_TX_RATE_48MB 0x01\n#define IPW_TX_RATE_54MB 0x03\n\n#define IPW_ORD_TABLE_ID_MASK             0x0000FF00\n#define IPW_ORD_TABLE_VALUE_MASK          0x000000FF\n\n#define IPW_ORD_TABLE_0_MASK              0x0000F000\n#define IPW_ORD_TABLE_1_MASK              0x0000F100\n#define IPW_ORD_TABLE_2_MASK              0x0000F200\n#define IPW_ORD_TABLE_3_MASK              0x0000F300\n#define IPW_ORD_TABLE_4_MASK              0x0000F400\n#define IPW_ORD_TABLE_5_MASK              0x0000F500\n#define IPW_ORD_TABLE_6_MASK              0x0000F600\n#define IPW_ORD_TABLE_7_MASK              0x0000F700\n\n \nenum {\n\tIPW_ORD_STAT_TX_CURR_RATE = IPW_ORD_TABLE_0_MASK + 1,\n\tIPW_ORD_STAT_FRAG_TRESHOLD,\n\tIPW_ORD_STAT_RTS_THRESHOLD,\n\tIPW_ORD_STAT_TX_HOST_REQUESTS,\n\tIPW_ORD_STAT_TX_HOST_COMPLETE,\n\tIPW_ORD_STAT_TX_DIR_DATA,\n\tIPW_ORD_STAT_TX_DIR_DATA_B_1,\n\tIPW_ORD_STAT_TX_DIR_DATA_B_2,\n\tIPW_ORD_STAT_TX_DIR_DATA_B_5_5,\n\tIPW_ORD_STAT_TX_DIR_DATA_B_11,\n\t \n\n\tIPW_ORD_STAT_TX_DIR_DATA_G_1 = IPW_ORD_TABLE_0_MASK + 19,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_2,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_5_5,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_6,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_9,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_11,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_12,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_18,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_24,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_36,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_48,\n\tIPW_ORD_STAT_TX_DIR_DATA_G_54,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_B_1,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_B_2,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_B_5_5,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_B_11,\n\t \n\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_1 = IPW_ORD_TABLE_0_MASK + 44,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_2,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_5_5,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_6,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_9,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_11,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_12,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_18,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_24,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_36,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_48,\n\tIPW_ORD_STAT_TX_NON_DIR_DATA_G_54,\n\tIPW_ORD_STAT_TX_RETRY,\n\tIPW_ORD_STAT_TX_FAILURE,\n\tIPW_ORD_STAT_RX_ERR_CRC,\n\tIPW_ORD_STAT_RX_ERR_ICV,\n\tIPW_ORD_STAT_RX_NO_BUFFER,\n\tIPW_ORD_STAT_FULL_SCANS,\n\tIPW_ORD_STAT_PARTIAL_SCANS,\n\tIPW_ORD_STAT_TGH_ABORTED_SCANS,\n\tIPW_ORD_STAT_TX_TOTAL_BYTES,\n\tIPW_ORD_STAT_CURR_RSSI_RAW,\n\tIPW_ORD_STAT_RX_BEACON,\n\tIPW_ORD_STAT_MISSED_BEACONS,\n\tIPW_ORD_TABLE_0_LAST\n};\n\n#define IPW_RSSI_TO_DBM 112\n\n \nenum {\n\tIPW_ORD_TABLE_1_LAST = IPW_ORD_TABLE_1_MASK | 1,\n};\n\n \nenum {\n\tIPW_ORD_STAT_FW_VERSION = IPW_ORD_TABLE_2_MASK | 1,\n\tIPW_ORD_STAT_FW_DATE,\n\tIPW_ORD_STAT_UCODE_VERSION,\n\tIPW_ORD_STAT_UCODE_DATE,\n\tIPW_ORD_STAT_ADAPTER_MAC,\n\tIPW_ORD_STAT_RTC,\n\tIPW_ORD_TABLE_2_LAST\n};\n\n \nenum {\n\tIPW_ORD_STAT_TX_PACKET = IPW_ORD_TABLE_3_MASK | 0,\n\tIPW_ORD_STAT_TX_PACKET_FAILURE,\n\tIPW_ORD_STAT_TX_PACKET_SUCCESS,\n\tIPW_ORD_STAT_TX_PACKET_ABORTED,\n\tIPW_ORD_TABLE_3_LAST\n};\n\n \nenum {\n\tIPW_ORD_TABLE_4_LAST = IPW_ORD_TABLE_4_MASK\n};\n\n \nenum {\n\tIPW_ORD_STAT_AVAILABLE_AP_COUNT = IPW_ORD_TABLE_5_MASK,\n\tIPW_ORD_STAT_AP_ASSNS,\n\tIPW_ORD_STAT_ROAM,\n\tIPW_ORD_STAT_ROAM_CAUSE_MISSED_BEACONS,\n\tIPW_ORD_STAT_ROAM_CAUSE_UNASSOC,\n\tIPW_ORD_STAT_ROAM_CAUSE_RSSI,\n\tIPW_ORD_STAT_ROAM_CAUSE_LINK_QUALITY,\n\tIPW_ORD_STAT_ROAM_CAUSE_AP_LOAD_BALANCE,\n\tIPW_ORD_STAT_ROAM_CAUSE_AP_NO_TX,\n\tIPW_ORD_STAT_LINK_UP,\n\tIPW_ORD_STAT_LINK_DOWN,\n\tIPW_ORD_ANTENNA_DIVERSITY,\n\tIPW_ORD_CURR_FREQ,\n\tIPW_ORD_TABLE_5_LAST\n};\n\n \nenum {\n\tIPW_ORD_COUNTRY_CODE = IPW_ORD_TABLE_6_MASK,\n\tIPW_ORD_CURR_BSSID,\n\tIPW_ORD_CURR_SSID,\n\tIPW_ORD_TABLE_6_LAST\n};\n\n \nenum {\n\tIPW_ORD_STAT_PERCENT_MISSED_BEACONS = IPW_ORD_TABLE_7_MASK,\n\tIPW_ORD_STAT_PERCENT_TX_RETRIES,\n\tIPW_ORD_STAT_PERCENT_LINK_QUALITY,\n\tIPW_ORD_STAT_CURR_RSSI_DBM,\n\tIPW_ORD_TABLE_7_LAST\n};\n\n#define IPW_ERROR_LOG     (IPW_SHARED_LOWER_BOUND + 0x410)\n#define IPW_EVENT_LOG     (IPW_SHARED_LOWER_BOUND + 0x414)\n#define IPW_ORDINALS_TABLE_LOWER        (IPW_SHARED_LOWER_BOUND + 0x500)\n#define IPW_ORDINALS_TABLE_0            (IPW_SHARED_LOWER_BOUND + 0x180)\n#define IPW_ORDINALS_TABLE_1            (IPW_SHARED_LOWER_BOUND + 0x184)\n#define IPW_ORDINALS_TABLE_2            (IPW_SHARED_LOWER_BOUND + 0x188)\n#define IPW_MEM_FIXED_OVERRIDE          (IPW_SHARED_LOWER_BOUND + 0x41C)\n\nstruct ipw_fixed_rate {\n\t__le16 tx_rates;\n\t__le16 reserved;\n} __packed;\n\n#define IPW_INDIRECT_ADDR_MASK (~0x3ul)\n\nstruct host_cmd {\n\tu8 cmd;\n\tu8 len;\n\tu16 reserved;\n\tconst u32 *param;\n} __packed;\t \n\nstruct cmdlog_host_cmd {\n\tu8 cmd;\n\tu8 len;\n\t__le16 reserved;\n\tchar param[124];\n} __packed;\n\nstruct ipw_cmd_log {\n\tunsigned long jiffies;\n\tint retcode;\n\tstruct cmdlog_host_cmd cmd;\n};\n\n \n \n#define CFG_BT_COEXISTENCE_SIGNAL_CHNL  0x01\t \n#define CFG_BT_COEXISTENCE_DEFER        0x02\t \n#define CFG_BT_COEXISTENCE_KILL         0x04\t \n#define CFG_BT_COEXISTENCE_WME_OVER_BT  0x08\t \n#define CFG_BT_COEXISTENCE_OOB          0x10\t \n\n \n#define CFG_CTS_TO_ITSELF_ENABLED_MIN\t0x00\n#define CFG_CTS_TO_ITSELF_ENABLED_MAX\t0x01\n#define CFG_CTS_TO_ITSELF_ENABLED_DEF\tCFG_CTS_TO_ITSELF_ENABLED_MIN\n\n \n#define CFG_SYS_ANTENNA_BOTH            0x00\t \n#define CFG_SYS_ANTENNA_A               0x01\t \n#define CFG_SYS_ANTENNA_B               0x03\t \n#define CFG_SYS_ANTENNA_SLOW_DIV        0x02\t \n\n#define IPW_MAX_CONFIG_RETRIES 10\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}