
WARNING: "-rtl=" option not set
This will result in improper RTL being read during synthesis
INFO: Ignore if task is NOT -syn or -all

WARNING: "-rtl_top=" option not set
Set "-rtl_top=" for proper running

WARNING: "-tb=" option not set
This will result in improper TestBench being read during simulation
INFO: Ignore if task is NOT -sim or -all

WARNING: "-tb_top=" option not set
INFO: Ignore if task is NOT -sim or -all

WARNING: "-tb=" option not set
This will result in improper TestBench being read during simulation
INFO: Ignore if task is NOT -sim or -all

WARNING: "-tb_top=" option not set
INFO: Ignore if task is NOT -sim or -all

RUNNING SYNTHESIS IN "/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/run"

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

           Version E-2010.12-SP1 for linux -- Jan 17, 2011
               Copyright (c) 1988-2011 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
global toplevel 
set toplevel decoder_op_ip
decoder_op_ip
sh date
Sat Jan 31 23:32:52 IST 2015
#--------------------------------------------------------------
#  General settings.
#--------------------------------------------------------------
set enable_scan 0
0
#/* The name of the clock pin  */
set clock_pin clk
clk
#/* formality ( To check logical equivalence b/w rtl and netlist using Synopsys Formality tool)
#----set_svf ../op_data/${toplevel}.svf
set high_fanout [list $clock_pin ]
clk
if {$enable_scan} {
    #/* Define format of test signals */
    set test_scan_enable_port_naming_style SCANEN%s
    set test_scan_in_port_naming_style SCANIN%s
    set test_scan_out_port_naming_style SCANOUT%s
    set test_clock_port_naming_style SCANCLK
}
#--------------------------------------------------------------
# Set the technology parameters
#--------------------------------------------------------------
#/* link library, target library etc  */
source -echo -verbose ../scripts/technology.tcl
set TLIB /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
set LIBPATH /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
#--------------------------------------------------------------
#  Technology settings
#--------------------------------------------------------------
# Ram memories if available should be included.
set search_path [list . 		     ${LIBPATH} 		     ]
. /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
set alib_library_analysis_path ${LIBPATH}
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
set target_library [list 			${TLIB} 			]
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set link_library [concat [list *] $target_library $synthetic_library ]
* /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db dw_foundation.sldb
define_design_lib WORK -path ./work
1
set verilogout_show_unconnected_pins "true"
true
#set_ultra_optimization true
#set_ultra_optimization -force
#--------------------------------------------------------------
#--------------------------------------------------------------
# Read RTL and analyze
#--------------------------------------------------------------
# list of source files to be compiled
source -echo -verbose ../scripts/rtl.tcl
set RTLLANG vhdl
vhdl
analyze -format vhdl /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd
Running PRESTO HDLC
Compiling Entity Declaration DECODER_OP_IP
Compiling Architecture DECODER_OP_IP_ARCH of DECODER_OP_IP
Presto compilation completed successfully.
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb'
1
# list of rtl files to be analysed.
# end of rtl files and libraries
#set hdl_files [list #    $RTL #]
#---if { [string match "verilog" $RTLLANG] == 1 } {
#---    foreach module_name $hdl_files {
#---	analyze -format verilog [list $module_name]
#---    }
#---} else {
#---    foreach module_name $hdl_files {
#---	analyze -format vhdl [list $module_name]
#---    }
#---}
#---
#---
#---foreach module_name $hdl_files {
#---    analyze -library $library_name -format vhdl [list $module_name]
#---}
#--------------------------------------------------------------
# Insert Clock Gating
#--------------------------------------------------------------
echo "Wait for PowerOpt license"
Wait for PowerOpt license
while {![get_license {Power-Optimization}]}  {
    echo -n .
    sh ( sleep 5 )
}
set_clock_gating_style      -sequential_cell latch      -positive_edge_logic {integrated:IGC_16X}     -control_point before     -control_signal scan_enable     -minimum_bitwidth 1     -max_fanout 2
Error: The library cell IGC_16X specified for use as an integrated clock-gating cell does not exist in the libraries specified.  (PWR-190)
Warning: The clock-gating style was not changed. (PWR-132)

Current clock gating style....
Sequential cell: latch
Minimum register bank size: 3
Minimum bank size for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.0
Hold time for clock gate: 0.0
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
0
elaborate  $toplevel 
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/gtech.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:22: The initial value for signal 'indecoder' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:23: The initial value for signal 'outdecoder' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:43: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 26 in file
	'/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine decoder_op_ip line 26 in file
		'/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    indecoder_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   outdecoder_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'decoder_op_ip'.
1
insert_clock_gating > ../logs/insert_clock_gating.log
#--------------------------------------------------------------
# Link and Uniquify
#--------------------------------------------------------------
current_design $toplevel
Current design is 'decoder_op_ip'.
{decoder_op_ip}
link

  Linking design 'decoder_op_ip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  decoder_op_ip               /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/run/decoder_op_ip.db
  osu018_stdcells (library)   /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
  dw_foundation.sldb (library) /cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb

1
uniquify
1
#--------------------------------------------------------------
# Constraints ( clock, I/O delay etc )
#--------------------------------------------------------------
source -echo -verbose ../scripts/constraints.tcl
set clk_freq_MHz 1000
1000
# Input Delay and Output Delay
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
#/* output delay -> reserved time for output signals (Holdtime etc.)   */
if {![info exist clk_freq_MHz]} {
    set clk_freq_MHz 100
}
set period [expr 1000 / $clk_freq_MHz]
1
if {![info exist input_delay_ns]} {
    set input_delay_ns [expr $period / 2]
}
0
if {![info exist output_delay_ns]} {
    set output_delay_ns [expr $period / 2]
}
0
if {![info exist clk_latency]} {
    set clk_latency [expr $period / 3]
}
0
if {![info exist clk_uncertainty]} {
    set clk_uncertainty [expr $period / 10]
}
0
global clock_pin
set clock_pin clk
clk
set clk_name $clock_pin
clk
create_clock -period $period $clk_name
1
#/* The name of the IOClock(virtual clock), frequency    */
set vperiod $period
1
set vclk_uncertainty $clk_uncertainty
0
set clk_name vclk
vclk
create_clock -period $vperiod -name $clk_name
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
# Set the IO constraints
#set_driving_cell  -lib_cell INVX8  [all_inputs]
set_input_delay $input_delay_ns -clock vclk [remove_from_collection [all_inputs] $clock_pin]
1
set_output_delay $output_delay_ns -clock vclk [all_outputs]
1
# Set the clock uncertainties.
set_clock_uncertainty -from $clk_name -to $clk_name $clk_uncertainty
1
set_clock_uncertainty -from vclk -to $clk_name $vclk_uncertainty
1
set_clock_uncertainty -from $clk_name -to vclk $vclk_uncertainty
1
set_clock_uncertainty -from vclk -to vclk $vclk_uncertainty
1
# Exclude high fanout nets from timing calculations.
#set_ideal_net clk
# Dont touch nets, designs etc.
#--------------------------------------------------------------
# Synthesis
#--------------------------------------------------------------
set_max_transition 1 ${toplevel}
1
#/* Buffer all port nets */
foreach_in_collection design [get_designs "*"] {
    current_design $design
    set_fix_multiple_port_nets -all -buffer_constants
}
Current design is 'decoder_op_ip'.
current_design ${toplevel}
Current design is 'decoder_op_ip'.
{decoder_op_ip}
set_fix_multiple_port_nets -all -buffer_constants
1
#/* Propagate constraints if using clock gating */
propagate_constraints -gate_clock
Warning: Use of propagate_constraints -gate_clock is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
1
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | E-2010.12-DWBB_1101 |    *     |
| Licensed DW Building Blocks             | E-2010.12-DWBB_1101 |          |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'decoder_op_ip'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
check_design > ../reports/${toplevel}_check_design_initial.rpt 
compile -incremental_mapping -map_effort medium


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
    0:00:00    1520.0      0.00       0.0       0.0                          
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
if {$enable_scan} {
    #/* Compile for scan */
    compile -scan -incremental
}
#/*  Change names */                                              
change_names -rules verilog -hierarchy
1
check_design > ../reports/${toplevel}_check_design_postsynth.rpt 
#--------------------------------------------------------------
#  Scan Insertion
#--------------------------------------------------------------
if {$enable_scan} {
    set_scan_configuration -style multiplexed_flip_flop
    set_scan_configuration -chain_count 2
    set_scan_configuration -add_lockup true
    
    create_test_protocol
    dft_drc > ../reports/preDFT_drc.rprt
    preview_dft
    insert_dft
    dft_drc > ../reports/postDFT_drc.rprt

    compile -scan -incremental
}
check_design > ../reports/${toplevel}_check_design_final.rpt 
#--------------------------------------------------------------
# Save the database
#--------------------------------------------------------------
write -f verilog -hier -output ../op_data/${toplevel}.v
Writing verilog file '/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/op_data/decoder_op_ip.v'.
1
write -f vhdl -hier -output ../op_data/${toplevel}.vhd
Writing vhdl file '/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/op_data/decoder_op_ip.vhd'.
1
write -f ddc -hier -output ../op_data/${toplevel}.ddc
Writing ddc file '../op_data/decoder_op_ip.ddc'.
1
write_sdc -version 1.2 ../op_data/${toplevel}.sdc
1
if {$enable_scan} {
    write_scan_def -o ../op_data/scan.def
}
#--------------------------------------------------------------
# Generate the reports
#--------------------------------------------------------------
#/* report clock gating */
identify_clock_gating
Warning: Use of identify_clock_gating is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
0
report_clock_gating > ../reports/clk_gate.rpt
#report_clock_gating -verbose > ../reports/clk_gate_verbose.rpt
if {$enable_scan} {
    #/* report scan chains */
    report_scan_chain > ../reports/scan_chain.rpt
    report_scan_path  -cell all  > ../reports/scan_path_cell.rpt
    report_scan_path  -chain all > ../reports/scan_path_chain.rpt
}
#/* timing report */
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_full.rpt
set_false_path -from [all_inputs]
1
set_false_path -to [all_outputs]
1
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_reg2reg.rpt
report_area > ../reports/area.rpt
report_qor > ../reports/qor.rpt
report_constraint -all_violators > ../reports/constraint.rpt
#report_net_fanout -threshold 50 > ../reports/net_fanout.rpt
report_cell > ../reports/cell.rpt
report_power > ../reports/power.rpt
#--------------------------------------------------------------
# Exit
#--------------------------------------------------------------
sh date
Sat Jan 31 23:32:54 IST 2015
quit
Information: Defining new variable 'period'. (CMD-041)
Information: Defining new variable 'vclk_uncertainty'. (CMD-041)
Information: Defining new variable 'LIBPATH'. (CMD-041)
Information: Defining new variable 'clk_latency'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'enable_scan'. (CMD-041)
Information: Defining new variable 'lnc_flow_lod_do_bufi_prune'. (CMD-041)
Information: Defining new variable 'output_delay_ns'. (CMD-041)
Information: Defining new variable 'vperiod'. (CMD-041)
Information: Defining new variable 'TLIB'. (CMD-041)
Information: Defining new variable 'clock_pin'. (CMD-041)
Information: Defining new variable 'compile_group_pull_control_logic'. (CMD-041)
Information: Defining new variable 'RTLLANG'. (CMD-041)
Information: Defining new variable 'high_fanout'. (CMD-041)
Information: Defining new variable 'toplevel'. (CMD-041)
Information: Defining new variable 'input_delay_ns'. (CMD-041)
Information: Defining new variable 'design'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_freq_MHz'. (CMD-041)

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

           Version E-2010.12-SP1 for linux -- Jan 17, 2011
               Copyright (c) 1988-2011 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
global toplevel 
set toplevel decoder_op_ip
decoder_op_ip
sh date
Sat Jan 31 23:33:00 IST 2015
#--------------------------------------------------------------
#  General settings.
#--------------------------------------------------------------
set enable_scan 0
0
#/* The name of the clock pin  */
set clock_pin clk
clk
#/* formality ( To check logical equivalence b/w rtl and netlist using Synopsys Formality tool)
#----set_svf ../op_data/${toplevel}.svf
set high_fanout [list $clock_pin ]
clk
if {$enable_scan} {
    #/* Define format of test signals */
    set test_scan_enable_port_naming_style SCANEN%s
    set test_scan_in_port_naming_style SCANIN%s
    set test_scan_out_port_naming_style SCANOUT%s
    set test_clock_port_naming_style SCANCLK
}
#--------------------------------------------------------------
# Set the technology parameters
#--------------------------------------------------------------
#/* link library, target library etc  */
source -echo -verbose ../scripts/technology.tcl
set TLIB /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db
/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db
set LIBPATH /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/
/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/
#--------------------------------------------------------------
#  Technology settings
#--------------------------------------------------------------
# Ram memories if available should be included.
set search_path [list . 		     ${LIBPATH} 		     ]
. /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/
set alib_library_analysis_path ${LIBPATH}
/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/
set target_library [list 			${TLIB} 			]
/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set link_library [concat [list *] $target_library $synthetic_library ]
* /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db dw_foundation.sldb
define_design_lib WORK -path ./work
1
set verilogout_show_unconnected_pins "true"
true
#set_ultra_optimization true
#set_ultra_optimization -force
#--------------------------------------------------------------
#--------------------------------------------------------------
# Read RTL and analyze
#--------------------------------------------------------------
# list of source files to be compiled
source -echo -verbose ../scripts/rtl.tcl
set RTLLANG vhdl
vhdl
analyze -format vhdl /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd
Running PRESTO HDLC
Compiling Entity Declaration DECODER_OP_IP
Compiling Architecture DECODER_OP_IP_ARCH of DECODER_OP_IP
Presto compilation completed successfully.
Loading db file '/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb'
1
# list of rtl files to be analysed.
# end of rtl files and libraries
#set hdl_files [list #    $RTL #]
#---if { [string match "verilog" $RTLLANG] == 1 } {
#---    foreach module_name $hdl_files {
#---	analyze -format verilog [list $module_name]
#---    }
#---} else {
#---    foreach module_name $hdl_files {
#---	analyze -format vhdl [list $module_name]
#---    }
#---}
#---
#---
#---foreach module_name $hdl_files {
#---    analyze -library $library_name -format vhdl [list $module_name]
#---}
#--------------------------------------------------------------
# Insert Clock Gating
#--------------------------------------------------------------
echo "Wait for PowerOpt license"
Wait for PowerOpt license
while {![get_license {Power-Optimization}]}  {
    echo -n .
    sh ( sleep 5 )
}
set_clock_gating_style      -sequential_cell latch      -positive_edge_logic {integrated:IGC_16X}     -control_point before     -control_signal scan_enable     -minimum_bitwidth 1     -max_fanout 2
Error: The library cell IGC_16X specified for use as an integrated clock-gating cell does not exist in the libraries specified.  (PWR-190)
Warning: The clock-gating style was not changed. (PWR-132)

Current clock gating style....
Sequential cell: latch
Minimum register bank size: 3
Minimum bank size for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.0
Hold time for clock gate: 0.0
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
0
elaborate  $toplevel 
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/gtech.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:22: The initial value for signal 'indecoder' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:23: The initial value for signal 'outdecoder' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd:43: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 26 in file
	'/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine decoder_op_ip line 26 in file
		'/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    indecoder_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   outdecoder_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'decoder_op_ip'.
1
#insert_clock_gating > ../logs/insert_clock_gating.log
#--------------------------------------------------------------
# Link and Uniquify
#--------------------------------------------------------------
current_design $toplevel
Current design is 'decoder_op_ip'.
{decoder_op_ip}
link

  Linking design 'decoder_op_ip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  decoder_op_ip               /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/run/decoder_op_ip.db
  CORE65GPSVT (library)       /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db
  dw_foundation.sldb (library) /cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb

1
uniquify
1
#--------------------------------------------------------------
# Constraints ( clock, I/O delay etc )
#--------------------------------------------------------------
source -echo -verbose ../scripts/constraints.tcl
set clk_freq_MHz 1000
1000
# Input Delay and Output Delay
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
#/* output delay -> reserved time for output signals (Holdtime etc.)   */
if {![info exist clk_freq_MHz]} {
    set clk_freq_MHz 100
}
set period [expr 1000 / $clk_freq_MHz]
1
if {![info exist input_delay_ns]} {
    set input_delay_ns [expr $period / 2]
}
0
if {![info exist output_delay_ns]} {
    set output_delay_ns [expr $period / 2]
}
0
if {![info exist clk_latency]} {
    set clk_latency [expr $period / 3]
}
0
if {![info exist clk_uncertainty]} {
    set clk_uncertainty [expr $period / 10]
}
0
global clock_pin
set clock_pin clk
clk
set clk_name $clock_pin
clk
create_clock -period $period $clk_name
1
#/* The name of the IOClock(virtual clock), frequency    */
set vperiod $period
1
set vclk_uncertainty $clk_uncertainty
0
set clk_name vclk
vclk
create_clock -period $vperiod -name $clk_name
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
# Set the IO constraints
#set_driving_cell  -lib_cell INVX8  [all_inputs]
set_input_delay $input_delay_ns -clock vclk [remove_from_collection [all_inputs] $clock_pin]
1
set_output_delay $output_delay_ns -clock vclk [all_outputs]
1
# Set the clock uncertainties.
set_clock_uncertainty -from $clk_name -to $clk_name $clk_uncertainty
1
set_clock_uncertainty -from vclk -to $clk_name $vclk_uncertainty
1
set_clock_uncertainty -from $clk_name -to vclk $vclk_uncertainty
1
set_clock_uncertainty -from vclk -to vclk $vclk_uncertainty
1
# Exclude high fanout nets from timing calculations.
#set_ideal_net clk
# Dont touch nets, designs etc.
#--------------------------------------------------------------
# Synthesis
#--------------------------------------------------------------
set_max_transition 1 ${toplevel}
1
#/* Buffer all port nets */
foreach_in_collection design [get_designs "*"] {
    current_design $design
    set_fix_multiple_port_nets -all -buffer_constants
}
Current design is 'decoder_op_ip'.
current_design ${toplevel}
Current design is 'decoder_op_ip'.
{decoder_op_ip}
set_fix_multiple_port_nets -all -buffer_constants
1
#/* Propagate constraints if using clock gating */
#propagate_constraints -gate_clock
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | E-2010.12-DWBB_1101 |    *     |
| Licensed DW Building Blocks             | E-2010.12-DWBB_1101 |          |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'decoder_op_ip'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     166.9      0.00       0.0       0.0                          
    0:00:03     166.9      0.00       0.0       0.0                          
    0:00:03     166.9      0.00       0.0       0.0                          
    0:00:03     166.9      0.00       0.0       0.0                          
    0:00:03     166.9      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
    0:00:03     122.7      0.00       0.0       0.0                          
Loading db file '/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db'

  Optimization Complete
  ---------------------
1
check_design > ../reports/${toplevel}_check_design_initial.rpt 
compile -incremental_mapping -map_effort medium


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     122.7      0.00       0.0       0.0                          
    0:00:01     122.7      0.00       0.0       0.0                          
    0:00:01     122.7      0.00       0.0       0.0                          
    0:00:01     122.7      0.00       0.0       0.0                          
Loading db file '/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/SYNOPSYS/PR/CORE65GPSVT/LM/CORE65GPSVT_nom_1.00V_25C.db'

  Optimization Complete
  ---------------------
1
if {$enable_scan} {
    #/* Compile for scan */
    compile -scan -incremental
}
#/*  Change names */                                              
define_name_rules rules_name -check_internal_net_name -case_insensitive
1
change_names -rules verilog -hierarchy
1
change_names -rules rules_name -hierarchy
1
check_design > ../reports/${toplevel}_check_design_postsynth.rpt 
#--------------------------------------------------------------
#  Scan Insertion
#--------------------------------------------------------------
if {$enable_scan} {
    set_scan_configuration -style multiplexed_flip_flop
    set_scan_configuration -chain_count 2
    set_scan_configuration -add_lockup true
    
    create_test_protocol
    dft_drc > ../reports/preDFT_drc.rprt
    preview_dft
    insert_dft
    dft_drc > ../reports/postDFT_drc.rprt

    compile -scan -incremental
}
check_design > ../reports/${toplevel}_check_design_final.rpt 
#--------------------------------------------------------------
# Save the database
#--------------------------------------------------------------
write -f verilog -hier -output ../op_data/${toplevel}.v
Writing verilog file '/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/op_data/decoder_op_ip.v'.
1
write -f vhdl -hier -output ../op_data/${toplevel}.vhd
Writing vhdl file '/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/synthesis/op_data/decoder_op_ip.vhd'.
1
write -f ddc -hier -output ../op_data/${toplevel}.ddc
Writing ddc file '../op_data/decoder_op_ip.ddc'.
1
write_sdc -version 1.2 ../op_data/${toplevel}.sdc
1
if {$enable_scan} {
    write_scan_def -o ../op_data/scan.def
}
#--------------------------------------------------------------
# Generate the reports
#--------------------------------------------------------------
#/* report clock gating */
#identify_clock_gating
report_clock_gating > ../reports/clk_gate.rpt
#report_clock_gating -verbose > ../reports/clk_gate_verbose.rpt
if {$enable_scan} {
    #/* report scan chains */
    report_scan_chain > ../reports/scan_chain.rpt
    report_scan_path  -cell all  > ../reports/scan_path_cell.rpt
    report_scan_path  -chain all > ../reports/scan_path_chain.rpt
}
#/* timing report */
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_full.rpt
set_false_path -from [all_inputs]
1
set_false_path -to [all_outputs]
1
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_reg2reg.rpt
report_area > ../reports/area.rpt
report_qor > ../reports/qor.rpt
report_constraint -all_violators > ../reports/constraint.rpt
#report_net_fanout -threshold 50 > ../reports/net_fanout.rpt
report_cell > ../reports/cell.rpt
report_power > ../reports/power.rpt
#--------------------------------------------------------------
# Exit
#--------------------------------------------------------------
sh date
Sat Jan 31 23:33:12 IST 2015
quit
Information: Defining new variable 'period'. (CMD-041)
Information: Defining new variable 'vclk_uncertainty'. (CMD-041)
Information: Defining new variable 'LIBPATH'. (CMD-041)
Information: Defining new variable 'clk_latency'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'enable_scan'. (CMD-041)
Information: Defining new variable 'lnc_flow_lod_do_bufi_prune'. (CMD-041)
Information: Defining new variable 'output_delay_ns'. (CMD-041)
Information: Defining new variable 'vperiod'. (CMD-041)
Information: Defining new variable 'TLIB'. (CMD-041)
Information: Defining new variable 'clock_pin'. (CMD-041)
Information: Defining new variable 'compile_group_pull_control_logic'. (CMD-041)
Information: Defining new variable 'RTLLANG'. (CMD-041)
Information: Defining new variable 'high_fanout'. (CMD-041)
Information: Defining new variable 'toplevel'. (CMD-041)
Information: Defining new variable 'input_delay_ns'. (CMD-041)
Information: Defining new variable 'design'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_freq_MHz'. (CMD-041)

Thank you...

WARNING: "-tb=" option not set
This will result in improper TestBench being read during simulation
INFO: Ignore if task is NOT -sim or -all

WARNING: "-tb_top=" option not set
INFO: Ignore if task is NOT -sim or -all

RUNNING PNR IN "/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/pnr/run"
Checking out Encounter license ...
FE_GPS 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /cad/digital/cadence/SoC_8.1_RHEL5/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Sat Jan 31 23:33:23 2015 (mem=62.2M) ---
--- Running on vlsi32.ee.iitb.ac.in (x86_64 w/Linux 2.6.18-348.6.1.el5) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "../scripts/pnr.tcl" ...
Reading config file - ../conf/encounter.conf

Loading Lef file /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (SOCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Sat Jan 31 23:33:23 2015
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Sat Jan 31 23:33:23 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/op_data/decoder_op_ip.v'
**WARN: (SOCVL-346):	Module HS65_GS_DFPQX4 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GSS_XOR2X6 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_NAND2X7 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_NOR2X6 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_AND2X4 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_IVX9 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_AOI22X6 is not defined in LEF files.  It will be treated as an empty module.
**WARN: (SOCVL-346):	Module HS65_GS_NOR3X4 is not defined in LEF files.  It will be treated as an empty module.

*** Memory Usage v0.144 (Current mem = 184.863M, initial mem = 62.227M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=184.9M) ***
Set top cell to decoder_op_ip.
Reading common timing library '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.tlf' ...
 read 32 cells in library 'osu018_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.6M, fe_cpu=0.04min, fe_mem=185.5M) ***
Found empty module (HS65_GS_DFPQX4).
Found empty module (HS65_GS_NAND2X7).
Found empty module (HS65_GSS_XOR2X6).
Found empty module (HS65_GS_NOR3X4).
Found empty module (HS65_GS_AOI22X6).
Found empty module (HS65_GS_IVX9).
Found empty module (HS65_GS_AND2X4).
Found empty module (HS65_GS_NOR2X6).
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell decoder_op_ip ...
*** Netlist is unique.
** info: there are 42 modules.
** info: there are 0 stdCell insts.

*** Memory Usage v0.144 (Current mem = 185.656M, initial mem = 62.227M) ***
CTE reading timing constraint file '../../synthesis/scripts/constraints.tcl' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=188.4M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
**WARN: (SOCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells



encounter 1> **WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.


encounter 1> **WARN: (SOCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (SOCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Sat Jan 31 23:33:24 2015 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/pnr/run
SPECIAL ROUTE ran on machine: vlsi32.ee.iitb.ac.in (Linux 2.6.18-348.6.1.el5 x86_64 3.40Ghz)

Begin option processing ...
(from .sroute_8712.conf) srouteConnectPowerBump set to false
(from .sroute_8712.conf) routeSpecial set to true
(from .sroute_8712.conf) srouteConnectBlockPin set to false
(from .sroute_8712.conf) srouteFollowCorePinEnd set to 3
(from .sroute_8712.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_8712.conf) sroutePadPinAllPorts set to true
(from .sroute_8712.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 359.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 0 used
Read in 12 logical pins
Read in 12 nets
Read in 2 special nets
Begin power routing ...
**WARN: (SOCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 364.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished



sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = -0.28 megs
sroute: Total Peak Memory used = 189.36 megs
encounter 1> *** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 189.4M **
encounter 1> *** Starting trialRoute (mem=189.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (80000 90000)
coreBox:    (40000 40000) (40000 50000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.1 metal3 tracks

Phase 1a route (0:00:00.0 190.6M):
Est net length = 0.000e+00um = 0.000e+00H + 0.000e+00V
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 191.9M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 191.9M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 191.9M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

**DIAG[trStnSP.c:7959:triInitRdColRow]: Assert "rdArr[kk].hiIdx < rdArr[kk+1].loIdx || kk == nrd-1"
Phase 1e route (0:00:00.0 192.5M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
 18:	20	22.22%	0	 0.00%
 20:	70	77.78%	90	100.00%


*** Memory Usage v0.144 (Current mem = 195.539M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 191.5M):


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
 18:	20	22.22%	0	 0.00%
 20:	70	77.78%	90	100.00%



*** Completed Phase 1 route (0:00:00.0 189.4M) ***


Total length: 0.000e+00um, number of vias: 0
M1(H) length: 0.000e+00um, number of vias: 0
M2(V) length: 0.000e+00um, number of vias: 0
M3(H) length: 0.000e+00um, number of vias: 0
M4(V) length: 0.000e+00um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 189.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=189.4M) ***
Peak Memory Usage was 195.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=189.4M) ***

-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=189.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (80000 90000)
coreBox:    (40000 40000) (40000 50000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.1 metal3 tracks

Phase 1a route (0:00:00.0 190.9M):
Est net length = 0.000e+00um = 0.000e+00H + 0.000e+00V
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 192.1M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 192.1M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 192.1M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

**DIAG[trStnSP.c:7959:triInitRdColRow]: Assert "rdArr[kk].hiIdx < rdArr[kk+1].loIdx || kk == nrd-1"
Phase 1e route (0:00:00.0 192.8M):
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
 18:	20	22.22%	0	 0.00%
 20:	70	77.78%	90	100.00%


*** Memory Usage v0.144 (Current mem = 195.770M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 191.8M):


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
 18:	20	22.22%	0	 0.00%
 20:	70	77.78%	90	100.00%



*** Completed Phase 1 route (0:00:00.0 189.6M) ***


Total length: 0.000e+00um, number of vias: 0
M1(H) length: 0.000e+00um, number of vias: 0
M2(V) length: 0.000e+00um, number of vias: 0
M3(H) length: 0.000e+00um, number of vias: 0
M4(V) length: 0.000e+00um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 189.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=189.6M) ***
Peak Memory Usage was 195.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=189.6M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 189.734M)
**WARN: (SOCSP-364):	Placer could not determine rows for 'core'. Will use stdCellHgt for flooded rows.
*** Stack trace in log file.
Checking out Encounter license ...
FE_GPS 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /cad/digital/cadence/SoC_8.1_RHEL5/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Sat Jan 31 23:33:36 2015 (mem=62.2M) ---
--- Running on vlsi32.ee.iitb.ac.in (x86_64 w/Linux 2.6.18-348.6.1.el5) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "../scripts/pnr.tcl" ...
Reading config file - ../conf/encounter.conf

Loading Lef file /home/projects1/ST_Models/cmos065_534/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef...

Loading Lef file /home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/CADENCE/LEF/CORE65GPSVT_soc.lef...
Set DBUPerIGU to M2 pitch 200.
Initializing default via types and wire widths ...
**WARN: (SOCLF-200):	Pin 'ZNN' in macro 'HS65_GS_BDECNX9' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'ZNP' in macro 'HS65_GS_BDECNX9' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'ZNN' in macro 'HS65_GS_BDECNX20' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'ZNP' in macro 'HS65_GS_BDECNX20' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Sat Jan 31 23:33:37 2015
viaInitial ends at Sat Jan 31 23:33:37 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/op_data/decoder_op_ip.v'

*** Memory Usage v0.144 (Current mem = 188.016M, initial mem = 62.227M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=188.0M) ***
Set top cell to decoder_op_ip.
Reading common timing library '/home/projects1/ST_Models/cmos065_534/CORE65GPSVT_5.1/libs/CORE65GPSVT_nom_1.00V_25C.lib' ...
 read 866 cells in library 'CORE65GPSVT' 
*** End library_loading (cpu=0.10min, mem=80.4M, fe_cpu=0.14min, fe_mem=268.5M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell decoder_op_ip ...
*** Netlist is unique.
** info: there are 867 modules.
** info: there are 27 stdCell insts.

*** Memory Usage v0.144 (Current mem = 268.816M, initial mem = 62.227M) ***
CTE reading timing constraint file '../../synthesis/scripts/constraints.tcl' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=270.6M) ***
Total number of combinational cells: 615
Total number of sequential cells: 239
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: HS65_GS_BFX13 HS65_GS_BFX106 HS65_GS_BFX142 HS65_GS_BFX2 HS65_GS_BFX18 HS65_GS_BFX213 HS65_GS_BFX27 HS65_GS_BFX22 HS65_GS_BFX284 HS65_GS_BFX31 HS65_GS_BFX4 HS65_GS_BFX35 HS65_GS_BFX44 HS65_GS_BFX40 HS65_GS_BFX53 HS65_GS_BFX49 HS65_GS_BFX62 HS65_GS_BFX9 HS65_GS_BFX7 HS65_GS_BFX71
Total number of usable buffers: 20
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: HS65_GS_IVX13 HS65_GS_IVX106 HS65_GS_IVX142 HS65_GS_IVX2 HS65_GS_IVX18 HS65_GS_IVX213 HS65_GS_IVX27 HS65_GS_IVX22 HS65_GS_IVX284 HS65_GS_IVX31 HS65_GS_IVX4 HS65_GS_IVX35 HS65_GS_IVX44 HS65_GS_IVX40 HS65_GS_IVX53 HS65_GS_IVX49 HS65_GS_IVX62 HS65_GS_IVX9 HS65_GS_IVX7 HS65_GS_IVX71
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
**WARN: (SOCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.


The power planner created 8 wires.

encounter 1> **WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.


encounter 1> **WARN: (SOCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (SOCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Sat Jan 31 23:33:43 2015 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/pnr/run
SPECIAL ROUTE ran on machine: vlsi32.ee.iitb.ac.in (Linux 2.6.18-348.6.1.el5 x86_64 3.40Ghz)

Begin option processing ...
(from .sroute_8808.conf) srouteConnectPowerBump set to false
(from .sroute_8808.conf) routeSpecial set to true
(from .sroute_8808.conf) srouteConnectBlockPin set to false
(from .sroute_8808.conf) srouteFollowCorePinEnd set to 3
(from .sroute_8808.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_8808.conf) sroutePadPinAllPorts set to true
(from .sroute_8808.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 441.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 23 layers, 8 routing layers, 1 overlap layer
Read in 866 macros, 8 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 12 logical pins
Read in 12 nets
Read in 2 special nets, 2 routed
Read in 16 terminals
Begin power routing ...
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 454.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 92 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Jan 31 23:33:43 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sat Jan 31 23:33:43 2015

sroute post-processing starts at Sat Jan 31 23:33:43 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sat Jan 31 23:33:43 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 9.95 megs
sroute: Total Peak Memory used = 280.96 megs
encounter 1> *** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=286.5M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.7 mem=304.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.5 mem=330.7M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=27 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=31 #term=94 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
stdCell: 27 single + 0 double + 0 multi
Total standard cell length = 0.0472 (mm), area = 0.0001 (mm^2)
**WARN: (SOCSP-362):	Site 'CORE' has ''std.Cell height, so ignoring its X-symmetry.
Average module density = 0.605.
Density for the design = 0.605.
       = stdcell_area 236 (123 um^2) / alloc_area 390 (203 um^2).
Pin Density = 0.398.
            = total # of pins 94 / total Instance area 236.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
Iteration  3: Total net bbox = 2.676e+02 (1.43e+02 1.24e+02)
              Est.  stn bbox = 2.676e+02 (1.43e+02 1.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
Iteration  4: Total net bbox = 1.276e+02 (6.22e+01 6.54e+01)
              Est.  stn bbox = 1.276e+02 (6.22e+01 6.54e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
Iteration  5: Total net bbox = 1.287e+02 (6.70e+01 6.17e+01)
              Est.  stn bbox = 1.287e+02 (6.70e+01 6.17e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
Iteration  6: Total net bbox = 6.446e+02 (2.94e+02 3.51e+02)
              Est.  stn bbox = 6.796e+02 (3.02e+02 3.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 331.6M
*** cost = 6.446e+02 (2.94e+02 3.51e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 6.748e+02 = 3.589e+02 H + 3.159e+02 V
wire length = 6.373e+02 = 3.196e+02 H + 3.177e+02 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.80 um
  inst (U30) with max move: (46.8, 40) -> (41.6, 42.6)
  mean    (X+Y) =         4.16 um
Total instances moved : 5
*** cpu=0:00:00.0   mem=331.6M  mem(used)=0.0M***
Total net length = 6.440e+02 (3.196e+02 3.243e+02) (ext = 5.428e+02)
*** End of Placement (cpu=0:00:03.6, real=0:00:04.0, mem=331.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
*** Free Virtual Timing Model ...(mem=331.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 331.6M **
encounter 1> *** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.6M):
Est net length = 6.237e+02um = 2.991e+02H + 3.246e+02V
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%


*** Memory Usage v0.144 (Current mem = 331.566M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.6M):


*** After '-updateRemainTrks' operation: 

Usage: (0.6%H 0.5%V) = (3.249e+02um 5.032e+02um) = (141 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  6:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.6M) ***


Total length: 6.694e+02um, number of vias: 157
M1(H) length: 8.455e+00um, number of vias: 82
M2(V) length: 3.471e+02um, number of vias: 73
M3(H) length: 3.135e+02um, number of vias: 1
M4(V) length: 2.000e-01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.6M) ***
Peak Memory Usage was 331.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.6M) ***

-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.6M):
Est net length = 6.237e+02um = 2.991e+02H + 3.246e+02V
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%


*** Memory Usage v0.144 (Current mem = 331.566M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.6M):


*** After '-updateRemainTrks' operation: 

Usage: (0.6%H 0.5%V) = (3.249e+02um 5.032e+02um) = (141 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  6:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.6M) ***


Total length: 6.694e+02um, number of vias: 157
M1(H) length: 8.455e+00um, number of vias: 82
M2(V) length: 3.471e+02um, number of vias: 73
M3(H) length: 3.135e+02um, number of vias: 1
M4(V) length: 2.000e-01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.6M) ***
Peak Memory Usage was 331.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.6M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.566M)
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'CDS_via1_HV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'CDS_via2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'CDS_via4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'CDS_via3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.726  |  0.726  |  0.953  |  0.902  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/1.place_decoder_op_ip
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 331.566406 Mbytes
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 331.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=331.6M) ***

** Profile ** Start :  cpu=0:00:00.0, mem=331.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.726  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.6M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 331.6M **
*** Starting optFanout (331.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=331.6M) ***
*info: There are 18 candidate Buffer cells
*info: There are 19 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.605128
Start fixing timing ... (0:00:00.0 331.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 331.6M)

Summary:
* cell HS65_GS_IVX9 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX7 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX4 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX18 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX13 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX9 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX7 (2um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX27 (3um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX22 (3um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX18 (3um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX13 (3um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX35 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX31 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX27 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX22 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX44 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX40 (4um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX53 (5um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX49 (5um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX35 (5um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX31 (5um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX62 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX44 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX40 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX71 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX53 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX49 (6um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX62 (8um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX71 (8um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX106 (9um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX142 (12um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX106 (12um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX142 (16um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX213 (17um^2): 0 inst (area = 0um^2)
* cell HS65_GS_IVX284 (22um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX213 (22um^2): 0 inst (area = 0um^2)
* cell HS65_GS_BFX284 (30um^2): 0 inst (area = 0um^2)
* ------------------------------- (area = 0um^2)
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.605128
*** Completed optFanout (0:00:00.0 331.6M)

** Profile ** Start :  cpu=0:00:00.0, mem=331.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.6M

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=331.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.726  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.6M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 331.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.513% **

*** starting 1-st reclaim pass: 16 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 60.513% **
*** Finished Area Reclaim (0:00:00.0) ***
density before resizing = 60.513%
density after resizing = 60.513%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=331.6M  mem(used)=0.0M***
*** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.6M):
Est net length = 6.237e+02um = 2.991e+02H + 3.246e+02V
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.566M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.6M):


*** After '-updateRemainTrks' operation: 

Usage: (0.6%H 0.5%V) = (3.249e+02um 5.032e+02um) = (141 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  6:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.6M) ***


Total length: 6.694e+02um, number of vias: 157
M1(H) length: 8.455e+00um, number of vias: 82
M2(V) length: 3.471e+02um, number of vias: 73
M3(H) length: 3.135e+02um, number of vias: 1
M4(V) length: 2.000e-01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.6M) ***
Peak Memory Usage was 331.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.6M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.566M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 331.6M)
Number of Loop : 0
Start delay calculation (mem=331.566M)...
Delay calculation completed.
(0:00:00.0 331.566M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 331.6M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=331.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.6M

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=331.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.726  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.6M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.6M **
** Profile ** Start :  cpu=0:00:00.0, mem=331.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=331.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.726  |  0.726  |  0.953  |  0.902  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.6M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.6M **
*** Finished optDesign ***
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.6M):
Est net length = 6.237e+02um = 2.991e+02H + 3.246e+02V
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.6M):
Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.6%H 0.5%V) = (3.194e+02um 5.032e+02um) = (140 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.566M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.6M):


*** After '-updateRemainTrks' operation: 

Usage: (0.6%H 0.5%V) = (3.249e+02um 5.032e+02um) = (141 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  6:	0	 0.00%	1	 0.07%
  7:	0	 0.00%	9	 0.64%
  8:	0	 0.00%	5	 0.35%
  9:	0	 0.00%	15	 1.06%
 10:	0	 0.00%	14	 0.99%
 11:	171	12.13%	308	21.84%
 12:	379	26.88%	91	 6.45%
 13:	50	 3.55%	110	 7.80%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.6M) ***


Total length: 6.694e+02um, number of vias: 157
M1(H) length: 8.455e+00um, number of vias: 82
M2(V) length: 3.471e+02um, number of vias: 73
M3(H) length: 3.135e+02um, number of vias: 1
M4(V) length: 2.000e-01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.6M) ***
Peak Memory Usage was 331.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.6M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.566M)
** Profile ** Start :  cpu=0:00:00.0, mem=331.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=331.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=331.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.6M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.726  |  0.726  |  0.953  |  0.902  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 60.513%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.6M
Reported timing to dir ../reports/2.preCTS_decoder_op_ip
Total CPU time: 0.19 sec
Total Real time: 0.0 sec
Total Memory Usage: 331.566406 Mbytes

******* createClockTreeSpec begin *******
Options:  -file ../op_data/decoder_op_ip.ctstch -bufFootprint buf -invFootprint inv 
**WARN: (SOCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (SOCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=331.6M) ***

Reading clock tree spec file '../op_data/decoder_op_ip.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.232642(V=0.232642 H=0.232642) (ff/um) [0.000232642]
Est. Res                : 0.76(V=0.76 H=0.76)(ohm/um) [0.00076]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0837511(ff)
M1(H) w=0.1(um) s=0.09(um) p=0.2(um) es=0.3(um) cap=0.236(ff/um) res=0.76(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0868599(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.44(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M6(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.162(ff/um) res=0.19(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.162(ff/um) res=0.19(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M8(V) w=3(um) s=2(um) p=5(um) es=7(um) cap=0.245(ff/um) res=0.0253(ohm/um) viaRes=4(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.232642(V=0.232642 H=0.232642) (ff/um) [0.000232642]
Est. Res                : 0.76(V=0.76 H=0.76)(ohm/um) [0.00076]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0837511(ff)
M1(H) w=0.1(um) s=0.09(um) p=0.2(um) es=0.3(um) cap=0.236(ff/um) res=0.76(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0868599(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.76(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.233(ff/um) res=0.44(ohm/um) viaRes=4(ohm) viaCap=0.0837511(ff)
M6(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.162(ff/um) res=0.19(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.162(ff/um) res=0.19(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M8(V) w=3(um) s=2(um) p=5(um) es=7(um) cap=0.245(ff/um) res=0.0253(ohm/um) viaRes=4(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=331.6M) ***
Redoing specifyClockTree  -clkfile ../op_data/decoder_op_ip.ctstch  ...


ckSynthesis Option :  -forceReconvergent -rguide cts.rguide -report ../reports/decoder_op_ip.ctsrpt -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 331.566M)

Start to trace clock trees ...
*** Begin Tracer (mem=331.6M) ***
Tracing Clock clk ...
*** End Tracer (mem=331.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 331.566M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (HS65_GS_BFX2) (HS65_GS_IVX2) (HS65_GS_BFX4) (HS65_GS_IVX4) (HS65_GS_BFX7) (HS65_GS_IVX7) (HS65_GS_BFX9) (HS65_GS_IVX9) (HS65_GS_BFX13) (HS65_GS_IVX13) (HS65_GS_IVX18) (HS65_GS_BFX18) (HS65_GS_BFX22) (HS65_GS_IVX22) (HS65_GS_BFX27) (HS65_GS_IVX27) (HS65_GS_BFX31) (HS65_GS_IVX31) (HS65_GS_BFX35) (HS65_GS_IVX35) (HS65_GS_BFX40) (HS65_GS_IVX40) (HS65_GS_BFX44) (HS65_GS_IVX44) (HS65_GS_BFX49) (HS65_GS_IVX49) (HS65_GS_BFX53) (HS65_GS_IVX53) (HS65_GS_BFX62) (HS65_GS_IVX62) (HS65_GS_BFX71) (HS65_GS_IVX71) (HS65_GS_BFX106) (HS65_GS_IVX106) (HS65_GS_BFX142) (HS65_GS_IVX142) (HS65_GS_IVX213) (HS65_GS_BFX213) (HS65_GS_IVX284) (HS65_GS_BFX284) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 11
Nr.          Rising  Sync Pins  : 11
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (11-leaf) (maxFan=50) (mem=331.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=0[52,52] N11 B1 G1 A14(14.5) L[2,2] score=1061 cpu=0:00:00.0 mem=332M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.1, real=0:00:00.0, mem=331.6M)



**** CK_START: Update Database (mem=331.6M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=331.6M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.40 um
  inst (clk__L1_I0) with max move: (44, 40) -> (40.2, 42.6)
  mean    (X+Y) =         1.51 um
Total instances moved : 17
*** cpu=0:00:00.0   mem=331.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 331.566M)
Resetting all latency settings from fanout cone of port 'clk'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=331.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 331.629M)

**** Clock Tree clk Stat ****
Total Clock Level	: 2
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 2 (Total=11	Sink=11)
Level 1 (Total=1	Sink=0	HS65_GS_BFX284=1)
Total Sinks		: 11

#
# Mode                : Setup
# Library Name        : CORE65GPSVT
# Operating Condition : CORE65GPSVT/%NOM_PVT
# Process             : 1
# Voltage             : 1
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 11
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 1
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): outdecoder_reg_0_/CP 52.6(ps)
Min trig. edge delay at sink(R): outdecoder_reg_6_/CP 52.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 52.3~52.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.9~67.2(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.3(ps)                300(ps)             
Rise Skew                      : 0.3(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  400(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  400(ps)             
Max. Rise Sink Tran.           : 15.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 15.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



**** Clock Tree clk Stat ****
Total Clock Level	: 2
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 2 (Total=11	Sink=11)
Level 1 (Total=1	Sink=0	HS65_GS_BFX284=1)
Total Sinks		: 11

#
# Mode                : Setup
# Library Name        : CORE65GPSVT
# Operating Condition : CORE65GPSVT/%NOM_PVT
# Process             : 1
# Voltage             : 1
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 11
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 1
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): outdecoder_reg_0_/CP 52.6(ps)
Min trig. edge delay at sink(R): outdecoder_reg_6_/CP 52.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 52.3~52.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.9~67.2(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.3(ps)                300(ps)             
Rise Skew                      : 0.3(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  400(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  400(ps)             
Max. Rise Sink Tran.           : 15.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 15.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 mem=331.6M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 2
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 2 (Total=11	Sink=11)
Level 1 (Total=1	Sink=0	HS65_GS_BFX284=1)
Total Sinks		: 11

#
# Mode                : Setup
# Library Name        : CORE65GPSVT
# Operating Condition : CORE65GPSVT/%NOM_PVT
# Process             : 1
# Voltage             : 1
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 11
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 1
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): outdecoder_reg_0_/CP 52.6(ps)
Min trig. edge delay at sink(R): outdecoder_reg_6_/CP 52.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 52.3~52.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.9~67.2(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.3(ps)                300(ps)             
Rise Skew                      : 0.3(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  400(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  400(ps)             
Max. Rise Sink Tran.           : 15.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 15.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.8(ps)               0(ps)               


enter checking logic.
Generating Clock Analysis Report ../reports/decoder_op_ip.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=331.6M) ***
*** Starting trialRoute (mem=331.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 2 nets with 1 extra space.
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 0 route (using Routing Guide) (0:00:00.0 331.7M):

Phase 1a route (0:00:00.0 331.7M):
Est net length = 5.923e+02um = 3.131e+02H + 2.792e+02V
Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.7M):
Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.7M):
Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.7M):
Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.7M):
Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.7%H 0.5%V) = (3.722e+02um 5.199e+02um) = (181 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  6:	0	 0.00%	3	 0.21%
  7:	0	 0.00%	12	 0.85%
  8:	0	 0.00%	9	 0.64%
  9:	0	 0.00%	12	 0.85%
 10:	0	 0.00%	8	 0.57%
 11:	171	12.13%	287	20.35%
 12:	379	26.88%	109	 7.73%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.691M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.7M):


*** After '-updateRemainTrks' operation: 

Usage: (0.8%H 0.6%V) = (3.857e+02um 6.363e+02um) = (190 283)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  4:	0	 0.00%	1	 0.07%
  5:	0	 0.00%	1	 0.07%
  6:	0	 0.00%	5	 0.35%
  7:	0	 0.00%	11	 0.78%
  8:	0	 0.00%	9	 0.64%
  9:	0	 0.00%	10	 0.71%
 10:	0	 0.00%	27	 1.91%
 11:	171	12.13%	288	20.43%
 12:	379	26.88%	88	 6.24%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.7M) ***


Total length: 6.805e+02um, number of vias: 177
M1(H) length: 8.675e+00um, number of vias: 84
M2(V) length: 2.865e+02um, number of vias: 79
M3(H) length: 3.235e+02um, number of vias: 13
M4(V) length: 6.160e+01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.7M) ***
Peak Memory Usage was 331.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.7M) ***

-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=331.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 2 nets with 1 extra space.
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.7M):
Est net length = 6.351e+02um = 3.131e+02H + 3.220e+02V
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  6:	0	 0.00%	2	 0.14%
  7:	0	 0.00%	12	 0.85%
  8:	0	 0.00%	11	 0.78%
  9:	0	 0.00%	11	 0.78%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	289	20.50%
 12:	379	26.88%	88	 6.24%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.691M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.7M):


*** After '-updateRemainTrks' operation: 

Usage: (0.8%H 0.6%V) = (3.869e+02um 6.415e+02um) = (191 285)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  4:	0	 0.00%	1	 0.07%
  5:	0	 0.00%	2	 0.14%
  6:	0	 0.00%	4	 0.28%
  7:	0	 0.00%	11	 0.78%
  8:	0	 0.00%	10	 0.71%
  9:	0	 0.00%	9	 0.64%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	290	20.57%
 12:	379	26.88%	87	 6.17%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.7M) ***


Total length: 6.788e+02um, number of vias: 179
M1(H) length: 8.675e+00um, number of vias: 84
M2(V) length: 2.852e+02um, number of vias: 80
M3(H) length: 3.229e+02um, number of vias: 14
M4(V) length: 6.180e+01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.7M) ***
Peak Memory Usage was 331.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.7M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.691M)
** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=331.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=331.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.8M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.723  |  0.723  |  0.974  |  0.879  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.8M
Reported timing to dir ../reports/3.postCTS_decoder_op_ip
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 331.691406 Mbytes
Redoing specifyClockTree  -clkfile ../op_data/decoder_op_ip.ctstch  ...


reportClockTree Option :  -localSkew -report ../reports/clock_localSkew.rpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 24.

**** Clock Tree clk Stat ****
Total Clock Level	: 2
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 2 (Total=11	Sink=11)
Level 1 (Total=1	Sink=0	HS65_GS_BFX284=1)
Total Sinks		: 11

#
# Mode                : Setup
# Library Name        : CORE65GPSVT
# Operating Condition : CORE65GPSVT/%NOM_PVT
# Process             : 1
# Voltage             : 1
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 11
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 1
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): outdecoder_reg_0_/CP 52.6(ps)
Min trig. edge delay at sink(R): indecoder_reg_2_/CP 52.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 52.3~52.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.9~67.2(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.3(ps)                300(ps)             
Rise Skew                      : 0.3(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  400(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  400(ps)             
Max. Rise Sink Tran.           : 15.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 15.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.8(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 24                     

Max. Local Skew                : 0.3(ps)                
  indecoder_reg_2_/CP(R)->
  outdecoder_reg_0_/CP(R)


Generating Clock Analysis Report ../reports/clock_localSkew.rpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=331.7M) ***
Redoing specifyClockTree  -clkfile ../op_data/decoder_op_ip.ctstch  ...


reportClockTree Option :  -report ../reports/clockTree.rpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 2
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 2 (Total=11	Sink=11)
Level 1 (Total=1	Sink=0	HS65_GS_BFX284=1)
Total Sinks		: 11

#
# Mode                : Setup
# Library Name        : CORE65GPSVT
# Operating Condition : CORE65GPSVT/%NOM_PVT
# Process             : 1
# Voltage             : 1
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 11
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 1
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): outdecoder_reg_0_/CP 52.6(ps)
Min trig. edge delay at sink(R): indecoder_reg_2_/CP 52.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 52.3~52.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.9~67.2(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.3(ps)                300(ps)             
Rise Skew                      : 0.3(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  400(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  400(ps)             
Max. Rise Sink Tran.           : 15.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 15.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 15.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 15.8(ps)               0(ps)               


Generating Clock Analysis Report ../reports/clockTree.rpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=331.7M) ***
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 331.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=331.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=331.7M) ***

** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.723  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.7M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 331.7M **
*** Starting optimizing excluded clock nets MEM= 331.7M) ***
*info: No clock nets to be optimized found.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 331.7M) ***
************ Recovering area ***************
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 75.385% **

*** starting 1-st reclaim pass: 17 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 75.385% **
*** Finished Area Reclaim (0:00:00.0) ***
density before resizing = 75.385%
density after resizing = 75.385%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=331.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=331.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 2 nets with 1 extra space.
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.7M):
Est net length = 6.351e+02um = 3.131e+02H + 3.220e+02V
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  6:	0	 0.00%	2	 0.14%
  7:	0	 0.00%	12	 0.85%
  8:	0	 0.00%	11	 0.78%
  9:	0	 0.00%	11	 0.78%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	289	20.50%
 12:	379	26.88%	88	 6.24%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.691M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.7M):


*** After '-updateRemainTrks' operation: 

Usage: (0.8%H 0.6%V) = (3.869e+02um 6.415e+02um) = (191 285)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  4:	0	 0.00%	1	 0.07%
  5:	0	 0.00%	2	 0.14%
  6:	0	 0.00%	4	 0.28%
  7:	0	 0.00%	11	 0.78%
  8:	0	 0.00%	10	 0.71%
  9:	0	 0.00%	9	 0.64%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	290	20.57%
 12:	379	26.88%	87	 6.17%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.7M) ***


Total length: 6.788e+02um, number of vias: 179
M1(H) length: 8.675e+00um, number of vias: 84
M2(V) length: 2.852e+02um, number of vias: 80
M3(H) length: 3.229e+02um, number of vias: 14
M4(V) length: 6.180e+01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.7M) ***
Peak Memory Usage was 331.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.7M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.691M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 331.7M)
Number of Loop : 0
Start delay calculation (mem=331.691M)...
Delay calculation completed.
(0:00:00.0 331.691M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 331.7M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.7M

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=331.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.723  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.7M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.7M **
** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.7M

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=331.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.723  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.7M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.7M **
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.7M **
** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=331.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=331.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.723  |  0.723  |  0.974  |  0.879  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.8M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 331.7M **
*** Finished optDesign ***
**WARN: (SOCTCM-70):	Option "-detail" for command setExtractRCMode is obsolete and has been replaced by "-engine detail". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-engine detail".
**WARN: (SOCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
**WARN: (SOCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or CCE mode.
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=331.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 2 nets with 1 extra space.
routingBox: (0 0) (95735 93000)
coreBox:    (40000 40000) (55735 53000)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 1.4 metal3 tracks

Phase 1a route (0:00:00.0 331.7M):
Est net length = 6.351e+02um = 3.131e+02H + 3.220e+02V
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 331.7M):
Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.7%H 0.6%V) = (3.734e+02um 6.061e+02um) = (182 271)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  5:	0	 0.00%	1	 0.07%
  6:	0	 0.00%	2	 0.14%
  7:	0	 0.00%	12	 0.85%
  8:	0	 0.00%	11	 0.78%
  9:	0	 0.00%	11	 0.78%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	289	20.50%
 12:	379	26.88%	88	 6.24%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144 (Current mem = 331.691M, initial mem = 62.227M) ***
Phase 1l route (0:00:00.0 331.7M):


*** After '-updateRemainTrks' operation: 

Usage: (0.8%H 0.6%V) = (3.869e+02um 6.415e+02um) = (191 285)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	24	 1.70%
  4:	0	 0.00%	1	 0.07%
  5:	0	 0.00%	2	 0.14%
  6:	0	 0.00%	4	 0.28%
  7:	0	 0.00%	11	 0.78%
  8:	0	 0.00%	10	 0.71%
  9:	0	 0.00%	9	 0.64%
 10:	0	 0.00%	26	 1.84%
 11:	171	12.13%	290	20.57%
 12:	379	26.88%	87	 6.17%
 13:	50	 3.55%	113	 8.01%
 14:	21	 1.49%	67	 4.75%
 15:	29	 2.06%	3	 0.21%
 16:	62	 4.40%	0	 0.00%
 19:	29	 2.06%	0	 0.00%
 20:	669	47.45%	763	54.11%



*** Completed Phase 1 route (0:00:00.0 331.7M) ***


Total length: 6.788e+02um, number of vias: 179
M1(H) length: 8.675e+00um, number of vias: 84
M2(V) length: 2.852e+02um, number of vias: 80
M3(H) length: 3.229e+02um, number of vias: 14
M4(V) length: 6.180e+01um, number of vias: 1
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 331.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=331.7M) ***
Peak Memory Usage was 331.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=331.7M) ***

Default RC Extraction called for design decoder_op_ip.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 331.691M)
** Profile ** Start :  cpu=0:00:00.0, mem=331.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=331.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=331.8M
** Profile ** Total reports :  cpu=0:00:00.0, mem=331.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=331.8M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.676  |  0.676  |  0.976  |  0.836  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=331.8M
Reported timing to dir ../reports/4.postCTSOpt_decoder_op_ip
Total CPU time: 0.2 sec
Total Real time: 0.0 sec
Total Memory Usage: 331.691406 Mbytes

globalDetailRoute

#Start globalDetailRoute on Sat Jan 31 23:33:49 2015
#
This command required an extra checkout of license nru.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.00 (Mb)
Using detail cap. scale factor for clock nets.
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#WARNING (NREX-28) The height of the first routing layer M1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer M1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer M1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         463           1         992     1.21%
#  Metal 2        V         478           0         992     4.03%
#  Metal 3        H         464           0         992     0.00%
#  Metal 4        V         478           0         992     4.03%
#  Metal 5        H         277         187         992    31.05%
#  Metal 6        V          72          47         992    29.64%
#  Metal 7        H         116           0         992     0.00%
#  Metal 8        V          19           0         992    40.62%
#  --------------------------------------------------------------
#  Total                   2367      10.00%        7936    13.82%
#
#  2 nets (5.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 654 um.
#Total half perimeter of net bounding box = 665 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 279 um.
#Total wire length on LAYER M3 = 276 um.
#Total wire length on LAYER M4 = 57 um.
#Total wire length on LAYER M5 = 42 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 114
#Up-Via Summary (total 114):
#           
#-----------------------
#  Metal 1           62
#  Metal 2           42
#  Metal 3            9
#  Metal 4            1
#-----------------------
#                   114 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 340.00 (Mb)
#Peak memory = 371.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 349.00 (Mb)
#Complete Detail Routing.
#Total wire length = 649 um.
#Total half perimeter of net bounding box = 665 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 250 um.
#Total wire length on LAYER M3 = 274 um.
#Total wire length on LAYER M4 = 76 um.
#Total wire length on LAYER M5 = 43 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 214
#Total number of multi-cut vias = 4 (  1.9%)
#Total number of single cut vias = 210 ( 98.1%)
#Up-Via Summary (total 214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          85 ( 95.5%)         4 (  4.5%)         89
#  Metal 2          95 (100.0%)         0 (  0.0%)         95
#  Metal 3          29 (100.0%)         0 (  0.0%)         29
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  210 ( 98.1%)         4 (  1.9%)        214 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER AP = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#
#Total wire length = 649 um.
#Total half perimeter of net bounding box = 665 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 250 um.
#Total wire length on LAYER M3 = 274 um.
#Total wire length on LAYER M4 = 76 um.
#Total wire length on LAYER M5 = 43 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 214
#Total number of multi-cut vias = 4 (  1.9%)
#Total number of single cut vias = 210 ( 98.1%)
#Up-Via Summary (total 214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          85 ( 95.5%)         4 (  4.5%)         89
#  Metal 2          95 (100.0%)         0 (  0.0%)         95
#  Metal 3          29 (100.0%)         0 (  0.0%)         29
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  210 ( 98.1%)         4 (  1.9%)        214 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER AP = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 19.00 (Mb)
#Total memory = 359.00 (Mb)
#Peak memory = 371.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 238.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 371.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 31 23:33:50 2015
#
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 356.5M **
Begin checking placement ...
*info: Placed = 16
*info: Unplaced = 0
Placement Density:75.38%(153/203)
setExtractRCMode -engine detail -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Detail RC Extraction called for design decoder_op_ip.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 1
      Min Width        : 3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./decoder_op_ip_sbnKUM_8808.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (SOCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 356.5M)
Creating parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d/decoder_op_ip.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.9375% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 21.0938% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 31.25% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 41.4062% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 51.5625% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 60.9375% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 71.0938% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 81.25% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 91.4062% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 356.5M)
Nr. Extracted Resistors     : 342
Nr. Extracted Ground Cap.   : 374
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 356.531M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 356.5M)
Number of Loop : 0
Start delay calculation (mem=356.531M)...
delayCal using detail RC...
Opening parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.

RC Database In Completed (CPU Time= 0:00:00.0  MEM= 356.5M)
Closing parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d'. 32 times net's RC data read were performed.
Delay calculation completed.
(0:00:00.0 356.531M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 356.5M) ***
-holdSdfFile {}                         # string, default=""
** Profile ** Start :  cpu=0:00:00.0, mem=356.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=356.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=356.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=356.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.707  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=356.5M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 356.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 356.5M **
** Profile ** Start :  cpu=0:00:00.0, mem=356.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=356.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=356.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=356.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=356.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.707  |  0.707  |  0.974  |  0.860  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=356.6M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 356.5M **
*** Finished optDesign ***

globalDetailRoute

#Start globalDetailRoute on Sat Jan 31 23:33:51 2015
#
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#WARNING (NREX-28) The height of the first routing layer M1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer M1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer M1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 371.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#Complete Detail Routing.
#Total wire length = 649 um.
#Total half perimeter of net bounding box = 665 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 250 um.
#Total wire length on LAYER M3 = 274 um.
#Total wire length on LAYER M4 = 76 um.
#Total wire length on LAYER M5 = 43 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 214
#Total number of multi-cut vias = 4 (  1.9%)
#Total number of single cut vias = 210 ( 98.1%)
#Up-Via Summary (total 214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          85 ( 95.5%)         4 (  4.5%)         89
#  Metal 2          95 (100.0%)         0 (  0.0%)         95
#  Metal 3          29 (100.0%)         0 (  0.0%)         29
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  210 ( 98.1%)         4 (  1.9%)        214 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER AP = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#
#Total wire length = 649 um.
#Total half perimeter of net bounding box = 665 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 250 um.
#Total wire length on LAYER M3 = 274 um.
#Total wire length on LAYER M4 = 76 um.
#Total wire length on LAYER M5 = 43 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 214
#Total number of multi-cut vias = 4 (  1.9%)
#Total number of single cut vias = 210 ( 98.1%)
#Up-Via Summary (total 214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          85 ( 95.5%)         4 (  4.5%)         89
#  Metal 2          95 (100.0%)         0 (  0.0%)         95
#  Metal 3          29 (100.0%)         0 (  0.0%)         29
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                  210 ( 98.1%)         4 (  1.9%)        214 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER AP = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 359.00 (Mb)
#Peak memory = 371.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 371.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 31 23:33:51 2015
#
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design decoder_op_ip.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 1
      Min Width        : 3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./decoder_op_ip_sbnKUM_8808.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (SOCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (SOCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 356.5M)
Creating parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d/decoder_op_ip.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.9375% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 21.0938% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 31.25% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 41.4062% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 51.5625% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 60.9375% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 71.0938% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 81.25% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 91.4062% (CPU Time= 0:00:00.0  MEM= 356.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 356.5M)
Nr. Extracted Resistors     : 342
Nr. Extracted Ground Cap.   : 374
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 356.531M)
** Profile ** Start :  cpu=0:00:00.0, mem=356.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=356.6M

** Profile ** Overall slacks :  cpu=0:00:00.1, mem=356.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=356.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=356.6M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.707  |  0.707  |  0.974  |  0.860  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   19    |    8    |    3    |    8    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.385%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=356.6M
Reported timing to dir ../reports/5.postRouteOpt_decoder_op_ip
Total CPU time: 0.2 sec
Total Real time: 0.0 sec
Total Memory Usage: 356.53125 Mbytes
Writing Netlist "../op_data/decoder_op_ip_final.v" ...
Writing DEF file '../op_data/decoder_op_ip_final.def.gz', current time is Sat Jan 31 23:33:51 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../op_data/decoder_op_ip_final.def.gz' is written, current time is Sat Jan 31 23:33:51 2015 ...
Redoing specifyClockTree  -clkfile ../op_data/decoder_op_ip.ctstch  ...
**WARN: (SOCSYT-3036):	Design directory ../op_data/decoder_op_ip.dat.dat exists, rename it to ../op_data/decoder_op_ip.dat.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "../op_data/decoder_op_ip.dat.dat/decoder_op_ip.v" ...
Calling write_sdc ... 
Saving clock tree spec file '../op_data/decoder_op_ip.dat.dat/decoder_op_ip.ctstch' ...
Saving configuration ...
Saving preference file ../op_data/decoder_op_ip.dat.dat/enc.pref.tcl ...
Saving SI fix option to '../op_data/decoder_op_ip.dat.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=356.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=356.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    33                            metal5
    37                            metal6
    50                               via
    61                              via2
    30                              via3
    32                              via4
    36                              via5
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    33                            metal5
    37                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             28

Ports/Pins                             0

Nets                                   0

    Via Instances                    214

Special Nets                           0

    Via Instances                     68

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

**WARN: (SOCOGDS-1176):	There are 22 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
Writing Netlist "final_excludeLeaf.v" ...
Opening parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Done!
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 356.5M)
Closing parasitic data file './decoder_op_ip_sbnKUM_8808.rcdb.d'. 32 times net's RC data read were performed.
 *** Starting Verify Geometry (MEM: 356.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1440
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 1.1M)


******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Jan 31 23:33:51 2015

Design Name: decoder_op_ip
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (95.7350, 93.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Jan 31 23:33:51 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

Start to collect the design information.
Build netlist information for Cell decoder_op_ip.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/decoder_op_ip_summary.rpt.
Gate area 1.5600 um^2
****************************************************
* Encounter script finished                        *
*                                                  *
* Results:                                         *
* --------                                         *
* Layout:  pnr/op_data/decoder_op_ip_final.gds2                   *
* Netlist: pnr/op_data/decoder_op_ip_final.v                      *
* Timing:  pnr/reports/5.postRouteOpt_decoder_op_ip   *
*                                                  *
* Type 'win' to get the Main Window                *
* or type 'exit' to quit                           *
*                                                  *
****************************************************
encounter 1> exit

*** Memory Usage v0.144 (Current mem = 356.469M, initial mem = 62.227M) ***
--- Ending "First Encounter" (totcpu=0:00:16.8, real=0:00:23.0, mem=356.5M) ---
Done creating a new synthesis compile script "synthesis/scripts/compile_dc.tcl" 

There are no duplicate node or net names in the design 

Eliminating clock gating

Done creating a new technology script for synthesis "synthesis/scripts/technology.tcl" 

...Pause...Done synthesis with 65nm tech files.. Starting pnr
Done creating a new pnr conf script "/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/pnr/conf/encounter.conf" 

...Pause...Done pnr with 65nm..

***The worst case slack information for this frequency of operation (1000 MHz) is given below:***

***Make sure that the slack is positive enough, so that it is guaranteed that the spice simulation will operate at this frequency

Slack information:
# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
 clk(R)->clk(R)	1.010    */0.707         */0.043         outdecoder_reg_7_/D    1


...Pause...

Slack is: */0.707

1'b1 is NOT present in the verilog file and there is no need to manually tie it to vdd in the spice file


1'b0 is NOT present in the verilog file and there is no need to manually tie it to gnd in the spice file

		**********    Job started on Sat Jan 31 23:34:14 IST 2015    **********
inside DFF match

FF name is indecoder_reg_2_
inside DFF match

inside DFF match

FF name is indecoder_reg_1_
inside DFF match

inside DFF match

FF name is indecoder_reg_0_
inside DFF match

inside DFF match

FF name is outdecoder_reg_7_
inside DFF match

inside DFF match

FF name is outdecoder_reg_6_
inside DFF match

inside DFF match

FF name is outdecoder_reg_5_
inside DFF match

inside DFF match

FF name is outdecoder_reg_4_
inside DFF match

inside DFF match

FF name is outdecoder_reg_3_
inside DFF match

inside DFF match

FF name is outdecoder_reg_2_
inside DFF match

inside DFF match

FF name is outdecoder_reg_1_
inside DFF match

inside DFF match

FF name is outdecoder_reg_0_
inside DFF match

					************************
					*                      *
					*  !!RUN SUCCESSFUL!!  *
					*                      *
					************************
***MODELSIM simulatable file " /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip_modelsim.v " created 
***Reference output file /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/decoder_op_ip_reference_out/tool_reference_out.txt and /decoder_op_ip_reference_out/our_reference_out.txt created sucessfully
RTL headers RTL.csv, RTL_2nd_edge.csv and RTL_backup.csv created inside the  directory
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
Spice header file /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/spice_results/headers.csv created
Reading /cad2/mentor/modelsim_10.0/modeltech/tcl/vsim/pref.tcl 

********************INVOKING MODELSIM********************

*****************

i is 0
length of lines 1219
Next line: *

Current line: *

not a subckt instance: *

*****************

i is 1
length of lines 1219
Next line: *

Current line: *

not a subckt instance: *

*****************

i is 2
length of lines 1219
Next line: *|DSPF 1.0

Current line: *

not a subckt instance: *

*****************

i is 3
length of lines 1219
Next line: *

Current line: *|DSPF 1.0

not a subckt instance: *|DSPF 1.0

*****************

i is 4
length of lines 1219
Next line: *|VENDOR "Silicon Perspective, A Cadence Company"

Current line: *

not a subckt instance: *

*****************

i is 5
length of lines 1219
Next line: *|PROGRAM "FirstEncounter System"

Current line: *|VENDOR "Silicon Perspective, A Cadence Company"

not a subckt instance: *|VENDOR "Silicon Perspective, A Cadence Company"

*****************

i is 6
length of lines 1219
Next line: *|DIVIDER /

Current line: *|PROGRAM "FirstEncounter System"

not a subckt instance: *|PROGRAM "FirstEncounter System"

*****************

i is 7
length of lines 1219
Next line: *|DELIMITER :

Current line: *|DIVIDER /

not a subckt instance: *|DIVIDER /

*****************

i is 8
length of lines 1219
Next line: *|BUSBIT []

Current line: *|DELIMITER :

not a subckt instance: *|DELIMITER :

*****************

i is 9
length of lines 1219
Next line: *

Current line: *|BUSBIT []

not a subckt instance: *|BUSBIT []

*****************

i is 10
length of lines 1219
Next line: .SUBCKT decoder_op_ip 

Current line: *

not a subckt instance: *

*****************

i is 11
length of lines 1219
Next line: + input_dec[2] input_dec[1] input_dec[0] clk output_dec[7] output_dec[6] output_dec[5] output_dec[4] output_dec[3] output_dec[2] 

Current line: .SUBCKT decoder_op_ip 

subckt line

*****************

i is 12
length of lines 1219
Next line: + output_dec[1] output_dec[0] 

Current line: + input_dec[2] input_dec[1] input_dec[0] clk output_dec[7] output_dec[6] output_dec[5] output_dec[4] output_dec[3] output_dec[2] 

starts with +. Hence omitting

*****************

i is 13
length of lines 1219
Next line: 

Current line: + output_dec[1] output_dec[0] 

starts with +. Hence omitting

*****************

i is 14
length of lines 1219
Next line: * Net Section

Current line: 

not a subckt instance: 

*****************

i is 15
length of lines 1219
Next line: *

Current line: * Net Section

not a subckt instance: * Net Section

*****************

i is 16
length of lines 1219
Next line: *

Current line: *

not a subckt instance: *

*****************

i is 17
length of lines 1219
Next line: *|GROUND_NET 0

Current line: *

not a subckt instance: *

*****************

i is 18
length of lines 1219
Next line: *

Current line: *|GROUND_NET 0

not a subckt instance: *|GROUND_NET 0

*****************

i is 19
length of lines 1219
Next line: *|NET N42 0.000741PF

Current line: *

not a subckt instance: *

*****************

i is 20
length of lines 1219
Next line: *|I (U31:Z U31 Z O 0.000000PF 46.950 48.280)

Current line: *|NET N42 0.000741PF

not a subckt instance: *|NET N42 0.000741PF

*****************

i is 21
length of lines 1219
Next line: *|I (outdecoder_reg_6_:D outdecoder_reg_6_ D I 0.001504PF 44.690 52.090)

Current line: *|I (U31:Z U31 Z O 0.000000PF 46.950 48.280)

not a subckt instance: *|I (U31:Z U31 Z O 0.000000PF 46.950 48.280)

*****************

i is 22
length of lines 1219
Next line: *|S (N42_4 47.000 49.200)

Current line: *|I (outdecoder_reg_6_:D outdecoder_reg_6_ D I 0.001504PF 44.690 52.090)

not a subckt instance: *|I (outdecoder_reg_6_:D outdecoder_reg_6_ D I 0.001504PF 44.690 52.090)

*****************

i is 23
length of lines 1219
Next line: *|S (N42_3 47.000 51.800)

Current line: *|S (N42_4 47.000 49.200)

not a subckt instance: *|S (N42_4 47.000 49.200)

*****************

i is 24
length of lines 1219
Next line: *|S (N42_2 47.000 51.800)

Current line: *|S (N42_3 47.000 51.800)

not a subckt instance: *|S (N42_3 47.000 51.800)

*****************

i is 25
length of lines 1219
Next line: C1_6 U31:Z 0 0.000045PF

Current line: *|S (N42_2 47.000 51.800)

not a subckt instance: *|S (N42_2 47.000 51.800)

*****************

i is 26
length of lines 1219
Next line: C2_6 N42_4 0 0.000172PF

Current line: C1_6 U31:Z 0 0.000045PF

not a subckt instance: C1_6 U31:Z 0 0.000045PF

*****************

i is 27
length of lines 1219
Next line: C3_6 N42_3 0 0.000172PF

Current line: C2_6 N42_4 0 0.000172PF

not a subckt instance: C2_6 N42_4 0 0.000172PF

*****************

i is 28
length of lines 1219
Next line: C4_6 N42_2 0 0.000187PF

Current line: C3_6 N42_3 0 0.000172PF

not a subckt instance: C3_6 N42_3 0 0.000172PF

*****************

i is 29
length of lines 1219
Next line: C5_6 outdecoder_reg_6_:D 0 0.000165PF

Current line: C4_6 N42_2 0 0.000187PF

not a subckt instance: C4_6 N42_2 0 0.000187PF

*****************

i is 30
length of lines 1219
Next line: R1_6 outdecoder_reg_6_:D N42_2 1.824000

Current line: C5_6 outdecoder_reg_6_:D 0 0.000165PF

not a subckt instance: C5_6 outdecoder_reg_6_:D 0 0.000165PF

*****************

i is 31
length of lines 1219
Next line: R2_6 N42_2 N42_3 4.000000

Current line: R1_6 outdecoder_reg_6_:D N42_2 1.824000

not a subckt instance: R1_6 outdecoder_reg_6_:D N42_2 1.824000

*****************

i is 32
length of lines 1219
Next line: R3_6 N42_4 N42_3 1.976000

Current line: R2_6 N42_2 N42_3 4.000000

not a subckt instance: R2_6 N42_2 N42_3 4.000000

*****************

i is 33
length of lines 1219
Next line: R4_6 N42_4 U31:Z 4.000000

Current line: R3_6 N42_4 N42_3 1.976000

not a subckt instance: R3_6 N42_4 N42_3 1.976000

*****************

i is 34
length of lines 1219
Next line: 

Current line: R4_6 N42_4 U31:Z 4.000000

not a subckt instance: R4_6 N42_4 U31:Z 4.000000

*****************

i is 35
length of lines 1219
Next line: *|NET output_dec[0] 0.004840PF

Current line: 

not a subckt instance: 

*****************

i is 36
length of lines 1219
Next line: *|P (output_dec[0] O 0.000000PF 50.000 93.000)

Current line: *|NET output_dec[0] 0.004840PF

not a subckt instance: *|NET output_dec[0] 0.004840PF

*****************

i is 37
length of lines 1219
Next line: *|I (outdecoder_reg_0_:Q outdecoder_reg_0_ Q O 0.000000PF 49.910 52.290)

Current line: *|P (output_dec[0] O 0.000000PF 50.000 93.000)

not a subckt instance: *|P (output_dec[0] O 0.000000PF 50.000 93.000)

*****************

i is 38
length of lines 1219
Next line: *|S (output_dec[0]_4 49.800 52.200)

Current line: *|I (outdecoder_reg_0_:Q outdecoder_reg_0_ Q O 0.000000PF 49.910 52.290)

not a subckt instance: *|I (outdecoder_reg_0_:Q outdecoder_reg_0_ Q O 0.000000PF 49.910 52.290)

*****************

i is 39
length of lines 1219
Next line: *|S (output_dec[0]_3 49.800 83.000)

Current line: *|S (output_dec[0]_4 49.800 52.200)

not a subckt instance: *|S (output_dec[0]_4 49.800 52.200)

*****************

i is 40
length of lines 1219
Next line: *|S (output_dec[0]_2 50.000 83.000)

Current line: *|S (output_dec[0]_3 49.800 83.000)

not a subckt instance: *|S (output_dec[0]_3 49.800 83.000)

*****************

i is 41
length of lines 1219
Next line: C1_24 outdecoder_reg_0_:Q 0 0.000045PF

Current line: *|S (output_dec[0]_2 50.000 83.000)

not a subckt instance: *|S (output_dec[0]_2 50.000 83.000)

*****************

i is 42
length of lines 1219
Next line: C2_24 output_dec[0]_4 0 0.001798PF

Current line: C1_24 outdecoder_reg_0_:Q 0 0.000045PF

not a subckt instance: C1_24 outdecoder_reg_0_:Q 0 0.000045PF

*****************

i is 43
length of lines 1219
Next line: C3_24 output_dec[0]_3 0 0.001833PF

Current line: C2_24 output_dec[0]_4 0 0.001798PF

not a subckt instance: C2_24 output_dec[0]_4 0 0.001798PF

*****************

i is 44
length of lines 1219
Next line: C4_24 output_dec[0]_2 0 0.000609PF

Current line: C3_24 output_dec[0]_3 0 0.001833PF

not a subckt instance: C3_24 output_dec[0]_3 0 0.001833PF

*****************

i is 45
length of lines 1219
Next line: C5_24 output_dec[0] 0 0.000554PF

Current line: C4_24 output_dec[0]_2 0 0.000609PF

not a subckt instance: C4_24 output_dec[0]_2 0 0.000609PF

*****************

i is 46
length of lines 1219
Next line: R1_24 output_dec[0]_2 output_dec[0] 7.296000

Current line: C5_24 output_dec[0] 0 0.000554PF

not a subckt instance: C5_24 output_dec[0] 0 0.000554PF

*****************

i is 47
length of lines 1219
Next line: R2_24 output_dec[0]_3 output_dec[0]_2 0.152000

Current line: R1_24 output_dec[0]_2 output_dec[0] 7.296000

not a subckt instance: R1_24 output_dec[0]_2 output_dec[0] 7.296000

*****************

i is 48
length of lines 1219
Next line: R3_24 output_dec[0]_4 output_dec[0]_3 23.407999

Current line: R2_24 output_dec[0]_3 output_dec[0]_2 0.152000

not a subckt instance: R2_24 output_dec[0]_3 output_dec[0]_2 0.152000

*****************

i is 49
length of lines 1219
Next line: R4_24 output_dec[0]_4 outdecoder_reg_0_:Q 4.000000

Current line: R3_24 output_dec[0]_4 output_dec[0]_3 23.407999

not a subckt instance: R3_24 output_dec[0]_4 output_dec[0]_3 23.407999

*****************

i is 50
length of lines 1219
Next line: 

Current line: R4_24 output_dec[0]_4 outdecoder_reg_0_:Q 4.000000

not a subckt instance: R4_24 output_dec[0]_4 outdecoder_reg_0_:Q 4.000000

*****************

i is 51
length of lines 1219
Next line: *|NET N36 0.000492PF

Current line: 

not a subckt instance: 

*****************

i is 52
length of lines 1219
Next line: *|I (U23:Z U23 Z O 0.000000PF 52.950 48.280)

Current line: *|NET N36 0.000492PF

not a subckt instance: *|NET N36 0.000492PF

*****************

i is 53
length of lines 1219
Next line: *|I (outdecoder_reg_0_:D outdecoder_reg_0_ D I 0.001504PF 52.490 52.090)

Current line: *|I (U23:Z U23 Z O 0.000000PF 52.950 48.280)

not a subckt instance: *|I (U23:Z U23 Z O 0.000000PF 52.950 48.280)

*****************

i is 54
length of lines 1219
Next line: *|S (N36_4 53.000 49.200)

Current line: *|I (outdecoder_reg_0_:D outdecoder_reg_0_ D I 0.001504PF 52.490 52.090)

not a subckt instance: *|I (outdecoder_reg_0_:D outdecoder_reg_0_ D I 0.001504PF 52.490 52.090)

*****************

i is 55
length of lines 1219
Next line: *|S (N36_3 53.000 51.800)

Current line: *|S (N36_4 53.000 49.200)

not a subckt instance: *|S (N36_4 53.000 49.200)

*****************

i is 56
length of lines 1219
Next line: *|S (N36_2 53.000 51.800)

Current line: *|S (N36_3 53.000 51.800)

not a subckt instance: *|S (N36_3 53.000 51.800)

*****************

i is 57
length of lines 1219
Next line: C1_0 U23:Z 0 0.000045PF

Current line: *|S (N36_2 53.000 51.800)

not a subckt instance: *|S (N36_2 53.000 51.800)

*****************

i is 58
length of lines 1219
Next line: C2_0 N36_4 0 0.000171PF

Current line: C1_0 U23:Z 0 0.000045PF

not a subckt instance: C1_0 U23:Z 0 0.000045PF

*****************

i is 59
length of lines 1219
Next line: C3_0 N36_3 0 0.000171PF

Current line: C2_0 N36_4 0 0.000171PF

not a subckt instance: C2_0 N36_4 0 0.000171PF

*****************

i is 60
length of lines 1219
Next line: C4_0 N36_2 0 0.000064PF

Current line: C3_0 N36_3 0 0.000171PF

not a subckt instance: C3_0 N36_3 0 0.000171PF

*****************

i is 61
length of lines 1219
Next line: C5_0 outdecoder_reg_0_:D 0 0.000041PF

Current line: C4_0 N36_2 0 0.000064PF

not a subckt instance: C4_0 N36_2 0 0.000064PF

*****************

i is 62
length of lines 1219
Next line: R1_0 outdecoder_reg_0_:D N36_2 0.456000

Current line: C5_0 outdecoder_reg_0_:D 0 0.000041PF

not a subckt instance: C5_0 outdecoder_reg_0_:D 0 0.000041PF

*****************

i is 63
length of lines 1219
Next line: R2_0 N36_2 N36_3 4.000000

Current line: R1_0 outdecoder_reg_0_:D N36_2 0.456000

not a subckt instance: R1_0 outdecoder_reg_0_:D N36_2 0.456000

*****************

i is 64
length of lines 1219
Next line: R3_0 N36_4 N36_3 1.976000

Current line: R2_0 N36_2 N36_3 4.000000

not a subckt instance: R2_0 N36_2 N36_3 4.000000

*****************

i is 65
length of lines 1219
Next line: R4_0 N36_4 U23:Z 4.000000

Current line: R3_0 N36_4 N36_3 1.976000

not a subckt instance: R3_0 N36_4 N36_3 1.976000

*****************

i is 66
length of lines 1219
Next line: 

Current line: R4_0 N36_4 U23:Z 4.000000

not a subckt instance: R4_0 N36_4 U23:Z 4.000000

*****************

i is 67
length of lines 1219
Next line: *|NET output_dec[3] 0.005204PF

Current line: 

not a subckt instance: 

*****************

i is 68
length of lines 1219
Next line: *|P (output_dec[3] O 0.000000PF 50.400 0.000)

Current line: *|NET output_dec[3] 0.005204PF

not a subckt instance: *|NET output_dec[3] 0.005204PF

*****************

i is 69
length of lines 1219
Next line: *|I (outdecoder_reg_3_:Q outdecoder_reg_3_ Q O 0.000000PF 51.090 41.890)

Current line: *|P (output_dec[3] O 0.000000PF 50.400 0.000)

not a subckt instance: *|P (output_dec[3] O 0.000000PF 50.400 0.000)

*****************

i is 70
length of lines 1219
Next line: *|S (output_dec[3]_7 51.200 40.800)

Current line: *|I (outdecoder_reg_3_:Q outdecoder_reg_3_ Q O 0.000000PF 51.090 41.890)

not a subckt instance: *|I (outdecoder_reg_3_:Q outdecoder_reg_3_ Q O 0.000000PF 51.090 41.890)

*****************

i is 71
length of lines 1219
Next line: *|S (output_dec[3]_6 51.200 38.400)

Current line: *|S (output_dec[3]_7 51.200 40.800)

not a subckt instance: *|S (output_dec[3]_7 51.200 40.800)

*****************

i is 72
length of lines 1219
Next line: *|S (output_dec[3]_5 51.000 38.400)

Current line: *|S (output_dec[3]_6 51.200 38.400)

not a subckt instance: *|S (output_dec[3]_6 51.200 38.400)

*****************

i is 73
length of lines 1219
Next line: *|S (output_dec[3]_4 51.000 0.400)

Current line: *|S (output_dec[3]_5 51.000 38.400)

not a subckt instance: *|S (output_dec[3]_5 51.000 38.400)

*****************

i is 74
length of lines 1219
Next line: *|S (output_dec[3]_3 51.000 0.400)

Current line: *|S (output_dec[3]_4 51.000 0.400)

not a subckt instance: *|S (output_dec[3]_4 51.000 0.400)

*****************

i is 75
length of lines 1219
Next line: *|S (output_dec[3]_2 50.400 0.400)

Current line: *|S (output_dec[3]_3 51.000 0.400)

not a subckt instance: *|S (output_dec[3]_3 51.000 0.400)

*****************

i is 76
length of lines 1219
Next line: C1_27 outdecoder_reg_3_:Q 0 0.000045PF

Current line: *|S (output_dec[3]_2 50.400 0.400)

not a subckt instance: *|S (output_dec[3]_2 50.400 0.400)

*****************

i is 77
length of lines 1219
Next line: C2_27 output_dec[3]_7 0 0.000165PF

Current line: C1_27 outdecoder_reg_3_:Q 0 0.000045PF

not a subckt instance: C1_27 outdecoder_reg_3_:Q 0 0.000045PF

*****************

i is 78
length of lines 1219
Next line: C3_27 output_dec[3]_6 0 0.000200PF

Current line: C2_27 output_dec[3]_7 0 0.000165PF

not a subckt instance: C2_27 output_dec[3]_7 0 0.000165PF

*****************

i is 79
length of lines 1219
Next line: C4_27 output_dec[3]_5 0 0.002338PF

Current line: C3_27 output_dec[3]_6 0 0.000200PF

not a subckt instance: C3_27 output_dec[3]_6 0 0.000200PF

*****************

i is 80
length of lines 1219
Next line: C5_27 output_dec[3]_4 0 0.002303PF

Current line: C4_27 output_dec[3]_5 0 0.002338PF

not a subckt instance: C4_27 output_dec[3]_5 0 0.002338PF

*****************

i is 81
length of lines 1219
Next line: C6_27 output_dec[3]_3 0 0.000056PF

Current line: C5_27 output_dec[3]_4 0 0.002303PF

not a subckt instance: C5_27 output_dec[3]_4 0 0.002303PF

*****************

i is 82
length of lines 1219
Next line: C7_27 output_dec[3]_2 0 0.000056PF

Current line: C6_27 output_dec[3]_3 0 0.000056PF

not a subckt instance: C6_27 output_dec[3]_3 0 0.000056PF

*****************

i is 83
length of lines 1219
Next line: C8_27 output_dec[3] 0 0.000042PF

Current line: C7_27 output_dec[3]_2 0 0.000056PF

not a subckt instance: C7_27 output_dec[3]_2 0 0.000056PF

*****************

i is 84
length of lines 1219
Next line: R1_27 output_dec[3] output_dec[3]_2 4.000000

Current line: C8_27 output_dec[3] 0 0.000042PF

not a subckt instance: C8_27 output_dec[3] 0 0.000042PF

*****************

i is 85
length of lines 1219
Next line: R2_27 output_dec[3]_2 output_dec[3]_3 0.456000

Current line: R1_27 output_dec[3] output_dec[3]_2 4.000000

not a subckt instance: R1_27 output_dec[3] output_dec[3]_2 4.000000

*****************

i is 86
length of lines 1219
Next line: R3_27 output_dec[3]_3 output_dec[3]_4 4.000000

Current line: R2_27 output_dec[3]_2 output_dec[3]_3 0.456000

not a subckt instance: R2_27 output_dec[3]_2 output_dec[3]_3 0.456000

*****************

i is 87
length of lines 1219
Next line: R4_27 output_dec[3]_4 output_dec[3]_5 28.879999

Current line: R3_27 output_dec[3]_3 output_dec[3]_4 4.000000

not a subckt instance: R3_27 output_dec[3]_3 output_dec[3]_4 4.000000

*****************

i is 88
length of lines 1219
Next line: R5_27 output_dec[3]_5 output_dec[3]_6 0.152000

Current line: R4_27 output_dec[3]_4 output_dec[3]_5 28.879999

not a subckt instance: R4_27 output_dec[3]_4 output_dec[3]_5 28.879999

*****************

i is 89
length of lines 1219
Next line: R6_27 output_dec[3]_6 output_dec[3]_7 1.824000

Current line: R5_27 output_dec[3]_5 output_dec[3]_6 0.152000

not a subckt instance: R5_27 output_dec[3]_5 output_dec[3]_6 0.152000

*****************

i is 90
length of lines 1219
Next line: R7_27 output_dec[3]_7 outdecoder_reg_3_:Q 4.000000

Current line: R6_27 output_dec[3]_6 output_dec[3]_7 1.824000

not a subckt instance: R6_27 output_dec[3]_6 output_dec[3]_7 1.824000

*****************

i is 91
length of lines 1219
Next line: 

Current line: R7_27 output_dec[3]_7 outdecoder_reg_3_:Q 4.000000

not a subckt instance: R7_27 output_dec[3]_7 outdecoder_reg_3_:Q 4.000000

*****************

i is 92
length of lines 1219
Next line: *|NET output_dec[1] 0.013777PF

Current line: 

not a subckt instance: 

*****************

i is 93
length of lines 1219
Next line: *|P (output_dec[1] O 0.000000PF 54.200 0.000)

Current line: *|NET output_dec[1] 0.013777PF

not a subckt instance: *|NET output_dec[1] 0.013777PF

*****************

i is 94
length of lines 1219
Next line: *|I (outdecoder_reg_1_:Q outdecoder_reg_1_ Q O 0.000000PF 54.890 41.890)

Current line: *|P (output_dec[1] O 0.000000PF 54.200 0.000)

not a subckt instance: *|P (output_dec[1] O 0.000000PF 54.200 0.000)

*****************

i is 95
length of lines 1219
Next line: *|S (output_dec[1]_5 55.000 40.800)

Current line: *|I (outdecoder_reg_1_:Q outdecoder_reg_1_ Q O 0.000000PF 54.890 41.890)

not a subckt instance: *|I (outdecoder_reg_1_:Q outdecoder_reg_1_ Q O 0.000000PF 54.890 41.890)

*****************

i is 96
length of lines 1219
Next line: *|S (output_dec[1]_4 55.000 0.400)

Current line: *|S (output_dec[1]_5 55.000 40.800)

not a subckt instance: *|S (output_dec[1]_5 55.000 40.800)

*****************

i is 97
length of lines 1219
Next line: *|S (output_dec[1]_3 55.000 0.400)

Current line: *|S (output_dec[1]_4 55.000 0.400)

not a subckt instance: *|S (output_dec[1]_4 55.000 0.400)

*****************

i is 98
length of lines 1219
Next line: *|S (output_dec[1]_2 54.200 0.400)

Current line: *|S (output_dec[1]_3 55.000 0.400)

not a subckt instance: *|S (output_dec[1]_3 55.000 0.400)

*****************

i is 99
length of lines 1219
Next line: C1_25 outdecoder_reg_1_:Q 0 0.000045PF

Current line: *|S (output_dec[1]_2 54.200 0.400)

not a subckt instance: *|S (output_dec[1]_2 54.200 0.400)

*****************

i is 100
length of lines 1219
Next line: C2_25 output_dec[1]_5 0 0.006778PF

Current line: C1_25 outdecoder_reg_1_:Q 0 0.000045PF

not a subckt instance: C1_25 outdecoder_reg_1_:Q 0 0.000045PF

*****************

i is 101
length of lines 1219
Next line: C3_25 output_dec[1]_4 0 0.006778PF

Current line: C2_25 output_dec[1]_5 0 0.006778PF

not a subckt instance: C2_25 output_dec[1]_5 0 0.006778PF

*****************

i is 102
length of lines 1219
Next line: C4_25 output_dec[1]_3 0 0.000067PF

Current line: C3_25 output_dec[1]_4 0 0.006778PF

not a subckt instance: C3_25 output_dec[1]_4 0 0.006778PF

*****************

i is 103
length of lines 1219
Next line: C5_25 output_dec[1]_2 0 0.000067PF

Current line: C4_25 output_dec[1]_3 0 0.000067PF

not a subckt instance: C4_25 output_dec[1]_3 0 0.000067PF

*****************

i is 104
length of lines 1219
Next line: C6_25 output_dec[1] 0 0.000042PF

Current line: C5_25 output_dec[1]_2 0 0.000067PF

not a subckt instance: C5_25 output_dec[1]_2 0 0.000067PF

*****************

i is 105
length of lines 1219
Next line: R1_25 output_dec[1] output_dec[1]_2 4.000000

Current line: C6_25 output_dec[1] 0 0.000042PF

not a subckt instance: C6_25 output_dec[1] 0 0.000042PF

*****************

i is 106
length of lines 1219
Next line: R2_25 output_dec[1]_2 output_dec[1]_3 0.608000

Current line: R1_25 output_dec[1] output_dec[1]_2 4.000000

not a subckt instance: R1_25 output_dec[1] output_dec[1]_2 4.000000

*****************

i is 107
length of lines 1219
Next line: R3_25 output_dec[1]_3 output_dec[1]_4 4.000000

Current line: R2_25 output_dec[1]_2 output_dec[1]_3 0.608000

not a subckt instance: R2_25 output_dec[1]_2 output_dec[1]_3 0.608000

*****************

i is 108
length of lines 1219
Next line: R4_25 output_dec[1]_4 output_dec[1]_5 30.703999

Current line: R3_25 output_dec[1]_3 output_dec[1]_4 4.000000

not a subckt instance: R3_25 output_dec[1]_3 output_dec[1]_4 4.000000

*****************

i is 109
length of lines 1219
Next line: R5_25 output_dec[1]_5 outdecoder_reg_1_:Q 4.000000

Current line: R4_25 output_dec[1]_4 output_dec[1]_5 30.703999

not a subckt instance: R4_25 output_dec[1]_4 output_dec[1]_5 30.703999

*****************

i is 110
length of lines 1219
Next line: 

Current line: R5_25 output_dec[1]_5 outdecoder_reg_1_:Q 4.000000

not a subckt instance: R5_25 output_dec[1]_5 outdecoder_reg_1_:Q 4.000000

*****************

i is 111
length of lines 1219
Next line: *|NET n3 0.001430PF

Current line: 

not a subckt instance: 

*****************

i is 112
length of lines 1219
Next line: *|I (U34:Z U34 Z O 0.000000PF 46.250 41.850)

Current line: *|NET n3 0.001430PF

not a subckt instance: *|NET n3 0.001430PF

*****************

i is 113
length of lines 1219
Next line: *|I (U29:C U29 C I 0.002350PF 44.290 47.250)

Current line: *|I (U34:Z U34 Z O 0.000000PF 46.250 41.850)

not a subckt instance: *|I (U34:Z U34 Z O 0.000000PF 46.250 41.850)

*****************

i is 114
length of lines 1219
Next line: *|I (U27:B U27 B I 0.002626PF 46.850 41.710)

Current line: *|I (U29:C U29 C I 0.002350PF 44.290 47.250)

not a subckt instance: *|I (U29:C U29 C I 0.002350PF 44.290 47.250)

*****************

i is 115
length of lines 1219
Next line: *|S (n3_9 46.800 41.400)

Current line: *|I (U27:B U27 B I 0.002626PF 46.850 41.710)

not a subckt instance: *|I (U27:B U27 B I 0.002626PF 46.850 41.710)

*****************

i is 116
length of lines 1219
Next line: *|S (n3_8 46.800 41.400)

Current line: *|S (n3_9 46.800 41.400)

not a subckt instance: *|S (n3_9 46.800 41.400)

*****************

i is 117
length of lines 1219
Next line: *|S (n3_7 46.200 41.400)

Current line: *|S (n3_8 46.800 41.400)

not a subckt instance: *|S (n3_8 46.800 41.400)

*****************

i is 118
length of lines 1219
Next line: *|S (n3_6 46.200 41.400)

Current line: *|S (n3_7 46.200 41.400)

not a subckt instance: *|S (n3_7 46.200 41.400)

*****************

i is 119
length of lines 1219
Next line: *|S (n3_4 46.200 41.800)

Current line: *|S (n3_6 46.200 41.400)

not a subckt instance: *|S (n3_6 46.200 41.400)

*****************

i is 120
length of lines 1219
Next line: *|S (n3_3 46.200 47.200)

Current line: *|S (n3_4 46.200 41.800)

not a subckt instance: *|S (n3_4 46.200 41.800)

*****************

i is 121
length of lines 1219
Next line: *|S (n3_2 46.200 47.200)

Current line: *|S (n3_3 46.200 47.200)

not a subckt instance: *|S (n3_3 46.200 47.200)

*****************

i is 122
length of lines 1219
Next line: C1_18 U27:B 0 0.000045PF

Current line: *|S (n3_2 46.200 47.200)

not a subckt instance: *|S (n3_2 46.200 47.200)

*****************

i is 123
length of lines 1219
Next line: C2_18 n3_9 0 0.000121PF

Current line: C1_18 U27:B 0 0.000045PF

not a subckt instance: C1_18 U27:B 0 0.000045PF

*****************

i is 124
length of lines 1219
Next line: C3_18 n3_8 0 0.000066PF

Current line: C2_18 n3_9 0 0.000121PF

not a subckt instance: C2_18 n3_9 0 0.000121PF

*****************

i is 125
length of lines 1219
Next line: C4_18 n3_7 0 0.000066PF

Current line: C3_18 n3_8 0 0.000066PF

not a subckt instance: C3_18 n3_8 0 0.000066PF

*****************

i is 126
length of lines 1219
Next line: C5_18 n3_6 0 0.000121PF

Current line: C4_18 n3_7 0 0.000066PF

not a subckt instance: C4_18 n3_7 0 0.000066PF

*****************

i is 127
length of lines 1219
Next line: C6_18 U34:Z 0 0.000090PF

Current line: C5_18 n3_6 0 0.000121PF

not a subckt instance: C5_18 n3_6 0 0.000121PF

*****************

i is 128
length of lines 1219
Next line: C7_18 n3_4 0 0.000301PF

Current line: C6_18 U34:Z 0 0.000090PF

not a subckt instance: C6_18 U34:Z 0 0.000090PF

*****************

i is 129
length of lines 1219
Next line: C8_18 n3_3 0 0.000301PF

Current line: C7_18 n3_4 0 0.000301PF

not a subckt instance: C7_18 n3_4 0 0.000301PF

*****************

i is 130
length of lines 1219
Next line: C9_18 n3_2 0 0.000171PF

Current line: C8_18 n3_3 0 0.000301PF

not a subckt instance: C8_18 n3_3 0 0.000301PF

*****************

i is 131
length of lines 1219
Next line: C10_18 U29:C 0 0.000149PF

Current line: C9_18 n3_2 0 0.000171PF

not a subckt instance: C9_18 n3_2 0 0.000171PF

*****************

i is 132
length of lines 1219
Next line: R1_18 U29:C n3_2 1.216000

Current line: C10_18 U29:C 0 0.000149PF

not a subckt instance: C10_18 U29:C 0 0.000149PF

*****************

i is 133
length of lines 1219
Next line: R2_18 n3_2 n3_3 4.000000

Current line: R1_18 U29:C n3_2 1.216000

not a subckt instance: R1_18 U29:C n3_2 1.216000

*****************

i is 134
length of lines 1219
Next line: R3_18 n3_4 n3_3 4.104000

Current line: R2_18 n3_2 n3_3 4.000000

not a subckt instance: R2_18 n3_2 n3_3 4.000000

*****************

i is 135
length of lines 1219
Next line: R4_18 n3_4 U34:Z 4.000000

Current line: R3_18 n3_4 n3_3 4.104000

not a subckt instance: R3_18 n3_4 n3_3 4.104000

*****************

i is 136
length of lines 1219
Next line: R5_18 U34:Z n3_6 4.000000

Current line: R4_18 n3_4 U34:Z 4.000000

not a subckt instance: R4_18 n3_4 U34:Z 4.000000

*****************

i is 137
length of lines 1219
Next line: R6_18 n3_6 n3_7 4.000000

Current line: R5_18 U34:Z n3_6 4.000000

not a subckt instance: R5_18 U34:Z n3_6 4.000000

*****************

i is 138
length of lines 1219
Next line: R7_18 n3_7 n3_8 0.456000

Current line: R6_18 n3_6 n3_7 4.000000

not a subckt instance: R6_18 n3_6 n3_7 4.000000

*****************

i is 139
length of lines 1219
Next line: R8_18 n3_8 n3_9 4.000000

Current line: R7_18 n3_7 n3_8 0.456000

not a subckt instance: R7_18 n3_7 n3_8 0.456000

*****************

i is 140
length of lines 1219
Next line: R9_18 n3_9 U27:B 4.000000

Current line: R8_18 n3_8 n3_9 4.000000

not a subckt instance: R8_18 n3_8 n3_9 4.000000

*****************

i is 141
length of lines 1219
Next line: 

Current line: R9_18 n3_9 U27:B 4.000000

not a subckt instance: R9_18 n3_9 U27:B 4.000000

*****************

i is 142
length of lines 1219
Next line: *|NET N39 0.000410PF

Current line: 

not a subckt instance: 

*****************

i is 143
length of lines 1219
Next line: *|I (U32:Z U32 Z O 0.000000PF 48.355 41.850)

Current line: *|NET N39 0.000410PF

not a subckt instance: *|NET N39 0.000410PF

*****************

i is 144
length of lines 1219
Next line: *|I (outdecoder_reg_3_:D outdecoder_reg_3_ D I 0.001504PF 48.510 41.690)

Current line: *|I (U32:Z U32 Z O 0.000000PF 48.355 41.850)

not a subckt instance: *|I (U32:Z U32 Z O 0.000000PF 48.355 41.850)

*****************

i is 145
length of lines 1219
Next line: *|S (N39_6 48.600 41.600)

Current line: *|I (outdecoder_reg_3_:D outdecoder_reg_3_ D I 0.001504PF 48.510 41.690)

not a subckt instance: *|I (outdecoder_reg_3_:D outdecoder_reg_3_ D I 0.001504PF 48.510 41.690)

*****************

i is 146
length of lines 1219
Next line: *|S (N39_5 48.600 41.600)

Current line: *|S (N39_6 48.600 41.600)

not a subckt instance: *|S (N39_6 48.600 41.600)

*****************

i is 147
length of lines 1219
Next line: *|S (N39_4 48.200 41.600)

Current line: *|S (N39_5 48.600 41.600)

not a subckt instance: *|S (N39_5 48.600 41.600)

*****************

i is 148
length of lines 1219
Next line: *|S (N39_3 48.200 41.600)

Current line: *|S (N39_4 48.200 41.600)

not a subckt instance: *|S (N39_4 48.200 41.600)

*****************

i is 149
length of lines 1219
Next line: *|S (N39_2 48.200 41.800)

Current line: *|S (N39_3 48.200 41.600)

not a subckt instance: *|S (N39_3 48.200 41.600)

*****************

i is 150
length of lines 1219
Next line: C1_3 outdecoder_reg_3_:D 0 0.000045PF

Current line: *|S (N39_2 48.200 41.800)

not a subckt instance: *|S (N39_2 48.200 41.800)

*****************

i is 151
length of lines 1219
Next line: C2_3 N39_6 0 0.000121PF

Current line: C1_3 outdecoder_reg_3_:D 0 0.000045PF

not a subckt instance: C1_3 outdecoder_reg_3_:D 0 0.000045PF

*****************

i is 152
length of lines 1219
Next line: C3_3 N39_5 0 0.000056PF

Current line: C2_3 N39_6 0 0.000121PF

not a subckt instance: C2_3 N39_6 0 0.000121PF

*****************

i is 153
length of lines 1219
Next line: C4_3 N39_4 0 0.000056PF

Current line: C3_3 N39_5 0 0.000056PF

not a subckt instance: C3_3 N39_5 0 0.000056PF

*****************

i is 154
length of lines 1219
Next line: C5_3 N39_3 0 0.000052PF

Current line: C4_3 N39_4 0 0.000056PF

not a subckt instance: C4_3 N39_4 0 0.000056PF

*****************

i is 155
length of lines 1219
Next line: C6_3 N39_2 0 0.000036PF

Current line: C5_3 N39_3 0 0.000052PF

not a subckt instance: C5_3 N39_3 0 0.000052PF

*****************

i is 156
length of lines 1219
Next line: C7_3 U32:Z 0 0.000045PF

Current line: C6_3 N39_2 0 0.000036PF

not a subckt instance: C6_3 N39_2 0 0.000036PF

*****************

i is 157
length of lines 1219
Next line: R1_3 U32:Z N39_2 4.000000

Current line: C7_3 U32:Z 0 0.000045PF

not a subckt instance: C7_3 U32:Z 0 0.000045PF

*****************

i is 158
length of lines 1219
Next line: R2_3 N39_3 N39_2 0.152000

Current line: R1_3 U32:Z N39_2 4.000000

not a subckt instance: R1_3 U32:Z N39_2 4.000000

*****************

i is 159
length of lines 1219
Next line: R3_3 N39_3 N39_4 4.000000

Current line: R2_3 N39_3 N39_2 0.152000

not a subckt instance: R2_3 N39_3 N39_2 0.152000

*****************

i is 160
length of lines 1219
Next line: R4_3 N39_4 N39_5 0.304000

Current line: R3_3 N39_3 N39_4 4.000000

not a subckt instance: R3_3 N39_3 N39_4 4.000000

*****************

i is 161
length of lines 1219
Next line: R5_3 N39_5 N39_6 4.000000

Current line: R4_3 N39_4 N39_5 0.304000

not a subckt instance: R4_3 N39_4 N39_5 0.304000

*****************

i is 162
length of lines 1219
Next line: R6_3 N39_6 outdecoder_reg_3_:D 4.000000

Current line: R5_3 N39_5 N39_6 4.000000

not a subckt instance: R5_3 N39_5 N39_6 4.000000

*****************

i is 163
length of lines 1219
Next line: 

Current line: R6_3 N39_6 outdecoder_reg_3_:D 4.000000

not a subckt instance: R6_3 N39_6 outdecoder_reg_3_:D 4.000000

*****************

i is 164
length of lines 1219
Next line: *|NET N37 0.000464PF

Current line: 

not a subckt instance: 

*****************

i is 165
length of lines 1219
Next line: *|I (U21:Z U21 Z O 0.000000PF 51.750 42.120)

Current line: *|NET N37 0.000464PF

not a subckt instance: *|NET N37 0.000464PF

*****************

i is 166
length of lines 1219
Next line: *|I (outdecoder_reg_1_:D outdecoder_reg_1_ D I 0.001504PF 52.310 41.690)

Current line: *|I (U21:Z U21 Z O 0.000000PF 51.750 42.120)

not a subckt instance: *|I (U21:Z U21 Z O 0.000000PF 51.750 42.120)

*****************

i is 167
length of lines 1219
Next line: *|S (N37_6 52.400 41.600)

Current line: *|I (outdecoder_reg_1_:D outdecoder_reg_1_ D I 0.001504PF 52.310 41.690)

not a subckt instance: *|I (outdecoder_reg_1_:D outdecoder_reg_1_ D I 0.001504PF 52.310 41.690)

*****************

i is 168
length of lines 1219
Next line: *|S (N37_5 52.400 41.800)

Current line: *|S (N37_6 52.400 41.600)

not a subckt instance: *|S (N37_6 52.400 41.600)

*****************

i is 169
length of lines 1219
Next line: *|S (N37_4 52.400 41.800)

Current line: *|S (N37_5 52.400 41.800)

not a subckt instance: *|S (N37_5 52.400 41.800)

*****************

i is 170
length of lines 1219
Next line: *|S (N37_3 51.800 41.800)

Current line: *|S (N37_4 52.400 41.800)

not a subckt instance: *|S (N37_4 52.400 41.800)

*****************

i is 171
length of lines 1219
Next line: *|S (N37_2 51.800 41.800)

Current line: *|S (N37_3 51.800 41.800)

not a subckt instance: *|S (N37_3 51.800 41.800)

*****************

i is 172
length of lines 1219
Next line: C1_1 outdecoder_reg_1_:D 0 0.000045PF

Current line: *|S (N37_2 51.800 41.800)

not a subckt instance: *|S (N37_2 51.800 41.800)

*****************

i is 173
length of lines 1219
Next line: C2_1 N37_6 0 0.000035PF

Current line: C1_1 outdecoder_reg_1_:D 0 0.000045PF

not a subckt instance: C1_1 outdecoder_reg_1_:D 0 0.000045PF

*****************

i is 174
length of lines 1219
Next line: C3_1 N37_5 0 0.000051PF

Current line: C2_1 N37_6 0 0.000035PF

not a subckt instance: C2_1 N37_6 0 0.000035PF

*****************

i is 175
length of lines 1219
Next line: C4_1 N37_4 0 0.000084PF

Current line: C3_1 N37_5 0 0.000051PF

not a subckt instance: C3_1 N37_5 0 0.000051PF

*****************

i is 176
length of lines 1219
Next line: C5_1 N37_3 0 0.000084PF

Current line: C4_1 N37_4 0 0.000084PF

not a subckt instance: C4_1 N37_4 0 0.000084PF

*****************

i is 177
length of lines 1219
Next line: C6_1 N37_2 0 0.000121PF

Current line: C5_1 N37_3 0 0.000084PF

not a subckt instance: C5_1 N37_3 0 0.000084PF

*****************

i is 178
length of lines 1219
Next line: C7_1 U21:Z 0 0.000045PF

Current line: C6_1 N37_2 0 0.000121PF

not a subckt instance: C6_1 N37_2 0 0.000121PF

*****************

i is 179
length of lines 1219
Next line: R1_1 U21:Z N37_2 4.000000

Current line: C7_1 U21:Z 0 0.000045PF

not a subckt instance: C7_1 U21:Z 0 0.000045PF

*****************

i is 180
length of lines 1219
Next line: R2_1 N37_2 N37_3 4.000000

Current line: R1_1 U21:Z N37_2 4.000000

not a subckt instance: R1_1 U21:Z N37_2 4.000000

*****************

i is 181
length of lines 1219
Next line: R3_1 N37_3 N37_4 0.456000

Current line: R2_1 N37_2 N37_3 4.000000

not a subckt instance: R2_1 N37_2 N37_3 4.000000

*****************

i is 182
length of lines 1219
Next line: R4_1 N37_4 N37_5 4.000000

Current line: R3_1 N37_3 N37_4 0.456000

not a subckt instance: R3_1 N37_3 N37_4 0.456000

*****************

i is 183
length of lines 1219
Next line: R5_1 N37_6 N37_5 0.152000

Current line: R4_1 N37_4 N37_5 4.000000

not a subckt instance: R4_1 N37_4 N37_5 4.000000

*****************

i is 184
length of lines 1219
Next line: R6_1 N37_6 outdecoder_reg_1_:D 4.000000

Current line: R5_1 N37_6 N37_5 0.152000

not a subckt instance: R5_1 N37_6 N37_5 0.152000

*****************

i is 185
length of lines 1219
Next line: 

Current line: R6_1 N37_6 outdecoder_reg_1_:D 4.000000

not a subckt instance: R6_1 N37_6 outdecoder_reg_1_:D 4.000000

*****************

i is 186
length of lines 1219
Next line: *|NET output_dec[2] 0.014306PF

Current line: 

not a subckt instance: 

*****************

i is 187
length of lines 1219
Next line: *|P (output_dec[2] O 0.000000PF 54.800 0.000)

Current line: *|NET output_dec[2] 0.014306PF

not a subckt instance: *|NET output_dec[2] 0.014306PF

*****************

i is 188
length of lines 1219
Next line: *|I (outdecoder_reg_2_:Q outdecoder_reg_2_ Q O 0.000000PF 55.290 43.310)

Current line: *|P (output_dec[2] O 0.000000PF 54.800 0.000)

not a subckt instance: *|P (output_dec[2] O 0.000000PF 54.800 0.000)

*****************

i is 189
length of lines 1219
Next line: *|S (output_dec[2]_5 55.400 43.400)

Current line: *|I (outdecoder_reg_2_:Q outdecoder_reg_2_ Q O 0.000000PF 55.290 43.310)

not a subckt instance: *|I (outdecoder_reg_2_:Q outdecoder_reg_2_ Q O 0.000000PF 55.290 43.310)

*****************

i is 190
length of lines 1219
Next line: *|S (output_dec[2]_4 55.400 43.400)

Current line: *|S (output_dec[2]_5 55.400 43.400)

not a subckt instance: *|S (output_dec[2]_5 55.400 43.400)

*****************

i is 191
length of lines 1219
Next line: *|S (output_dec[2]_3 54.800 43.400)

Current line: *|S (output_dec[2]_4 55.400 43.400)

not a subckt instance: *|S (output_dec[2]_4 55.400 43.400)

*****************

i is 192
length of lines 1219
Next line: *|S (output_dec[2]_2 54.800 43.400)

Current line: *|S (output_dec[2]_3 54.800 43.400)

not a subckt instance: *|S (output_dec[2]_3 54.800 43.400)

*****************

i is 193
length of lines 1219
Next line: C1_26 outdecoder_reg_2_:Q 0 0.000045PF

Current line: *|S (output_dec[2]_2 54.800 43.400)

not a subckt instance: *|S (output_dec[2]_2 54.800 43.400)

*****************

i is 194
length of lines 1219
Next line: C2_26 output_dec[2]_5 0 0.000121PF

Current line: C1_26 outdecoder_reg_2_:Q 0 0.000045PF

not a subckt instance: C1_26 outdecoder_reg_2_:Q 0 0.000045PF

*****************

i is 195
length of lines 1219
Next line: C3_26 output_dec[2]_4 0 0.000056PF

Current line: C2_26 output_dec[2]_5 0 0.000121PF

not a subckt instance: C2_26 output_dec[2]_5 0 0.000121PF

*****************

i is 196
length of lines 1219
Next line: C4_26 output_dec[2]_3 0 0.000056PF

Current line: C3_26 output_dec[2]_4 0 0.000056PF

not a subckt instance: C3_26 output_dec[2]_4 0 0.000056PF

*****************

i is 197
length of lines 1219
Next line: C5_26 output_dec[2]_2 0 0.007025PF

Current line: C4_26 output_dec[2]_3 0 0.000056PF

not a subckt instance: C4_26 output_dec[2]_3 0 0.000056PF

*****************

i is 198
length of lines 1219
Next line: C6_26 output_dec[2] 0 0.007004PF

Current line: C5_26 output_dec[2]_2 0 0.007025PF

not a subckt instance: C5_26 output_dec[2]_2 0 0.007025PF

*****************

i is 199
length of lines 1219
Next line: R1_26 output_dec[2] output_dec[2]_2 32.679999

Current line: C6_26 output_dec[2] 0 0.007004PF

not a subckt instance: C6_26 output_dec[2] 0 0.007004PF

*****************

i is 200
length of lines 1219
Next line: R2_26 output_dec[2]_2 output_dec[2]_3 4.000000

Current line: R1_26 output_dec[2] output_dec[2]_2 32.679999

not a subckt instance: R1_26 output_dec[2] output_dec[2]_2 32.679999

*****************

i is 201
length of lines 1219
Next line: R3_26 output_dec[2]_3 output_dec[2]_4 0.456000

Current line: R2_26 output_dec[2]_2 output_dec[2]_3 4.000000

not a subckt instance: R2_26 output_dec[2]_2 output_dec[2]_3 4.000000

*****************

i is 202
length of lines 1219
Next line: R4_26 output_dec[2]_4 output_dec[2]_5 4.000000

Current line: R3_26 output_dec[2]_3 output_dec[2]_4 0.456000

not a subckt instance: R3_26 output_dec[2]_3 output_dec[2]_4 0.456000

*****************

i is 203
length of lines 1219
Next line: R5_26 output_dec[2]_5 outdecoder_reg_2_:Q 4.000000

Current line: R4_26 output_dec[2]_4 output_dec[2]_5 4.000000

not a subckt instance: R4_26 output_dec[2]_4 output_dec[2]_5 4.000000

*****************

i is 204
length of lines 1219
Next line: 

Current line: R5_26 output_dec[2]_5 outdecoder_reg_2_:Q 4.000000

not a subckt instance: R5_26 output_dec[2]_5 outdecoder_reg_2_:Q 4.000000

*****************

i is 205
length of lines 1219
Next line: *|NET N38 0.000397PF

Current line: 

not a subckt instance: 

*****************

i is 206
length of lines 1219
Next line: *|I (U22:Z U22 Z O 0.000000PF 52.150 43.080)

Current line: *|NET N38 0.000397PF

not a subckt instance: *|NET N38 0.000397PF

*****************

i is 207
length of lines 1219
Next line: *|I (outdecoder_reg_2_:D outdecoder_reg_2_ D I 0.001504PF 52.710 43.510)

Current line: *|I (U22:Z U22 Z O 0.000000PF 52.150 43.080)

not a subckt instance: *|I (U22:Z U22 Z O 0.000000PF 52.150 43.080)

*****************

i is 208
length of lines 1219
Next line: *|S (N38_6 52.800 43.800)

Current line: *|I (outdecoder_reg_2_:D outdecoder_reg_2_ D I 0.001504PF 52.710 43.510)

not a subckt instance: *|I (outdecoder_reg_2_:D outdecoder_reg_2_ D I 0.001504PF 52.710 43.510)

*****************

i is 209
length of lines 1219
Next line: *|S (N38_5 52.800 44.000)

Current line: *|S (N38_6 52.800 43.800)

not a subckt instance: *|S (N38_6 52.800 43.800)

*****************

i is 210
length of lines 1219
Next line: *|S (N38_4 52.800 44.000)

Current line: *|S (N38_5 52.800 44.000)

not a subckt instance: *|S (N38_5 52.800 44.000)

*****************

i is 211
length of lines 1219
Next line: *|S (N38_3 52.400 44.000)

Current line: *|S (N38_4 52.800 44.000)

not a subckt instance: *|S (N38_4 52.800 44.000)

*****************

i is 212
length of lines 1219
Next line: *|S (N38_2 52.400 44.000)

Current line: *|S (N38_3 52.400 44.000)

not a subckt instance: *|S (N38_3 52.400 44.000)

*****************

i is 213
length of lines 1219
Next line: C1_2 outdecoder_reg_2_:D 0 0.000045PF

Current line: *|S (N38_2 52.400 44.000)

not a subckt instance: *|S (N38_2 52.400 44.000)

*****************

i is 214
length of lines 1219
Next line: C2_2 N38_6 0 0.000034PF

Current line: C1_2 outdecoder_reg_2_:D 0 0.000045PF

not a subckt instance: C1_2 outdecoder_reg_2_:D 0 0.000045PF

*****************

i is 215
length of lines 1219
Next line: C3_2 N38_5 0 0.000050PF

Current line: C2_2 N38_6 0 0.000034PF

not a subckt instance: C2_2 N38_6 0 0.000034PF

*****************

i is 216
length of lines 1219
Next line: C4_2 N38_4 0 0.000051PF

Current line: C3_2 N38_5 0 0.000050PF

not a subckt instance: C3_2 N38_5 0 0.000050PF

*****************

i is 217
length of lines 1219
Next line: C5_2 N38_3 0 0.000051PF

Current line: C4_2 N38_4 0 0.000051PF

not a subckt instance: C4_2 N38_4 0 0.000051PF

*****************

i is 218
length of lines 1219
Next line: C6_2 N38_2 0 0.000121PF

Current line: C5_2 N38_3 0 0.000051PF

not a subckt instance: C5_2 N38_3 0 0.000051PF

*****************

i is 219
length of lines 1219
Next line: C7_2 U22:Z 0 0.000045PF

Current line: C6_2 N38_2 0 0.000121PF

not a subckt instance: C6_2 N38_2 0 0.000121PF

*****************

i is 220
length of lines 1219
Next line: R1_2 U22:Z N38_2 4.000000

Current line: C7_2 U22:Z 0 0.000045PF

not a subckt instance: C7_2 U22:Z 0 0.000045PF

*****************

i is 221
length of lines 1219
Next line: R2_2 N38_2 N38_3 4.000000

Current line: R1_2 U22:Z N38_2 4.000000

not a subckt instance: R1_2 U22:Z N38_2 4.000000

*****************

i is 222
length of lines 1219
Next line: R3_2 N38_3 N38_4 0.304000

Current line: R2_2 N38_2 N38_3 4.000000

not a subckt instance: R2_2 N38_2 N38_3 4.000000

*****************

i is 223
length of lines 1219
Next line: R4_2 N38_4 N38_5 4.000000

Current line: R3_2 N38_3 N38_4 0.304000

not a subckt instance: R3_2 N38_3 N38_4 0.304000

*****************

i is 224
length of lines 1219
Next line: R5_2 N38_6 N38_5 0.152000

Current line: R4_2 N38_4 N38_5 4.000000

not a subckt instance: R4_2 N38_4 N38_5 4.000000

*****************

i is 225
length of lines 1219
Next line: R6_2 N38_6 outdecoder_reg_2_:D 4.000000

Current line: R5_2 N38_6 N38_5 0.152000

not a subckt instance: R5_2 N38_6 N38_5 0.152000

*****************

i is 226
length of lines 1219
Next line: 

Current line: R6_2 N38_6 outdecoder_reg_2_:D 4.000000

not a subckt instance: R6_2 N38_6 outdecoder_reg_2_:D 4.000000

*****************

i is 227
length of lines 1219
Next line: *|NET n2 0.000903PF

Current line: 

not a subckt instance: 

*****************

i is 228
length of lines 1219
Next line: *|I (U33:Z U33 Z O 0.000000PF 45.650 47.050)

Current line: *|NET n2 0.000903PF

not a subckt instance: *|NET n2 0.000903PF

*****************

i is 229
length of lines 1219
Next line: *|I (U29:A U29 A I 0.002115PF 43.950 46.830)

Current line: *|I (U33:Z U33 Z O 0.000000PF 45.650 47.050)

not a subckt instance: *|I (U33:Z U33 Z O 0.000000PF 45.650 47.050)

*****************

i is 230
length of lines 1219
Next line: *|I (U28:B U28 B I 0.002626PF 46.650 46.910)

Current line: *|I (U29:A U29 A I 0.002115PF 43.950 46.830)

not a subckt instance: *|I (U29:A U29 A I 0.002115PF 43.950 46.830)

*****************

i is 231
length of lines 1219
Next line: *|S (n2_5 45.600 46.200)

Current line: *|I (U28:B U28 B I 0.002626PF 46.650 46.910)

not a subckt instance: *|I (U28:B U28 B I 0.002626PF 46.650 46.910)

*****************

i is 232
length of lines 1219
Next line: *|S (n2_2 45.600 46.200)

Current line: *|S (n2_5 45.600 46.200)

not a subckt instance: *|S (n2_5 45.600 46.200)

*****************

i is 233
length of lines 1219
Next line: *|S (n2_4 44.000 46.200)

Current line: *|S (n2_2 45.600 46.200)

not a subckt instance: *|S (n2_2 45.600 46.200)

*****************

i is 234
length of lines 1219
Next line: *|S (n2_7 44.000 46.200)

Current line: *|S (n2_4 44.000 46.200)

not a subckt instance: *|S (n2_4 44.000 46.200)

*****************

i is 235
length of lines 1219
Next line: *|S (n2_10 44.000 46.400)

Current line: *|S (n2_7 44.000 46.200)

not a subckt instance: *|S (n2_7 44.000 46.200)

*****************

i is 236
length of lines 1219
Next line: *|S (n2_6 46.600 46.400)

Current line: *|S (n2_10 44.000 46.400)

not a subckt instance: *|S (n2_10 44.000 46.400)

*****************

i is 237
length of lines 1219
Next line: *|S (n2_3 46.600 46.200)

Current line: *|S (n2_6 46.600 46.400)

not a subckt instance: *|S (n2_6 46.600 46.400)

*****************

i is 238
length of lines 1219
Next line: *|S (n2_1 46.600 46.200)

Current line: *|S (n2_3 46.600 46.200)

not a subckt instance: *|S (n2_3 46.600 46.200)

*****************

i is 239
length of lines 1219
Next line: C1_17 U33:Z 0 0.000095PF

Current line: *|S (n2_1 46.600 46.200)

not a subckt instance: *|S (n2_1 46.600 46.200)

*****************

i is 240
length of lines 1219
Next line: C2_17 n2_5 0 0.000121PF

Current line: C1_17 U33:Z 0 0.000095PF

not a subckt instance: C1_17 U33:Z 0 0.000095PF

*****************

i is 241
length of lines 1219
Next line: C3_17 n2_2 0 0.000170PF

Current line: C2_17 n2_5 0 0.000121PF

not a subckt instance: C2_17 n2_5 0 0.000121PF

*****************

i is 242
length of lines 1219
Next line: C4_17 n2_4 0 0.000079PF

Current line: C3_17 n2_2 0 0.000170PF

not a subckt instance: C3_17 n2_2 0 0.000170PF

*****************

i is 243
length of lines 1219
Next line: C5_17 n2_7 0 0.000099PF

Current line: C4_17 n2_4 0 0.000079PF

not a subckt instance: C4_17 n2_4 0 0.000079PF

*****************

i is 244
length of lines 1219
Next line: C6_17 n2_10 0 0.000036PF

Current line: C5_17 n2_7 0 0.000099PF

not a subckt instance: C5_17 n2_7 0 0.000099PF

*****************

i is 245
length of lines 1219
Next line: C7_17 U29:A 0 0.000045PF

Current line: C6_17 n2_10 0 0.000036PF

not a subckt instance: C6_17 n2_10 0 0.000036PF

*****************

i is 246
length of lines 1219
Next line: C8_17 U28:B 0 0.000045PF

Current line: C7_17 U29:A 0 0.000045PF

not a subckt instance: C7_17 U29:A 0 0.000045PF

*****************

i is 247
length of lines 1219
Next line: C9_17 n2_6 0 0.000044PF

Current line: C8_17 U28:B 0 0.000045PF

not a subckt instance: C8_17 U28:B 0 0.000045PF

*****************

i is 248
length of lines 1219
Next line: C10_17 n2_3 0 0.000060PF

Current line: C9_17 n2_6 0 0.000044PF

not a subckt instance: C9_17 n2_6 0 0.000044PF

*****************

i is 249
length of lines 1219
Next line: C11_17 n2_1 0 0.000109PF

Current line: C10_17 n2_3 0 0.000060PF

not a subckt instance: C10_17 n2_3 0 0.000060PF

*****************

i is 250
length of lines 1219
Next line: R1_17 n2_2 n2_1 0.760000

Current line: C11_17 n2_1 0 0.000109PF

not a subckt instance: C11_17 n2_1 0 0.000109PF

*****************

i is 251
length of lines 1219
Next line: R2_17 n2_1 n2_3 4.000000

Current line: R1_17 n2_2 n2_1 0.760000

not a subckt instance: R1_17 n2_2 n2_1 0.760000

*****************

i is 252
length of lines 1219
Next line: R3_17 n2_4 n2_2 1.216000

Current line: R2_17 n2_1 n2_3 4.000000

not a subckt instance: R2_17 n2_1 n2_3 4.000000

*****************

i is 253
length of lines 1219
Next line: R4_17 n2_2 n2_5 4.000000

Current line: R3_17 n2_4 n2_2 1.216000

not a subckt instance: R3_17 n2_4 n2_2 1.216000

*****************

i is 254
length of lines 1219
Next line: R5_17 n2_3 n2_6 0.152000

Current line: R4_17 n2_2 n2_5 4.000000

not a subckt instance: R4_17 n2_2 n2_5 4.000000

*****************

i is 255
length of lines 1219
Next line: R6_17 n2_4 n2_7 4.000000

Current line: R5_17 n2_3 n2_6 0.152000

not a subckt instance: R5_17 n2_3 n2_6 0.152000

*****************

i is 256
length of lines 1219
Next line: R7_17 n2_5 U33:Z 2.000000

Current line: R6_17 n2_4 n2_7 4.000000

not a subckt instance: R6_17 n2_4 n2_7 4.000000

*****************

i is 257
length of lines 1219
Next line: R8_17 n2_6 U28:B 4.000000

Current line: R7_17 n2_5 U33:Z 2.000000

not a subckt instance: R7_17 n2_5 U33:Z 2.000000

*****************

i is 258
length of lines 1219
Next line: R9_17 n2_7 n2_10 0.152000

Current line: R8_17 n2_6 U28:B 4.000000

not a subckt instance: R8_17 n2_6 U28:B 4.000000

*****************

i is 259
length of lines 1219
Next line: R10_17 n2_10 U29:A 4.000000

Current line: R9_17 n2_7 n2_10 0.152000

not a subckt instance: R9_17 n2_7 n2_10 0.152000

*****************

i is 260
length of lines 1219
Next line: 

Current line: R10_17 n2_10 U29:A 4.000000

not a subckt instance: R10_17 n2_10 U29:A 4.000000

*****************

i is 261
length of lines 1219
Next line: *|NET n5 0.002016PF

Current line: 

not a subckt instance: 

*****************

i is 262
length of lines 1219
Next line: *|I (U26:Z U26 Z O 0.000000PF 48.885 46.250)

Current line: *|NET n5 0.002016PF

not a subckt instance: *|NET n5 0.002016PF

*****************

i is 263
length of lines 1219
Next line: *|I (U24:B U24 B I 0.001211PF 51.765 45.855)

Current line: *|I (U26:Z U26 Z O 0.000000PF 48.885 46.250)

not a subckt instance: *|I (U26:Z U26 Z O 0.000000PF 48.885 46.250)

*****************

i is 264
length of lines 1219
Next line: *|I (U23:A U23 A I 0.002393PF 52.750 48.490)

Current line: *|I (U24:B U24 B I 0.001211PF 51.765 45.855)

not a subckt instance: *|I (U24:B U24 B I 0.001211PF 51.765 45.855)

*****************

i is 265
length of lines 1219
Next line: *|S (n5_9 48.800 46.200)

Current line: *|I (U23:A U23 A I 0.002393PF 52.750 48.490)

not a subckt instance: *|I (U23:A U23 A I 0.002393PF 52.750 48.490)

*****************

i is 266
length of lines 1219
Next line: *|S (n5_8 48.800 46.200)

Current line: *|S (n5_9 48.800 46.200)

not a subckt instance: *|S (n5_9 48.800 46.200)

*****************

i is 267
length of lines 1219
Next line: *|S (n5_5 51.800 46.200)

Current line: *|S (n5_8 48.800 46.200)

not a subckt instance: *|S (n5_8 48.800 46.200)

*****************

i is 268
length of lines 1219
Next line: *|S (n5_2 51.800 46.200)

Current line: *|S (n5_5 51.800 46.200)

not a subckt instance: *|S (n5_5 51.800 46.200)

*****************

i is 269
length of lines 1219
Next line: *|S (n5_4 51.800 45.800)

Current line: *|S (n5_2 51.800 46.200)

not a subckt instance: *|S (n5_2 51.800 46.200)

*****************

i is 270
length of lines 1219
Next line: *|S (n5_3 51.800 48.600)

Current line: *|S (n5_4 51.800 45.800)

not a subckt instance: *|S (n5_4 51.800 45.800)

*****************

i is 271
length of lines 1219
Next line: *|S (n5_1 51.800 48.600)

Current line: *|S (n5_3 51.800 48.600)

not a subckt instance: *|S (n5_3 51.800 48.600)

*****************

i is 272
length of lines 1219
Next line: C1_20 U26:Z 0 0.000045PF

Current line: *|S (n5_1 51.800 48.600)

not a subckt instance: *|S (n5_1 51.800 48.600)

*****************

i is 273
length of lines 1219
Next line: C2_20 n5_9 0 0.000121PF

Current line: C1_20 U26:Z 0 0.000045PF

not a subckt instance: C1_20 U26:Z 0 0.000045PF

*****************

i is 274
length of lines 1219
Next line: C3_20 n5_8 0 0.000418PF

Current line: C2_20 n5_9 0 0.000121PF

not a subckt instance: C2_20 n5_9 0 0.000121PF

*****************

i is 275
length of lines 1219
Next line: C4_20 n5_5 0 0.000418PF

Current line: C3_20 n5_8 0 0.000418PF

not a subckt instance: C3_20 n5_8 0 0.000418PF

*****************

i is 276
length of lines 1219
Next line: C5_20 n5_2 0 0.000387PF

Current line: C4_20 n5_5 0 0.000418PF

not a subckt instance: C4_20 n5_5 0 0.000418PF

*****************

i is 277
length of lines 1219
Next line: C6_20 n5_4 0 0.000062PF

Current line: C5_20 n5_2 0 0.000387PF

not a subckt instance: C5_20 n5_2 0 0.000387PF

*****************

i is 278
length of lines 1219
Next line: C7_20 U24:B 0 0.000045PF

Current line: C6_20 n5_4 0 0.000062PF

not a subckt instance: C6_20 n5_4 0 0.000062PF

*****************

i is 279
length of lines 1219
Next line: C8_20 U23:A 0 0.000076PF

Current line: C7_20 U24:B 0 0.000045PF

not a subckt instance: C7_20 U24:B 0 0.000045PF

*****************

i is 280
length of lines 1219
Next line: C9_20 n5_3 0 0.000099PF

Current line: C8_20 U23:A 0 0.000076PF

not a subckt instance: C8_20 U23:A 0 0.000076PF

*****************

i is 281
length of lines 1219
Next line: C10_20 n5_1 0 0.000343PF

Current line: C9_20 n5_3 0 0.000099PF

not a subckt instance: C9_20 n5_3 0 0.000099PF

*****************

i is 282
length of lines 1219
Next line: R1_20 n5_2 n5_1 1.824000

Current line: C10_20 n5_1 0 0.000343PF

not a subckt instance: C10_20 n5_1 0 0.000343PF

*****************

i is 283
length of lines 1219
Next line: R2_20 n5_1 n5_3 4.000000

Current line: R1_20 n5_2 n5_1 1.824000

not a subckt instance: R1_20 n5_2 n5_1 1.824000

*****************

i is 284
length of lines 1219
Next line: R3_20 n5_4 n5_2 0.304000

Current line: R2_20 n5_1 n5_3 4.000000

not a subckt instance: R2_20 n5_1 n5_3 4.000000

*****************

i is 285
length of lines 1219
Next line: R4_20 n5_2 n5_5 4.000000

Current line: R3_20 n5_4 n5_2 0.304000

not a subckt instance: R3_20 n5_4 n5_2 0.304000

*****************

i is 286
length of lines 1219
Next line: R5_20 n5_3 U23:A 0.760000

Current line: R4_20 n5_2 n5_5 4.000000

not a subckt instance: R4_20 n5_2 n5_5 4.000000

*****************

i is 287
length of lines 1219
Next line: R6_20 n5_4 U24:B 4.000000

Current line: R5_20 n5_3 U23:A 0.760000

not a subckt instance: R5_20 n5_3 U23:A 0.760000

*****************

i is 288
length of lines 1219
Next line: R7_20 n5_8 n5_5 2.280000

Current line: R6_20 n5_4 U24:B 4.000000

not a subckt instance: R6_20 n5_4 U24:B 4.000000

*****************

i is 289
length of lines 1219
Next line: R8_20 n5_8 n5_9 4.000000

Current line: R7_20 n5_8 n5_5 2.280000

not a subckt instance: R7_20 n5_8 n5_5 2.280000

*****************

i is 290
length of lines 1219
Next line: R9_20 n5_9 U26:Z 4.000000

Current line: R8_20 n5_8 n5_9 4.000000

not a subckt instance: R8_20 n5_8 n5_9 4.000000

*****************

i is 291
length of lines 1219
Next line: 

Current line: R9_20 n5_9 U26:Z 4.000000

not a subckt instance: R9_20 n5_9 U26:Z 4.000000

*****************

i is 292
length of lines 1219
Next line: *|NET n1 0.003150PF

Current line: 

not a subckt instance: 

*****************

i is 293
length of lines 1219
Next line: *|I (U32:A U32 A I 0.002115PF 48.250 41.630)

Current line: *|NET n1 0.003150PF

not a subckt instance: *|NET n1 0.003150PF

*****************

i is 294
length of lines 1219
Next line: *|I (U25:Z U25 Z O 0.000000PF 47.550 47.050)

Current line: *|I (U32:A U32 A I 0.002115PF 48.250 41.630)

not a subckt instance: *|I (U32:A U32 A I 0.002115PF 48.250 41.630)

*****************

i is 295
length of lines 1219
Next line: *|I (U22:A U22 A I 0.002393PF 51.950 43.290)

Current line: *|I (U25:Z U25 Z O 0.000000PF 47.550 47.050)

not a subckt instance: *|I (U25:Z U25 Z O 0.000000PF 47.550 47.050)

*****************

i is 296
length of lines 1219
Next line: *|I (U21:A U21 A I 0.002393PF 51.550 41.910)

Current line: *|I (U22:A U22 A I 0.002393PF 51.950 43.290)

not a subckt instance: *|I (U22:A U22 A I 0.002393PF 51.950 43.290)

*****************

i is 297
length of lines 1219
Next line: *|I (U19:B U19 B I 0.003625PF 50.240 46.635)

Current line: *|I (U21:A U21 A I 0.002393PF 51.550 41.910)

not a subckt instance: *|I (U21:A U21 A I 0.002393PF 51.550 41.910)

*****************

i is 298
length of lines 1219
Next line: *|S (n1_23 47.600 46.400)

Current line: *|I (U19:B U19 B I 0.003625PF 50.240 46.635)

not a subckt instance: *|I (U19:B U19 B I 0.003625PF 50.240 46.635)

*****************

i is 299
length of lines 1219
Next line: *|S (n1_22 47.600 46.400)

Current line: *|S (n1_23 47.600 46.400)

not a subckt instance: *|S (n1_23 47.600 46.400)

*****************

i is 300
length of lines 1219
Next line: *|S (n1_21 50.400 46.400)

Current line: *|S (n1_22 47.600 46.400)

not a subckt instance: *|S (n1_22 47.600 46.400)

*****************

i is 301
length of lines 1219
Next line: *|S (n1_20 50.400 46.400)

Current line: *|S (n1_21 50.400 46.400)

not a subckt instance: *|S (n1_21 50.400 46.400)

*****************

i is 302
length of lines 1219
Next line: *|S (n1_11 52.000 43.800)

Current line: *|S (n1_20 50.400 46.400)

not a subckt instance: *|S (n1_20 50.400 46.400)

*****************

i is 303
length of lines 1219
Next line: *|S (n1_13 52.000 46.000)

Current line: *|S (n1_11 52.000 43.800)

not a subckt instance: *|S (n1_11 52.000 43.800)

*****************

i is 304
length of lines 1219
Next line: *|S (n1_15 52.000 46.000)

Current line: *|S (n1_13 52.000 46.000)

not a subckt instance: *|S (n1_13 52.000 46.000)

*****************

i is 305
length of lines 1219
Next line: *|S (n1_16 51.000 46.000)

Current line: *|S (n1_15 52.000 46.000)

not a subckt instance: *|S (n1_15 52.000 46.000)

*****************

i is 306
length of lines 1219
Next line: *|S (n1_17 51.000 46.000)

Current line: *|S (n1_16 51.000 46.000)

not a subckt instance: *|S (n1_16 51.000 46.000)

*****************

i is 307
length of lines 1219
Next line: *|S (n1_18 51.000 46.400)

Current line: *|S (n1_17 51.000 46.000)

not a subckt instance: *|S (n1_17 51.000 46.000)

*****************

i is 308
length of lines 1219
Next line: *|S (n1_2 51.600 41.400)

Current line: *|S (n1_18 51.000 46.400)

not a subckt instance: *|S (n1_18 51.000 46.400)

*****************

i is 309
length of lines 1219
Next line: *|S (n1_4 51.600 43.800)

Current line: *|S (n1_2 51.600 41.400)

not a subckt instance: *|S (n1_2 51.600 41.400)

*****************

i is 310
length of lines 1219
Next line: *|S (n1_7 51.600 43.800)

Current line: *|S (n1_4 51.600 43.800)

not a subckt instance: *|S (n1_4 51.600 43.800)

*****************

i is 311
length of lines 1219
Next line: *|S (n1_9 52.000 43.800)

Current line: *|S (n1_7 51.600 43.800)

not a subckt instance: *|S (n1_7 51.600 43.800)

*****************

i is 312
length of lines 1219
Next line: *|S (n1_10 48.200 41.200)

Current line: *|S (n1_9 52.000 43.800)

not a subckt instance: *|S (n1_9 52.000 43.800)

*****************

i is 313
length of lines 1219
Next line: *|S (n1_8 48.200 41.000)

Current line: *|S (n1_10 48.200 41.200)

not a subckt instance: *|S (n1_10 48.200 41.200)

*****************

i is 314
length of lines 1219
Next line: *|S (n1_6 48.200 41.000)

Current line: *|S (n1_8 48.200 41.000)

not a subckt instance: *|S (n1_8 48.200 41.000)

*****************

i is 315
length of lines 1219
Next line: *|S (n1_3 51.600 41.000)

Current line: *|S (n1_6 48.200 41.000)

not a subckt instance: *|S (n1_6 48.200 41.000)

*****************

i is 316
length of lines 1219
Next line: *|S (n1_1 51.600 41.000)

Current line: *|S (n1_3 51.600 41.000)

not a subckt instance: *|S (n1_3 51.600 41.000)

*****************

i is 317
length of lines 1219
Next line: C1_16 U25:Z 0 0.000045PF

Current line: *|S (n1_1 51.600 41.000)

not a subckt instance: *|S (n1_1 51.600 41.000)

*****************

i is 318
length of lines 1219
Next line: C2_16 n1_23 0 0.000121PF

Current line: C1_16 U25:Z 0 0.000045PF

not a subckt instance: C1_16 U25:Z 0 0.000045PF

*****************

i is 319
length of lines 1219
Next line: C3_16 n1_22 0 0.000415PF

Current line: C2_16 n1_23 0 0.000121PF

not a subckt instance: C2_16 n1_23 0 0.000121PF

*****************

i is 320
length of lines 1219
Next line: C4_16 n1_21 0 0.000415PF

Current line: C3_16 n1_22 0 0.000415PF

not a subckt instance: C3_16 n1_22 0 0.000415PF

*****************

i is 321
length of lines 1219
Next line: C5_16 n1_20 0 0.000121PF

Current line: C4_16 n1_21 0 0.000415PF

not a subckt instance: C4_16 n1_21 0 0.000415PF

*****************

i is 322
length of lines 1219
Next line: C6_16 U22:A 0 0.000045PF

Current line: C5_16 n1_20 0 0.000121PF

not a subckt instance: C5_16 n1_20 0 0.000121PF

*****************

i is 323
length of lines 1219
Next line: C7_16 n1_11 0 0.000114PF

Current line: C6_16 U22:A 0 0.000045PF

not a subckt instance: C6_16 U22:A 0 0.000045PF

*****************

i is 324
length of lines 1219
Next line: C8_16 n1_13 0 0.000114PF

Current line: C7_16 n1_11 0 0.000114PF

not a subckt instance: C7_16 n1_11 0 0.000114PF

*****************

i is 325
length of lines 1219
Next line: C9_16 n1_15 0 0.000161PF

Current line: C8_16 n1_13 0 0.000114PF

not a subckt instance: C8_16 n1_13 0 0.000114PF

*****************

i is 326
length of lines 1219
Next line: C10_16 n1_16 0 0.000161PF

Current line: C9_16 n1_15 0 0.000161PF

not a subckt instance: C9_16 n1_15 0 0.000161PF

*****************

i is 327
length of lines 1219
Next line: C11_16 n1_17 0 0.000042PF

Current line: C10_16 n1_16 0 0.000161PF

not a subckt instance: C10_16 n1_16 0 0.000161PF

*****************

i is 328
length of lines 1219
Next line: C12_16 n1_18 0 0.000088PF

Current line: C11_16 n1_17 0 0.000042PF

not a subckt instance: C11_16 n1_17 0 0.000042PF

*****************

i is 329
length of lines 1219
Next line: C13_16 U19:B 0 0.000140PF

Current line: C12_16 n1_18 0 0.000088PF

not a subckt instance: C12_16 n1_18 0 0.000088PF

*****************

i is 330
length of lines 1219
Next line: C14_16 U21:A 0 0.000045PF

Current line: C13_16 U19:B 0 0.000140PF

not a subckt instance: C13_16 U19:B 0 0.000140PF

*****************

i is 331
length of lines 1219
Next line: C15_16 n1_2 0 0.000126PF

Current line: C14_16 U21:A 0 0.000045PF

not a subckt instance: C14_16 U21:A 0 0.000045PF

*****************

i is 332
length of lines 1219
Next line: C16_16 n1_4 0 0.000099PF

Current line: C15_16 n1_2 0 0.000126PF

not a subckt instance: C15_16 n1_2 0 0.000126PF

*****************

i is 333
length of lines 1219
Next line: C17_16 n1_7 0 0.000057PF

Current line: C16_16 n1_4 0 0.000099PF

not a subckt instance: C16_16 n1_4 0 0.000099PF

*****************

i is 334
length of lines 1219
Next line: C18_16 n1_9 0 0.000057PF

Current line: C17_16 n1_7 0 0.000057PF

not a subckt instance: C17_16 n1_7 0 0.000057PF

*****************

i is 335
length of lines 1219
Next line: C19_16 U32:A 0 0.000045PF

Current line: C18_16 n1_9 0 0.000057PF

not a subckt instance: C18_16 n1_9 0 0.000057PF

*****************

i is 336
length of lines 1219
Next line: C20_16 n1_10 0 0.000033PF

Current line: C19_16 U32:A 0 0.000045PF

not a subckt instance: C19_16 U32:A 0 0.000045PF

*****************

i is 337
length of lines 1219
Next line: C21_16 n1_8 0 0.000096PF

Current line: C20_16 n1_10 0 0.000033PF

not a subckt instance: C20_16 n1_10 0 0.000033PF

*****************

i is 338
length of lines 1219
Next line: C22_16 n1_6 0 0.000282PF

Current line: C21_16 n1_8 0 0.000096PF

not a subckt instance: C21_16 n1_8 0 0.000096PF

*****************

i is 339
length of lines 1219
Next line: C23_16 n1_3 0 0.000282PF

Current line: C22_16 n1_6 0 0.000282PF

not a subckt instance: C22_16 n1_6 0 0.000282PF

*****************

i is 340
length of lines 1219
Next line: C24_16 n1_1 0 0.000045PF

Current line: C23_16 n1_3 0 0.000282PF

not a subckt instance: C23_16 n1_3 0 0.000282PF

*****************

i is 341
length of lines 1219
Next line: R1_16 n1_1 n1_2 0.304000

Current line: C24_16 n1_1 0 0.000045PF

not a subckt instance: C24_16 n1_1 0 0.000045PF

*****************

i is 342
length of lines 1219
Next line: R2_16 n1_1 n1_3 4.000000

Current line: R1_16 n1_1 n1_2 0.304000

not a subckt instance: R1_16 n1_1 n1_2 0.304000

*****************

i is 343
length of lines 1219
Next line: R3_16 n1_2 n1_4 1.824000

Current line: R2_16 n1_1 n1_3 4.000000

not a subckt instance: R2_16 n1_1 n1_3 4.000000

*****************

i is 344
length of lines 1219
Next line: R4_16 n1_2 U21:A 4.000000

Current line: R3_16 n1_2 n1_4 1.824000

not a subckt instance: R3_16 n1_2 n1_4 1.824000

*****************

i is 345
length of lines 1219
Next line: R5_16 n1_6 n1_3 2.584000

Current line: R4_16 n1_2 U21:A 4.000000

not a subckt instance: R4_16 n1_2 U21:A 4.000000

*****************

i is 346
length of lines 1219
Next line: R6_16 n1_4 n1_7 4.000000

Current line: R5_16 n1_6 n1_3 2.584000

not a subckt instance: R5_16 n1_6 n1_3 2.584000

*****************

i is 347
length of lines 1219
Next line: R7_16 n1_6 n1_8 4.000000

Current line: R6_16 n1_4 n1_7 4.000000

not a subckt instance: R6_16 n1_4 n1_7 4.000000

*****************

i is 348
length of lines 1219
Next line: R8_16 n1_7 n1_9 0.304000

Current line: R7_16 n1_6 n1_8 4.000000

not a subckt instance: R7_16 n1_6 n1_8 4.000000

*****************

i is 349
length of lines 1219
Next line: R9_16 n1_8 n1_10 0.152000

Current line: R8_16 n1_7 n1_9 0.304000

not a subckt instance: R8_16 n1_7 n1_9 0.304000

*****************

i is 350
length of lines 1219
Next line: R10_16 n1_9 n1_11 4.000000

Current line: R9_16 n1_8 n1_10 0.152000

not a subckt instance: R9_16 n1_8 n1_10 0.152000

*****************

i is 351
length of lines 1219
Next line: R11_16 n1_10 U32:A 4.000000

Current line: R10_16 n1_9 n1_11 4.000000

not a subckt instance: R10_16 n1_9 n1_11 4.000000

*****************

i is 352
length of lines 1219
Next line: R12_16 n1_11 n1_13 1.672000

Current line: R11_16 n1_10 U32:A 4.000000

not a subckt instance: R11_16 n1_10 U32:A 4.000000

*****************

i is 353
length of lines 1219
Next line: R13_16 n1_11 U22:A 4.000000

Current line: R12_16 n1_11 n1_13 1.672000

not a subckt instance: R12_16 n1_11 n1_13 1.672000

*****************

i is 354
length of lines 1219
Next line: R14_16 n1_13 n1_15 4.000000

Current line: R13_16 n1_11 U22:A 4.000000

not a subckt instance: R13_16 n1_11 U22:A 4.000000

*****************

i is 355
length of lines 1219
Next line: R15_16 n1_16 n1_15 0.760000

Current line: R14_16 n1_13 n1_15 4.000000

not a subckt instance: R14_16 n1_13 n1_15 4.000000

*****************

i is 356
length of lines 1219
Next line: R16_16 n1_16 n1_17 4.000000

Current line: R15_16 n1_16 n1_15 0.760000

not a subckt instance: R15_16 n1_16 n1_15 0.760000

*****************

i is 357
length of lines 1219
Next line: R17_16 n1_17 n1_18 0.304000

Current line: R16_16 n1_16 n1_17 4.000000

not a subckt instance: R16_16 n1_16 n1_17 4.000000

*****************

i is 358
length of lines 1219
Next line: R18_16 n1_18 U19:B 2.000000

Current line: R17_16 n1_17 n1_18 0.304000

not a subckt instance: R17_16 n1_17 n1_18 0.304000

*****************

i is 359
length of lines 1219
Next line: R19_16 U19:B n1_20 4.000000

Current line: R18_16 n1_18 U19:B 2.000000

not a subckt instance: R18_16 n1_18 U19:B 2.000000

*****************

i is 360
length of lines 1219
Next line: R20_16 n1_20 n1_21 4.000000

Current line: R19_16 U19:B n1_20 4.000000

not a subckt instance: R19_16 U19:B n1_20 4.000000

*****************

i is 361
length of lines 1219
Next line: R21_16 n1_22 n1_21 2.128000

Current line: R20_16 n1_20 n1_21 4.000000

not a subckt instance: R20_16 n1_20 n1_21 4.000000

*****************

i is 362
length of lines 1219
Next line: R22_16 n1_22 n1_23 4.000000

Current line: R21_16 n1_22 n1_21 2.128000

not a subckt instance: R21_16 n1_22 n1_21 2.128000

*****************

i is 363
length of lines 1219
Next line: R23_16 n1_23 U25:Z 4.000000

Current line: R22_16 n1_22 n1_23 4.000000

not a subckt instance: R22_16 n1_22 n1_23 4.000000

*****************

i is 364
length of lines 1219
Next line: 

Current line: R23_16 n1_23 U25:Z 4.000000

not a subckt instance: R23_16 n1_23 U25:Z 4.000000

*****************

i is 365
length of lines 1219
Next line: *|NET output_dec[7] 0.004945PF

Current line: 

not a subckt instance: 

*****************

i is 366
length of lines 1219
Next line: *|P (output_dec[7] O 0.000000PF 95.735 47.000)

Current line: *|NET output_dec[7] 0.004945PF

not a subckt instance: *|NET output_dec[7] 0.004945PF

*****************

i is 367
length of lines 1219
Next line: *|I (outdecoder_reg_7_:Q outdecoder_reg_7_ Q O 0.000000PF 55.290 47.090)

Current line: *|P (output_dec[7] O 0.000000PF 95.735 47.000)

not a subckt instance: *|P (output_dec[7] O 0.000000PF 95.735 47.000)

*****************

i is 368
length of lines 1219
Next line: *|S (output_dec[7]_7 55.400 46.000)

Current line: *|I (outdecoder_reg_7_:Q outdecoder_reg_7_ Q O 0.000000PF 55.290 47.090)

not a subckt instance: *|I (outdecoder_reg_7_:Q outdecoder_reg_7_ Q O 0.000000PF 55.290 47.090)

*****************

i is 369
length of lines 1219
Next line: *|S (output_dec[7]_6 55.400 46.400)

Current line: *|S (output_dec[7]_7 55.400 46.000)

not a subckt instance: *|S (output_dec[7]_7 55.400 46.000)

*****************

i is 370
length of lines 1219
Next line: *|S (output_dec[7]_5 55.400 46.400)

Current line: *|S (output_dec[7]_6 55.400 46.400)

not a subckt instance: *|S (output_dec[7]_6 55.400 46.400)

*****************

i is 371
length of lines 1219
Next line: *|S (output_dec[7]_4 95.400 46.400)

Current line: *|S (output_dec[7]_5 55.400 46.400)

not a subckt instance: *|S (output_dec[7]_5 55.400 46.400)

*****************

i is 372
length of lines 1219
Next line: *|S (output_dec[7]_3 95.400 46.400)

Current line: *|S (output_dec[7]_4 95.400 46.400)

not a subckt instance: *|S (output_dec[7]_4 95.400 46.400)

*****************

i is 373
length of lines 1219
Next line: *|S (output_dec[7]_2 95.400 47.000)

Current line: *|S (output_dec[7]_3 95.400 46.400)

not a subckt instance: *|S (output_dec[7]_3 95.400 46.400)

*****************

i is 374
length of lines 1219
Next line: C1_31 outdecoder_reg_7_:Q 0 0.000045PF

Current line: *|S (output_dec[7]_2 95.400 47.000)

not a subckt instance: *|S (output_dec[7]_2 95.400 47.000)

*****************

i is 375
length of lines 1219
Next line: C2_31 output_dec[7]_7 0 0.000044PF

Current line: C1_31 outdecoder_reg_7_:Q 0 0.000045PF

not a subckt instance: C1_31 outdecoder_reg_7_:Q 0 0.000045PF

*****************

i is 376
length of lines 1219
Next line: C3_31 output_dec[7]_6 0 0.000044PF

Current line: C2_31 output_dec[7]_7 0 0.000044PF

not a subckt instance: C2_31 output_dec[7]_7 0 0.000044PF

*****************

i is 377
length of lines 1219
Next line: C4_31 output_dec[7]_5 0 0.002329PF

Current line: C3_31 output_dec[7]_6 0 0.000044PF

not a subckt instance: C3_31 output_dec[7]_6 0 0.000044PF

*****************

i is 378
length of lines 1219
Next line: C5_31 output_dec[7]_4 0 0.002329PF

Current line: C4_31 output_dec[7]_5 0 0.002329PF

not a subckt instance: C4_31 output_dec[7]_5 0 0.002329PF

*****************

i is 379
length of lines 1219
Next line: C6_31 output_dec[7]_3 0 0.000056PF

Current line: C5_31 output_dec[7]_4 0 0.002329PF

not a subckt instance: C5_31 output_dec[7]_4 0 0.002329PF

*****************

i is 380
length of lines 1219
Next line: C7_31 output_dec[7]_2 0 0.000056PF

Current line: C6_31 output_dec[7]_3 0 0.000056PF

not a subckt instance: C6_31 output_dec[7]_3 0 0.000056PF

*****************

i is 381
length of lines 1219
Next line: C8_31 output_dec[7] 0 0.000042PF

Current line: C7_31 output_dec[7]_2 0 0.000056PF

not a subckt instance: C7_31 output_dec[7]_2 0 0.000056PF

*****************

i is 382
length of lines 1219
Next line: R1_31 output_dec[7] output_dec[7]_2 4.000000

Current line: C8_31 output_dec[7] 0 0.000042PF

not a subckt instance: C8_31 output_dec[7] 0 0.000042PF

*****************

i is 383
length of lines 1219
Next line: R2_31 output_dec[7]_3 output_dec[7]_2 0.456000

Current line: R1_31 output_dec[7] output_dec[7]_2 4.000000

not a subckt instance: R1_31 output_dec[7] output_dec[7]_2 4.000000

*****************

i is 384
length of lines 1219
Next line: R3_31 output_dec[7]_3 output_dec[7]_4 4.000000

Current line: R2_31 output_dec[7]_3 output_dec[7]_2 0.456000

not a subckt instance: R2_31 output_dec[7]_3 output_dec[7]_2 0.456000

*****************

i is 385
length of lines 1219
Next line: R4_31 output_dec[7]_5 output_dec[7]_4 30.399999

Current line: R3_31 output_dec[7]_3 output_dec[7]_4 4.000000

not a subckt instance: R3_31 output_dec[7]_3 output_dec[7]_4 4.000000

*****************

i is 386
length of lines 1219
Next line: R5_31 output_dec[7]_5 output_dec[7]_6 4.000000

Current line: R4_31 output_dec[7]_5 output_dec[7]_4 30.399999

not a subckt instance: R4_31 output_dec[7]_5 output_dec[7]_4 30.399999

*****************

i is 387
length of lines 1219
Next line: R6_31 output_dec[7]_7 output_dec[7]_6 0.304000

Current line: R5_31 output_dec[7]_5 output_dec[7]_6 4.000000

not a subckt instance: R5_31 output_dec[7]_5 output_dec[7]_6 4.000000

*****************

i is 388
length of lines 1219
Next line: R7_31 output_dec[7]_7 outdecoder_reg_7_:Q 4.000000

Current line: R6_31 output_dec[7]_7 output_dec[7]_6 0.304000

not a subckt instance: R6_31 output_dec[7]_7 output_dec[7]_6 0.304000

*****************

i is 389
length of lines 1219
Next line: 

Current line: R7_31 output_dec[7]_7 outdecoder_reg_7_:Q 4.000000

not a subckt instance: R7_31 output_dec[7]_7 outdecoder_reg_7_:Q 4.000000

*****************

i is 390
length of lines 1219
Next line: *|NET N40 0.000588PF

Current line: 

not a subckt instance: 

*****************

i is 391
length of lines 1219
Next line: *|I (U29:Z U29 Z O 0.000000PF 43.845 47.050)

Current line: *|NET N40 0.000588PF

not a subckt instance: *|NET N40 0.000588PF

*****************

i is 392
length of lines 1219
Next line: *|I (outdecoder_reg_4_:D outdecoder_reg_4_ D I 0.001504PF 42.890 46.890)

Current line: *|I (U29:Z U29 Z O 0.000000PF 43.845 47.050)

not a subckt instance: *|I (U29:Z U29 Z O 0.000000PF 43.845 47.050)

*****************

i is 393
length of lines 1219
Next line: *|S (N40_6 42.800 46.800)

Current line: *|I (outdecoder_reg_4_:D outdecoder_reg_4_ D I 0.001504PF 42.890 46.890)

not a subckt instance: *|I (outdecoder_reg_4_:D outdecoder_reg_4_ D I 0.001504PF 42.890 46.890)

*****************

i is 394
length of lines 1219
Next line: *|S (N40_5 42.800 46.800)

Current line: *|S (N40_6 42.800 46.800)

not a subckt instance: *|S (N40_6 42.800 46.800)

*****************

i is 395
length of lines 1219
Next line: *|S (N40_4 44.000 46.800)

Current line: *|S (N40_5 42.800 46.800)

not a subckt instance: *|S (N40_5 42.800 46.800)

*****************

i is 396
length of lines 1219
Next line: *|S (N40_3 44.000 46.800)

Current line: *|S (N40_4 44.000 46.800)

not a subckt instance: *|S (N40_4 44.000 46.800)

*****************

i is 397
length of lines 1219
Next line: *|S (N40_2 44.000 47.000)

Current line: *|S (N40_3 44.000 46.800)

not a subckt instance: *|S (N40_3 44.000 46.800)

*****************

i is 398
length of lines 1219
Next line: C1_4 outdecoder_reg_4_:D 0 0.000045PF

Current line: *|S (N40_2 44.000 47.000)

not a subckt instance: *|S (N40_2 44.000 47.000)

*****************

i is 399
length of lines 1219
Next line: C2_4 N40_6 0 0.000121PF

Current line: C1_4 outdecoder_reg_4_:D 0 0.000045PF

not a subckt instance: C1_4 outdecoder_reg_4_:D 0 0.000045PF

*****************

i is 400
length of lines 1219
Next line: C3_4 N40_5 0 0.000148PF

Current line: C2_4 N40_6 0 0.000121PF

not a subckt instance: C2_4 N40_6 0 0.000121PF

*****************

i is 401
length of lines 1219
Next line: C4_4 N40_4 0 0.000148PF

Current line: C3_4 N40_5 0 0.000148PF

not a subckt instance: C3_4 N40_5 0 0.000148PF

*****************

i is 402
length of lines 1219
Next line: C5_4 N40_3 0 0.000049PF

Current line: C4_4 N40_4 0 0.000148PF

not a subckt instance: C4_4 N40_4 0 0.000148PF

*****************

i is 403
length of lines 1219
Next line: C6_4 N40_2 0 0.000033PF

Current line: C5_4 N40_3 0 0.000049PF

not a subckt instance: C5_4 N40_3 0 0.000049PF

*****************

i is 404
length of lines 1219
Next line: C7_4 U29:Z 0 0.000045PF

Current line: C6_4 N40_2 0 0.000033PF

not a subckt instance: C6_4 N40_2 0 0.000033PF

*****************

i is 405
length of lines 1219
Next line: R1_4 U29:Z N40_2 4.000000

Current line: C7_4 U29:Z 0 0.000045PF

not a subckt instance: C7_4 U29:Z 0 0.000045PF

*****************

i is 406
length of lines 1219
Next line: R2_4 N40_3 N40_2 0.152000

Current line: R1_4 U29:Z N40_2 4.000000

not a subckt instance: R1_4 U29:Z N40_2 4.000000

*****************

i is 407
length of lines 1219
Next line: R3_4 N40_3 N40_4 4.000000

Current line: R2_4 N40_3 N40_2 0.152000

not a subckt instance: R2_4 N40_3 N40_2 0.152000

*****************

i is 408
length of lines 1219
Next line: R4_4 N40_5 N40_4 0.912000

Current line: R3_4 N40_3 N40_4 4.000000

not a subckt instance: R3_4 N40_3 N40_4 4.000000

*****************

i is 409
length of lines 1219
Next line: R5_4 N40_5 N40_6 4.000000

Current line: R4_4 N40_5 N40_4 0.912000

not a subckt instance: R4_4 N40_5 N40_4 0.912000

*****************

i is 410
length of lines 1219
Next line: R6_4 N40_6 outdecoder_reg_4_:D 4.000000

Current line: R5_4 N40_5 N40_6 4.000000

not a subckt instance: R5_4 N40_5 N40_6 4.000000

*****************

i is 411
length of lines 1219
Next line: 

Current line: R6_4 N40_6 outdecoder_reg_4_:D 4.000000

not a subckt instance: R6_4 N40_6 outdecoder_reg_4_:D 4.000000

*****************

i is 412
length of lines 1219
Next line: *|NET indecoder[0] 0.003794PF

Current line: 

not a subckt instance: 

*****************

i is 413
length of lines 1219
Next line: *|I (U34:A U34 A I 0.002530PF 46.450 41.710)

Current line: *|NET indecoder[0] 0.003794PF

not a subckt instance: *|NET indecoder[0] 0.003794PF

*****************

i is 414
length of lines 1219
Next line: *|I (U32:C U32 C I 0.002350PF 47.910 42.050)

Current line: *|I (U34:A U34 A I 0.002530PF 46.450 41.710)

not a subckt instance: *|I (U34:A U34 A I 0.002530PF 46.450 41.710)

*****************

i is 415
length of lines 1219
Next line: *|I (U28:A U28 A I 0.002547PF 47.050 46.910)

Current line: *|I (U32:C U32 C I 0.002350PF 47.910 42.050)

not a subckt instance: *|I (U32:C U32 C I 0.002350PF 47.910 42.050)

*****************

i is 416
length of lines 1219
Next line: *|I (U26:A U26 A I 0.002401PF 48.050 46.910)

Current line: *|I (U28:A U28 A I 0.002547PF 47.050 46.910)

not a subckt instance: *|I (U28:A U28 A I 0.002547PF 47.050 46.910)

*****************

i is 417
length of lines 1219
Next line: *|I (indecoder_reg_0_:Q indecoder_reg_0_ Q O 0.000000PF 45.690 41.890)

Current line: *|I (U26:A U26 A I 0.002401PF 48.050 46.910)

not a subckt instance: *|I (U26:A U26 A I 0.002401PF 48.050 46.910)

*****************

i is 418
length of lines 1219
Next line: *|S (indecoder[0]_13 47.600 42.000)

Current line: *|I (indecoder_reg_0_:Q indecoder_reg_0_ Q O 0.000000PF 45.690 41.890)

not a subckt instance: *|I (indecoder_reg_0_:Q indecoder_reg_0_ Q O 0.000000PF 45.690 41.890)

*****************

i is 419
length of lines 1219
Next line: *|S (indecoder[0]_11 47.600 41.600)

Current line: *|S (indecoder[0]_13 47.600 42.000)

not a subckt instance: *|S (indecoder[0]_13 47.600 42.000)

*****************

i is 420
length of lines 1219
Next line: *|S (indecoder[0]_7 47.600 41.600)

Current line: *|S (indecoder[0]_11 47.600 41.600)

not a subckt instance: *|S (indecoder[0]_11 47.600 41.600)

*****************

i is 421
length of lines 1219
Next line: *|S (indecoder[0]_4 47.000 41.600)

Current line: *|S (indecoder[0]_7 47.600 41.600)

not a subckt instance: *|S (indecoder[0]_7 47.600 41.600)

*****************

i is 422
length of lines 1219
Next line: *|S (indecoder[0]_8 47.000 41.600)

Current line: *|S (indecoder[0]_4 47.000 41.600)

not a subckt instance: *|S (indecoder[0]_4 47.000 41.600)

*****************

i is 423
length of lines 1219
Next line: *|S (indecoder[0]_12 47.000 46.400)

Current line: *|S (indecoder[0]_8 47.000 41.600)

not a subckt instance: *|S (indecoder[0]_8 47.000 41.600)

*****************

i is 424
length of lines 1219
Next line: *|S (indecoder[0]_16 47.000 46.800)

Current line: *|S (indecoder[0]_12 47.000 46.400)

not a subckt instance: *|S (indecoder[0]_12 47.000 46.400)

*****************

i is 425
length of lines 1219
Next line: *|S (indecoder[0]_17 47.000 46.800)

Current line: *|S (indecoder[0]_16 47.000 46.800)

not a subckt instance: *|S (indecoder[0]_16 47.000 46.800)

*****************

i is 426
length of lines 1219
Next line: *|S (indecoder[0]_18 48.000 46.800)

Current line: *|S (indecoder[0]_17 47.000 46.800)

not a subckt instance: *|S (indecoder[0]_17 47.000 46.800)

*****************

i is 427
length of lines 1219
Next line: *|S (indecoder[0]_19 48.000 46.800)

Current line: *|S (indecoder[0]_18 48.000 46.800)

not a subckt instance: *|S (indecoder[0]_18 48.000 46.800)

*****************

i is 428
length of lines 1219
Next line: *|S (indecoder[0]_5 46.400 41.600)

Current line: *|S (indecoder[0]_19 48.000 46.800)

not a subckt instance: *|S (indecoder[0]_19 48.000 46.800)

*****************

i is 429
length of lines 1219
Next line: *|S (indecoder[0]_2 46.400 41.600)

Current line: *|S (indecoder[0]_5 46.400 41.600)

not a subckt instance: *|S (indecoder[0]_5 46.400 41.600)

*****************

i is 430
length of lines 1219
Next line: *|S (indecoder[0]_6 45.800 41.800)

Current line: *|S (indecoder[0]_2 46.400 41.600)

not a subckt instance: *|S (indecoder[0]_2 46.400 41.600)

*****************

i is 431
length of lines 1219
Next line: *|S (indecoder[0]_3 45.800 41.600)

Current line: *|S (indecoder[0]_6 45.800 41.800)

not a subckt instance: *|S (indecoder[0]_6 45.800 41.800)

*****************

i is 432
length of lines 1219
Next line: *|S (indecoder[0]_1 45.800 41.600)

Current line: *|S (indecoder[0]_3 45.800 41.600)

not a subckt instance: *|S (indecoder[0]_3 45.800 41.600)

*****************

i is 433
length of lines 1219
Next line: C1_10 U32:C 0 0.000045PF

Current line: *|S (indecoder[0]_1 45.800 41.600)

not a subckt instance: *|S (indecoder[0]_1 45.800 41.600)

*****************

i is 434
length of lines 1219
Next line: C2_10 indecoder[0]_13 0 0.000053PF

Current line: C1_10 U32:C 0 0.000045PF

not a subckt instance: C1_10 U32:C 0 0.000045PF

*****************

i is 435
length of lines 1219
Next line: C3_10 indecoder[0]_11 0 0.000053PF

Current line: C2_10 indecoder[0]_13 0 0.000053PF

not a subckt instance: C2_10 indecoder[0]_13 0 0.000053PF

*****************

i is 436
length of lines 1219
Next line: C4_10 indecoder[0]_7 0 0.000117PF

Current line: C3_10 indecoder[0]_11 0 0.000053PF

not a subckt instance: C3_10 indecoder[0]_11 0 0.000053PF

*****************

i is 437
length of lines 1219
Next line: C5_10 indecoder[0]_4 0 0.000148PF

Current line: C4_10 indecoder[0]_7 0 0.000117PF

not a subckt instance: C4_10 indecoder[0]_7 0 0.000117PF

*****************

i is 438
length of lines 1219
Next line: C6_10 indecoder[0]_8 0 0.001071PF

Current line: C5_10 indecoder[0]_4 0 0.000148PF

not a subckt instance: C5_10 indecoder[0]_4 0 0.000148PF

*****************

i is 439
length of lines 1219
Next line: C7_10 indecoder[0]_12 0 0.001071PF

Current line: C6_10 indecoder[0]_8 0 0.001071PF

not a subckt instance: C6_10 indecoder[0]_8 0 0.001071PF

*****************

i is 440
length of lines 1219
Next line: C8_10 U28:A 0 0.000090PF

Current line: C7_10 indecoder[0]_12 0 0.001071PF

not a subckt instance: C7_10 indecoder[0]_12 0 0.001071PF

*****************

i is 441
length of lines 1219
Next line: C9_10 indecoder[0]_16 0 0.000121PF

Current line: C8_10 U28:A 0 0.000090PF

not a subckt instance: C8_10 U28:A 0 0.000090PF

*****************

i is 442
length of lines 1219
Next line: C10_10 indecoder[0]_17 0 0.000187PF

Current line: C9_10 indecoder[0]_16 0 0.000121PF

not a subckt instance: C9_10 indecoder[0]_16 0 0.000121PF

*****************

i is 443
length of lines 1219
Next line: C11_10 indecoder[0]_18 0 0.000187PF

Current line: C10_10 indecoder[0]_17 0 0.000187PF

not a subckt instance: C10_10 indecoder[0]_17 0 0.000187PF

*****************

i is 444
length of lines 1219
Next line: C12_10 indecoder[0]_19 0 0.000121PF

Current line: C11_10 indecoder[0]_18 0 0.000187PF

not a subckt instance: C11_10 indecoder[0]_18 0 0.000187PF

*****************

i is 445
length of lines 1219
Next line: C13_10 U26:A 0 0.000045PF

Current line: C12_10 indecoder[0]_19 0 0.000121PF

not a subckt instance: C12_10 indecoder[0]_19 0 0.000121PF

*****************

i is 446
length of lines 1219
Next line: C14_10 U34:A 0 0.000045PF

Current line: C13_10 U26:A 0 0.000045PF

not a subckt instance: C13_10 U26:A 0 0.000045PF

*****************

i is 447
length of lines 1219
Next line: C15_10 indecoder[0]_5 0 0.000121PF

Current line: C14_10 U34:A 0 0.000045PF

not a subckt instance: C14_10 U34:A 0 0.000045PF

*****************

i is 448
length of lines 1219
Next line: C16_10 indecoder[0]_2 0 0.000110PF

Current line: C15_10 indecoder[0]_5 0 0.000121PF

not a subckt instance: C15_10 indecoder[0]_5 0 0.000121PF

*****************

i is 449
length of lines 1219
Next line: C17_10 indecoder_reg_0_:Q 0 0.000045PF

Current line: C16_10 indecoder[0]_2 0 0.000110PF

not a subckt instance: C16_10 indecoder[0]_2 0 0.000110PF

*****************

i is 450
length of lines 1219
Next line: C18_10 indecoder[0]_6 0 0.000034PF

Current line: C17_10 indecoder_reg_0_:Q 0 0.000045PF

not a subckt instance: C17_10 indecoder_reg_0_:Q 0 0.000045PF

*****************

i is 451
length of lines 1219
Next line: C19_10 indecoder[0]_3 0 0.000050PF

Current line: C18_10 indecoder[0]_6 0 0.000034PF

not a subckt instance: C18_10 indecoder[0]_6 0 0.000034PF

*****************

i is 452
length of lines 1219
Next line: C20_10 indecoder[0]_1 0 0.000079PF

Current line: C19_10 indecoder[0]_3 0 0.000050PF

not a subckt instance: C19_10 indecoder[0]_3 0 0.000050PF

*****************

i is 453
length of lines 1219
Next line: R1_10 indecoder[0]_1 indecoder[0]_2 0.456000

Current line: C20_10 indecoder[0]_1 0 0.000079PF

not a subckt instance: C20_10 indecoder[0]_1 0 0.000079PF

*****************

i is 454
length of lines 1219
Next line: R2_10 indecoder[0]_1 indecoder[0]_3 4.000000

Current line: R1_10 indecoder[0]_1 indecoder[0]_2 0.456000

not a subckt instance: R1_10 indecoder[0]_1 indecoder[0]_2 0.456000

*****************

i is 455
length of lines 1219
Next line: R3_10 indecoder[0]_2 indecoder[0]_4 0.456000

Current line: R2_10 indecoder[0]_1 indecoder[0]_3 4.000000

not a subckt instance: R2_10 indecoder[0]_1 indecoder[0]_3 4.000000

*****************

i is 456
length of lines 1219
Next line: R4_10 indecoder[0]_2 indecoder[0]_5 4.000000

Current line: R3_10 indecoder[0]_2 indecoder[0]_4 0.456000

not a subckt instance: R3_10 indecoder[0]_2 indecoder[0]_4 0.456000

*****************

i is 457
length of lines 1219
Next line: R5_10 indecoder[0]_3 indecoder[0]_6 0.152000

Current line: R4_10 indecoder[0]_2 indecoder[0]_5 4.000000

not a subckt instance: R4_10 indecoder[0]_2 indecoder[0]_5 4.000000

*****************

i is 458
length of lines 1219
Next line: R6_10 indecoder[0]_4 indecoder[0]_7 0.456000

Current line: R5_10 indecoder[0]_3 indecoder[0]_6 0.152000

not a subckt instance: R5_10 indecoder[0]_3 indecoder[0]_6 0.152000

*****************

i is 459
length of lines 1219
Next line: R7_10 indecoder[0]_4 indecoder[0]_8 4.000000

Current line: R6_10 indecoder[0]_4 indecoder[0]_7 0.456000

not a subckt instance: R6_10 indecoder[0]_4 indecoder[0]_7 0.456000

*****************

i is 460
length of lines 1219
Next line: R8_10 indecoder[0]_5 U34:A 4.000000

Current line: R7_10 indecoder[0]_4 indecoder[0]_8 4.000000

not a subckt instance: R7_10 indecoder[0]_4 indecoder[0]_8 4.000000

*****************

i is 461
length of lines 1219
Next line: R9_10 indecoder[0]_6 indecoder_reg_0_:Q 4.000000

Current line: R8_10 indecoder[0]_5 U34:A 4.000000

not a subckt instance: R8_10 indecoder[0]_5 U34:A 4.000000

*****************

i is 462
length of lines 1219
Next line: R10_10 indecoder[0]_7 indecoder[0]_11 4.000000

Current line: R9_10 indecoder[0]_6 indecoder_reg_0_:Q 4.000000

not a subckt instance: R9_10 indecoder[0]_6 indecoder_reg_0_:Q 4.000000

*****************

i is 463
length of lines 1219
Next line: R11_10 indecoder[0]_8 indecoder[0]_12 3.648000

Current line: R10_10 indecoder[0]_7 indecoder[0]_11 4.000000

not a subckt instance: R10_10 indecoder[0]_7 indecoder[0]_11 4.000000

*****************

i is 464
length of lines 1219
Next line: R12_10 indecoder[0]_11 indecoder[0]_13 0.304000

Current line: R11_10 indecoder[0]_8 indecoder[0]_12 3.648000

not a subckt instance: R11_10 indecoder[0]_8 indecoder[0]_12 3.648000

*****************

i is 465
length of lines 1219
Next line: R13_10 indecoder[0]_12 U28:A 4.000000

Current line: R12_10 indecoder[0]_11 indecoder[0]_13 0.304000

not a subckt instance: R12_10 indecoder[0]_11 indecoder[0]_13 0.304000

*****************

i is 466
length of lines 1219
Next line: R14_10 indecoder[0]_13 U32:C 4.000000

Current line: R13_10 indecoder[0]_12 U28:A 4.000000

not a subckt instance: R13_10 indecoder[0]_12 U28:A 4.000000

*****************

i is 467
length of lines 1219
Next line: R15_10 U28:A indecoder[0]_16 4.000000

Current line: R14_10 indecoder[0]_13 U32:C 4.000000

not a subckt instance: R14_10 indecoder[0]_13 U32:C 4.000000

*****************

i is 468
length of lines 1219
Next line: R16_10 indecoder[0]_16 indecoder[0]_17 4.000000

Current line: R15_10 U28:A indecoder[0]_16 4.000000

not a subckt instance: R15_10 U28:A indecoder[0]_16 4.000000

*****************

i is 469
length of lines 1219
Next line: R17_10 indecoder[0]_17 indecoder[0]_18 0.760000

Current line: R16_10 indecoder[0]_16 indecoder[0]_17 4.000000

not a subckt instance: R16_10 indecoder[0]_16 indecoder[0]_17 4.000000

*****************

i is 470
length of lines 1219
Next line: R18_10 indecoder[0]_18 indecoder[0]_19 4.000000

Current line: R17_10 indecoder[0]_17 indecoder[0]_18 0.760000

not a subckt instance: R17_10 indecoder[0]_17 indecoder[0]_18 0.760000

*****************

i is 471
length of lines 1219
Next line: R19_10 indecoder[0]_19 U26:A 4.000000

Current line: R18_10 indecoder[0]_18 indecoder[0]_19 4.000000

not a subckt instance: R18_10 indecoder[0]_18 indecoder[0]_19 4.000000

*****************

i is 472
length of lines 1219
Next line: 

Current line: R19_10 indecoder[0]_19 U26:A 4.000000

not a subckt instance: R19_10 indecoder[0]_19 U26:A 4.000000

*****************

i is 473
length of lines 1219
Next line: *|NET n8 0.000696PF

Current line: 

not a subckt instance: 

*****************

i is 474
length of lines 1219
Next line: *|I (U26:C U26 C I 0.002358PF 49.090 46.910)

Current line: *|NET n8 0.000696PF

not a subckt instance: *|NET n8 0.000696PF

*****************

i is 475
length of lines 1219
Next line: *|I (U20:Z U20 Z O 0.000000PF 49.550 47.250)

Current line: *|I (U26:C U26 C I 0.002358PF 49.090 46.910)

not a subckt instance: *|I (U26:C U26 C I 0.002358PF 49.090 46.910)

*****************

i is 476
length of lines 1219
Next line: *|I (U19:A U19 A I 0.003854PF 50.370 47.330)

Current line: *|I (U20:Z U20 Z O 0.000000PF 49.550 47.250)

not a subckt instance: *|I (U20:Z U20 Z O 0.000000PF 49.550 47.250)

*****************

i is 477
length of lines 1219
Next line: *|S (n8_5 49.600 46.800)

Current line: *|I (U19:A U19 A I 0.003854PF 50.370 47.330)

not a subckt instance: *|I (U19:A U19 A I 0.003854PF 50.370 47.330)

*****************

i is 478
length of lines 1219
Next line: *|S (n8_2 49.600 46.800)

Current line: *|S (n8_5 49.600 46.800)

not a subckt instance: *|S (n8_5 49.600 46.800)

*****************

i is 479
length of lines 1219
Next line: *|S (n8_4 50.600 46.800)

Current line: *|S (n8_2 49.600 46.800)

not a subckt instance: *|S (n8_2 49.600 46.800)

*****************

i is 480
length of lines 1219
Next line: *|S (n8_7 50.600 46.800)

Current line: *|S (n8_4 50.600 46.800)

not a subckt instance: *|S (n8_4 50.600 46.800)

*****************

i is 481
length of lines 1219
Next line: *|S (n8_9 50.600 47.200)

Current line: *|S (n8_7 50.600 46.800)

not a subckt instance: *|S (n8_7 50.600 46.800)

*****************

i is 482
length of lines 1219
Next line: *|S (n8_3 49.000 46.800)

Current line: *|S (n8_9 50.600 47.200)

not a subckt instance: *|S (n8_9 50.600 47.200)

*****************

i is 483
length of lines 1219
Next line: *|S (n8_1 49.000 46.800)

Current line: *|S (n8_3 49.000 46.800)

not a subckt instance: *|S (n8_3 49.000 46.800)

*****************

i is 484
length of lines 1219
Next line: C1_23 U20:Z 0 0.000045PF

Current line: *|S (n8_1 49.000 46.800)

not a subckt instance: *|S (n8_1 49.000 46.800)

*****************

i is 485
length of lines 1219
Next line: C2_23 n8_5 0 0.000121PF

Current line: C1_23 U20:Z 0 0.000045PF

not a subckt instance: C1_23 U20:Z 0 0.000045PF

*****************

i is 486
length of lines 1219
Next line: C3_23 n8_2 0 0.000101PF

Current line: C2_23 n8_5 0 0.000121PF

not a subckt instance: C2_23 n8_5 0 0.000121PF

*****************

i is 487
length of lines 1219
Next line: C4_23 n8_4 0 0.000058PF

Current line: C3_23 n8_2 0 0.000101PF

not a subckt instance: C3_23 n8_2 0 0.000101PF

*****************

i is 488
length of lines 1219
Next line: C5_23 n8_7 0 0.000049PF

Current line: C4_23 n8_4 0 0.000058PF

not a subckt instance: C4_23 n8_4 0 0.000058PF

*****************

i is 489
length of lines 1219
Next line: C6_23 n8_9 0 0.000049PF

Current line: C5_23 n8_7 0 0.000049PF

not a subckt instance: C5_23 n8_7 0 0.000049PF

*****************

i is 490
length of lines 1219
Next line: C7_23 U19:A 0 0.000045PF

Current line: C6_23 n8_9 0 0.000049PF

not a subckt instance: C6_23 n8_9 0 0.000049PF

*****************

i is 491
length of lines 1219
Next line: C8_23 U26:C 0 0.000045PF

Current line: C7_23 U19:A 0 0.000045PF

not a subckt instance: C7_23 U19:A 0 0.000045PF

*****************

i is 492
length of lines 1219
Next line: C9_23 n8_3 0 0.000121PF

Current line: C8_23 U26:C 0 0.000045PF

not a subckt instance: C8_23 U26:C 0 0.000045PF

*****************

i is 493
length of lines 1219
Next line: C10_23 n8_1 0 0.000062PF

Current line: C9_23 n8_3 0 0.000121PF

not a subckt instance: C9_23 n8_3 0 0.000121PF

*****************

i is 494
length of lines 1219
Next line: R1_23 n8_1 n8_2 0.456000

Current line: C10_23 n8_1 0 0.000062PF

not a subckt instance: C10_23 n8_1 0 0.000062PF

*****************

i is 495
length of lines 1219
Next line: R2_23 n8_1 n8_3 4.000000

Current line: R1_23 n8_1 n8_2 0.456000

not a subckt instance: R1_23 n8_1 n8_2 0.456000

*****************

i is 496
length of lines 1219
Next line: R3_23 n8_2 n8_4 0.760000

Current line: R2_23 n8_1 n8_3 4.000000

not a subckt instance: R2_23 n8_1 n8_3 4.000000

*****************

i is 497
length of lines 1219
Next line: R4_23 n8_2 n8_5 4.000000

Current line: R3_23 n8_2 n8_4 0.760000

not a subckt instance: R3_23 n8_2 n8_4 0.760000

*****************

i is 498
length of lines 1219
Next line: R5_23 n8_3 U26:C 4.000000

Current line: R4_23 n8_2 n8_5 4.000000

not a subckt instance: R4_23 n8_2 n8_5 4.000000

*****************

i is 499
length of lines 1219
Next line: R6_23 n8_4 n8_7 4.000000

Current line: R5_23 n8_3 U26:C 4.000000

not a subckt instance: R5_23 n8_3 U26:C 4.000000

*****************

i is 500
length of lines 1219
Next line: R7_23 n8_5 U20:Z 4.000000

Current line: R6_23 n8_4 n8_7 4.000000

not a subckt instance: R6_23 n8_4 n8_7 4.000000

*****************

i is 501
length of lines 1219
Next line: R8_23 n8_7 n8_9 0.304000

Current line: R7_23 n8_5 U20:Z 4.000000

not a subckt instance: R7_23 n8_5 U20:Z 4.000000

*****************

i is 502
length of lines 1219
Next line: R9_23 n8_9 U19:A 4.000000

Current line: R8_23 n8_7 n8_9 0.304000

not a subckt instance: R8_23 n8_7 n8_9 0.304000

*****************

i is 503
length of lines 1219
Next line: 

Current line: R9_23 n8_9 U19:A 4.000000

not a subckt instance: R9_23 n8_9 U19:A 4.000000

*****************

i is 504
length of lines 1219
Next line: *|NET N43 0.000424PF

Current line: 

not a subckt instance: 

*****************

i is 505
length of lines 1219
Next line: *|I (U24:Z U24 Z O 0.000000PF 52.345 47.255)

Current line: *|NET N43 0.000424PF

not a subckt instance: *|NET N43 0.000424PF

*****************

i is 506
length of lines 1219
Next line: *|I (outdecoder_reg_7_:D outdecoder_reg_7_ D I 0.001504PF 52.710 46.890)

Current line: *|I (U24:Z U24 Z O 0.000000PF 52.345 47.255)

not a subckt instance: *|I (U24:Z U24 Z O 0.000000PF 52.345 47.255)

*****************

i is 507
length of lines 1219
Next line: *|S (N43_5 52.800 46.800)

Current line: *|I (outdecoder_reg_7_:D outdecoder_reg_7_ D I 0.001504PF 52.710 46.890)

not a subckt instance: *|I (outdecoder_reg_7_:D outdecoder_reg_7_ D I 0.001504PF 52.710 46.890)

*****************

i is 508
length of lines 1219
Next line: *|S (N43_4 52.800 46.800)

Current line: *|S (N43_5 52.800 46.800)

not a subckt instance: *|S (N43_5 52.800 46.800)

*****************

i is 509
length of lines 1219
Next line: *|S (N43_3 52.400 46.800)

Current line: *|S (N43_4 52.800 46.800)

not a subckt instance: *|S (N43_4 52.800 46.800)

*****************

i is 510
length of lines 1219
Next line: *|S (N43_2 52.400 46.800)

Current line: *|S (N43_3 52.400 46.800)

not a subckt instance: *|S (N43_3 52.400 46.800)

*****************

i is 511
length of lines 1219
Next line: C1_7 outdecoder_reg_7_:D 0 0.000045PF

Current line: *|S (N43_2 52.400 46.800)

not a subckt instance: *|S (N43_2 52.400 46.800)

*****************

i is 512
length of lines 1219
Next line: C2_7 N43_5 0 0.000121PF

Current line: C1_7 outdecoder_reg_7_:D 0 0.000045PF

not a subckt instance: C1_7 outdecoder_reg_7_:D 0 0.000045PF

*****************

i is 513
length of lines 1219
Next line: C3_7 N43_4 0 0.000046PF

Current line: C2_7 N43_5 0 0.000121PF

not a subckt instance: C2_7 N43_5 0 0.000121PF

*****************

i is 514
length of lines 1219
Next line: C4_7 N43_3 0 0.000046PF

Current line: C3_7 N43_4 0 0.000046PF

not a subckt instance: C3_7 N43_4 0 0.000046PF

*****************

i is 515
length of lines 1219
Next line: C5_7 N43_2 0 0.000121PF

Current line: C4_7 N43_3 0 0.000046PF

not a subckt instance: C4_7 N43_3 0 0.000046PF

*****************

i is 516
length of lines 1219
Next line: C6_7 U24:Z 0 0.000045PF

Current line: C5_7 N43_2 0 0.000121PF

not a subckt instance: C5_7 N43_2 0 0.000121PF

*****************

i is 517
length of lines 1219
Next line: R1_7 U24:Z N43_2 4.000000

Current line: C6_7 U24:Z 0 0.000045PF

not a subckt instance: C6_7 U24:Z 0 0.000045PF

*****************

i is 518
length of lines 1219
Next line: R2_7 N43_2 N43_3 4.000000

Current line: R1_7 U24:Z N43_2 4.000000

not a subckt instance: R1_7 U24:Z N43_2 4.000000

*****************

i is 519
length of lines 1219
Next line: R3_7 N43_3 N43_4 0.304000

Current line: R2_7 N43_2 N43_3 4.000000

not a subckt instance: R2_7 N43_2 N43_3 4.000000

*****************

i is 520
length of lines 1219
Next line: R4_7 N43_4 N43_5 4.000000

Current line: R3_7 N43_3 N43_4 0.304000

not a subckt instance: R3_7 N43_3 N43_4 0.304000

*****************

i is 521
length of lines 1219
Next line: R5_7 N43_5 outdecoder_reg_7_:D 4.000000

Current line: R4_7 N43_4 N43_5 4.000000

not a subckt instance: R4_7 N43_4 N43_5 4.000000

*****************

i is 522
length of lines 1219
Next line: 

Current line: R5_7 N43_5 outdecoder_reg_7_:D 4.000000

not a subckt instance: R5_7 N43_5 outdecoder_reg_7_:D 4.000000

*****************

i is 523
length of lines 1219
Next line: *|NET n6 0.002349PF

Current line: 

not a subckt instance: 

*****************

i is 524
length of lines 1219
Next line: *|I (U31:B U31 B I 0.002494PF 47.150 48.310)

Current line: *|NET n6 0.002349PF

not a subckt instance: *|NET n6 0.002349PF

*****************

i is 525
length of lines 1219
Next line: *|I (U28:Z U28 Z O 0.000000PF 46.850 47.250)

Current line: *|I (U31:B U31 B I 0.002494PF 47.150 48.310)

not a subckt instance: *|I (U31:B U31 B I 0.002494PF 47.150 48.310)

*****************

i is 526
length of lines 1219
Next line: *|I (U22:B U22 B I 0.002494PF 52.350 43.110)

Current line: *|I (U28:Z U28 Z O 0.000000PF 46.850 47.250)

not a subckt instance: *|I (U28:Z U28 Z O 0.000000PF 46.850 47.250)

*****************

i is 527
length of lines 1219
Next line: *|I (U20:B U20 B I 0.002626PF 49.750 46.910)

Current line: *|I (U22:B U22 B I 0.002494PF 52.350 43.110)

not a subckt instance: *|I (U22:B U22 B I 0.002494PF 52.350 43.110)

*****************

i is 528
length of lines 1219
Next line: *|S (n6_16 52.400 43.400)

Current line: *|I (U20:B U20 B I 0.002626PF 49.750 46.910)

not a subckt instance: *|I (U20:B U20 B I 0.002626PF 49.750 46.910)

*****************

i is 529
length of lines 1219
Next line: *|S (n6_15 52.400 43.400)

Current line: *|S (n6_16 52.400 43.400)

not a subckt instance: *|S (n6_16 52.400 43.400)

*****************

i is 530
length of lines 1219
Next line: *|S (n6_14 49.800 43.400)

Current line: *|S (n6_15 52.400 43.400)

not a subckt instance: *|S (n6_15 52.400 43.400)

*****************

i is 531
length of lines 1219
Next line: *|S (n6_12 49.800 43.400)

Current line: *|S (n6_14 49.800 43.400)

not a subckt instance: *|S (n6_14 49.800 43.400)

*****************

i is 532
length of lines 1219
Next line: *|S (n6_10 49.800 46.600)

Current line: *|S (n6_12 49.800 43.400)

not a subckt instance: *|S (n6_12 49.800 43.400)

*****************

i is 533
length of lines 1219
Next line: *|S (n6_8 47.200 48.400)

Current line: *|S (n6_10 49.800 46.600)

not a subckt instance: *|S (n6_10 49.800 46.600)

*****************

i is 534
length of lines 1219
Next line: *|S (n6_5 47.200 47.400)

Current line: *|S (n6_8 47.200 48.400)

not a subckt instance: *|S (n6_8 47.200 48.400)

*****************

i is 535
length of lines 1219
Next line: *|S (n6_2 47.200 47.400)

Current line: *|S (n6_5 47.200 47.400)

not a subckt instance: *|S (n6_5 47.200 47.400)

*****************

i is 536
length of lines 1219
Next line: *|S (n6_4 49.800 47.400)

Current line: *|S (n6_2 47.200 47.400)

not a subckt instance: *|S (n6_2 47.200 47.400)

*****************

i is 537
length of lines 1219
Next line: *|S (n6_7 49.800 47.400)

Current line: *|S (n6_4 49.800 47.400)

not a subckt instance: *|S (n6_4 49.800 47.400)

*****************

i is 538
length of lines 1219
Next line: *|S (n6_6 46.600 47.200)

Current line: *|S (n6_7 49.800 47.400)

not a subckt instance: *|S (n6_7 49.800 47.400)

*****************

i is 539
length of lines 1219
Next line: *|S (n6_3 46.600 47.400)

Current line: *|S (n6_6 46.600 47.200)

not a subckt instance: *|S (n6_6 46.600 47.200)

*****************

i is 540
length of lines 1219
Next line: *|S (n6_1 46.600 47.400)

Current line: *|S (n6_3 46.600 47.400)

not a subckt instance: *|S (n6_3 46.600 47.400)

*****************

i is 541
length of lines 1219
Next line: C1_21 U22:B 0 0.000045PF

Current line: *|S (n6_1 46.600 47.400)

not a subckt instance: *|S (n6_1 46.600 47.400)

*****************

i is 542
length of lines 1219
Next line: C2_21 n6_16 0 0.000121PF

Current line: C1_21 U22:B 0 0.000045PF

not a subckt instance: C1_21 U22:B 0 0.000045PF

*****************

i is 543
length of lines 1219
Next line: C3_21 n6_15 0 0.000126PF

Current line: C2_21 n6_16 0 0.000121PF

not a subckt instance: C2_21 n6_16 0 0.000121PF

*****************

i is 544
length of lines 1219
Next line: C4_21 n6_14 0 0.000126PF

Current line: C3_21 n6_15 0 0.000126PF

not a subckt instance: C3_21 n6_15 0 0.000126PF

*****************

i is 545
length of lines 1219
Next line: C5_21 n6_12 0 0.000153PF

Current line: C4_21 n6_14 0 0.000126PF

not a subckt instance: C4_21 n6_14 0 0.000126PF

*****************

i is 546
length of lines 1219
Next line: C6_21 n6_10 0 0.000211PF

Current line: C5_21 n6_12 0 0.000153PF

not a subckt instance: C5_21 n6_12 0 0.000153PF

*****************

i is 547
length of lines 1219
Next line: C7_21 U20:B 0 0.000045PF

Current line: C6_21 n6_10 0 0.000211PF

not a subckt instance: C6_21 n6_10 0 0.000211PF

*****************

i is 548
length of lines 1219
Next line: C8_21 U31:B 0 0.000045PF

Current line: C7_21 U20:B 0 0.000045PF

not a subckt instance: C7_21 U20:B 0 0.000045PF

*****************

i is 549
length of lines 1219
Next line: C9_21 n6_8 0 0.000081PF

Current line: C8_21 U31:B 0 0.000045PF

not a subckt instance: C8_21 U31:B 0 0.000045PF

*****************

i is 550
length of lines 1219
Next line: C10_21 n6_5 0 0.000081PF

Current line: C9_21 n6_8 0 0.000081PF

not a subckt instance: C9_21 n6_8 0 0.000081PF

*****************

i is 551
length of lines 1219
Next line: C11_21 n6_2 0 0.000525PF

Current line: C10_21 n6_5 0 0.000081PF

not a subckt instance: C10_21 n6_5 0 0.000081PF

*****************

i is 552
length of lines 1219
Next line: C12_21 n6_4 0 0.000421PF

Current line: C11_21 n6_2 0 0.000525PF

not a subckt instance: C11_21 n6_2 0 0.000525PF

*****************

i is 553
length of lines 1219
Next line: C13_21 n6_7 0 0.000077PF

Current line: C12_21 n6_4 0 0.000421PF

not a subckt instance: C12_21 n6_4 0 0.000421PF

*****************

i is 554
length of lines 1219
Next line: C14_21 U28:Z 0 0.000045PF

Current line: C13_21 n6_7 0 0.000077PF

not a subckt instance: C13_21 n6_7 0 0.000077PF

*****************

i is 555
length of lines 1219
Next line: C15_21 n6_6 0 0.000054PF

Current line: C14_21 U28:Z 0 0.000045PF

not a subckt instance: C14_21 U28:Z 0 0.000045PF

*****************

i is 556
length of lines 1219
Next line: C16_21 n6_3 0 0.000071PF

Current line: C15_21 n6_6 0 0.000054PF

not a subckt instance: C15_21 n6_6 0 0.000054PF

*****************

i is 557
length of lines 1219
Next line: C17_21 n6_1 0 0.000123PF

Current line: C16_21 n6_3 0 0.000071PF

not a subckt instance: C16_21 n6_3 0 0.000071PF

*****************

i is 558
length of lines 1219
Next line: R1_21 n6_1 n6_2 0.456000

Current line: C17_21 n6_1 0 0.000123PF

not a subckt instance: C17_21 n6_1 0 0.000123PF

*****************

i is 559
length of lines 1219
Next line: R2_21 n6_1 n6_3 4.000000

Current line: R1_21 n6_1 n6_2 0.456000

not a subckt instance: R1_21 n6_1 n6_2 0.456000

*****************

i is 560
length of lines 1219
Next line: R3_21 n6_2 n6_4 1.976000

Current line: R2_21 n6_1 n6_3 4.000000

not a subckt instance: R2_21 n6_1 n6_3 4.000000

*****************

i is 561
length of lines 1219
Next line: R4_21 n6_2 n6_5 4.000000

Current line: R3_21 n6_2 n6_4 1.976000

not a subckt instance: R3_21 n6_2 n6_4 1.976000

*****************

i is 562
length of lines 1219
Next line: R5_21 n6_6 n6_3 0.152000

Current line: R4_21 n6_2 n6_5 4.000000

not a subckt instance: R4_21 n6_2 n6_5 4.000000

*****************

i is 563
length of lines 1219
Next line: R6_21 n6_4 n6_7 4.000000

Current line: R5_21 n6_6 n6_3 0.152000

not a subckt instance: R5_21 n6_6 n6_3 0.152000

*****************

i is 564
length of lines 1219
Next line: R7_21 n6_5 n6_8 0.760000

Current line: R6_21 n6_4 n6_7 4.000000

not a subckt instance: R6_21 n6_4 n6_7 4.000000

*****************

i is 565
length of lines 1219
Next line: R8_21 n6_6 U28:Z 4.000000

Current line: R7_21 n6_5 n6_8 0.760000

not a subckt instance: R7_21 n6_5 n6_8 0.760000

*****************

i is 566
length of lines 1219
Next line: R9_21 n6_10 n6_7 0.608000

Current line: R8_21 n6_6 U28:Z 4.000000

not a subckt instance: R8_21 n6_6 U28:Z 4.000000

*****************

i is 567
length of lines 1219
Next line: R10_21 n6_8 U31:B 4.000000

Current line: R9_21 n6_10 n6_7 0.608000

not a subckt instance: R9_21 n6_10 n6_7 0.608000

*****************

i is 568
length of lines 1219
Next line: R11_21 n6_12 n6_10 2.432000

Current line: R10_21 n6_8 U31:B 4.000000

not a subckt instance: R10_21 n6_8 U31:B 4.000000

*****************

i is 569
length of lines 1219
Next line: R12_21 n6_10 U20:B 4.000000

Current line: R11_21 n6_12 n6_10 2.432000

not a subckt instance: R11_21 n6_12 n6_10 2.432000

*****************

i is 570
length of lines 1219
Next line: R13_21 n6_12 n6_14 4.000000

Current line: R12_21 n6_10 U20:B 4.000000

not a subckt instance: R12_21 n6_10 U20:B 4.000000

*****************

i is 571
length of lines 1219
Next line: R14_21 n6_14 n6_15 1.976000

Current line: R13_21 n6_12 n6_14 4.000000

not a subckt instance: R13_21 n6_12 n6_14 4.000000

*****************

i is 572
length of lines 1219
Next line: R15_21 n6_15 n6_16 4.000000

Current line: R14_21 n6_14 n6_15 1.976000

not a subckt instance: R14_21 n6_14 n6_15 1.976000

*****************

i is 573
length of lines 1219
Next line: R16_21 n6_16 U22:B 4.000000

Current line: R15_21 n6_15 n6_16 4.000000

not a subckt instance: R15_21 n6_15 n6_16 4.000000

*****************

i is 574
length of lines 1219
Next line: 

Current line: R16_21 n6_16 U22:B 4.000000

not a subckt instance: R16_21 n6_16 U22:B 4.000000

*****************

i is 575
length of lines 1219
Next line: *|NET indecoder[1] 0.003749PF

Current line: 

not a subckt instance: 

*****************

i is 576
length of lines 1219
Next line: *|I (U33:A U33 A I 0.002530PF 45.850 46.910)

Current line: *|NET indecoder[1] 0.003749PF

not a subckt instance: *|NET indecoder[1] 0.003749PF

*****************

i is 577
length of lines 1219
Next line: *|I (U32:B U32 B I 0.002163PF 48.050 41.565)

Current line: *|I (U33:A U33 A I 0.002530PF 45.850 46.910)

not a subckt instance: *|I (U33:A U33 A I 0.002530PF 45.850 46.910)

*****************

i is 578
length of lines 1219
Next line: *|I (U27:A U27 A I 0.002547PF 47.250 41.710)

Current line: *|I (U32:B U32 B I 0.002163PF 48.050 41.565)

not a subckt instance: *|I (U32:B U32 B I 0.002163PF 48.050 41.565)

*****************

i is 579
length of lines 1219
Next line: *|I (U26:B U26 B I 0.002585PF 48.450 47.000)

Current line: *|I (U27:A U27 A I 0.002547PF 47.250 41.710)

not a subckt instance: *|I (U27:A U27 A I 0.002547PF 47.250 41.710)

*****************

i is 580
length of lines 1219
Next line: *|I (indecoder_reg_1_:Q indecoder_reg_1_ Q O 0.000000PF 46.090 48.510)

Current line: *|I (U26:B U26 B I 0.002585PF 48.450 47.000)

not a subckt instance: *|I (U26:B U26 B I 0.002585PF 48.450 47.000)

*****************

i is 581
length of lines 1219
Next line: *|S (indecoder[1]_14 47.200 41.400)

Current line: *|I (indecoder_reg_1_:Q indecoder_reg_1_ Q O 0.000000PF 46.090 48.510)

not a subckt instance: *|I (indecoder_reg_1_:Q indecoder_reg_1_ Q O 0.000000PF 46.090 48.510)

*****************

i is 582
length of lines 1219
Next line: *|S (indecoder[1]_11 47.200 47.000)

Current line: *|S (indecoder[1]_14 47.200 41.400)

not a subckt instance: *|S (indecoder[1]_14 47.200 41.400)

*****************

i is 583
length of lines 1219
Next line: *|S (indecoder[1]_8 47.200 47.000)

Current line: *|S (indecoder[1]_11 47.200 47.000)

not a subckt instance: *|S (indecoder[1]_11 47.200 47.000)

*****************

i is 584
length of lines 1219
Next line: *|S (indecoder[1]_10 48.400 47.000)

Current line: *|S (indecoder[1]_8 47.200 47.000)

not a subckt instance: *|S (indecoder[1]_8 47.200 47.000)

*****************

i is 585
length of lines 1219
Next line: *|S (indecoder[1]_13 48.400 47.000)

Current line: *|S (indecoder[1]_10 48.400 47.000)

not a subckt instance: *|S (indecoder[1]_10 48.400 47.000)

*****************

i is 586
length of lines 1219
Next line: *|S (indecoder[1]_16 48.400 46.800)

Current line: *|S (indecoder[1]_13 48.400 47.000)

not a subckt instance: *|S (indecoder[1]_13 48.400 47.000)

*****************

i is 587
length of lines 1219
Next line: *|S (indecoder[1]_21 48.000 41.400)

Current line: *|S (indecoder[1]_16 48.400 46.800)

not a subckt instance: *|S (indecoder[1]_16 48.400 46.800)

*****************

i is 588
length of lines 1219
Next line: *|S (indecoder[1]_20 48.000 41.400)

Current line: *|S (indecoder[1]_21 48.000 41.400)

not a subckt instance: *|S (indecoder[1]_21 48.000 41.400)

*****************

i is 589
length of lines 1219
Next line: *|S (indecoder[1]_17 47.200 41.400)

Current line: *|S (indecoder[1]_20 48.000 41.400)

not a subckt instance: *|S (indecoder[1]_20 48.000 41.400)

*****************

i is 590
length of lines 1219
Next line: *|S (indecoder[1]_4 45.800 46.800)

Current line: *|S (indecoder[1]_17 47.200 41.400)

not a subckt instance: *|S (indecoder[1]_17 47.200 41.400)

*****************

i is 591
length of lines 1219
Next line: *|S (indecoder[1]_2 45.800 47.000)

Current line: *|S (indecoder[1]_4 45.800 46.800)

not a subckt instance: *|S (indecoder[1]_4 45.800 46.800)

*****************

i is 592
length of lines 1219
Next line: *|S (indecoder[1]_5 45.800 47.000)

Current line: *|S (indecoder[1]_2 45.800 47.000)

not a subckt instance: *|S (indecoder[1]_2 45.800 47.000)

*****************

i is 593
length of lines 1219
Next line: *|S (indecoder[1]_12 46.200 48.600)

Current line: *|S (indecoder[1]_5 45.800 47.000)

not a subckt instance: *|S (indecoder[1]_5 45.800 47.000)

*****************

i is 594
length of lines 1219
Next line: *|S (indecoder[1]_9 46.200 47.600)

Current line: *|S (indecoder[1]_12 46.200 48.600)

not a subckt instance: *|S (indecoder[1]_12 46.200 48.600)

*****************

i is 595
length of lines 1219
Next line: *|S (indecoder[1]_6 46.200 47.600)

Current line: *|S (indecoder[1]_9 46.200 47.600)

not a subckt instance: *|S (indecoder[1]_9 46.200 47.600)

*****************

i is 596
length of lines 1219
Next line: *|S (indecoder[1]_3 45.800 47.600)

Current line: *|S (indecoder[1]_6 46.200 47.600)

not a subckt instance: *|S (indecoder[1]_6 46.200 47.600)

*****************

i is 597
length of lines 1219
Next line: *|S (indecoder[1]_1 45.800 47.600)

Current line: *|S (indecoder[1]_3 45.800 47.600)

not a subckt instance: *|S (indecoder[1]_3 45.800 47.600)

*****************

i is 598
length of lines 1219
Next line: C1_11 U27:A 0 0.000045PF

Current line: *|S (indecoder[1]_1 45.800 47.600)

not a subckt instance: *|S (indecoder[1]_1 45.800 47.600)

*****************

i is 599
length of lines 1219
Next line: C2_11 indecoder[1]_14 0 0.000873PF

Current line: C1_11 U27:A 0 0.000045PF

not a subckt instance: C1_11 U27:A 0 0.000045PF

*****************

i is 600
length of lines 1219
Next line: C3_11 indecoder[1]_11 0 0.000857PF

Current line: C2_11 indecoder[1]_14 0 0.000873PF

not a subckt instance: C2_11 indecoder[1]_14 0 0.000873PF

*****************

i is 601
length of lines 1219
Next line: C4_11 indecoder[1]_8 0 0.000454PF

Current line: C3_11 indecoder[1]_11 0 0.000857PF

not a subckt instance: C3_11 indecoder[1]_11 0 0.000857PF

*****************

i is 602
length of lines 1219
Next line: C5_11 indecoder[1]_10 0 0.000222PF

Current line: C4_11 indecoder[1]_8 0 0.000454PF

not a subckt instance: C4_11 indecoder[1]_8 0 0.000454PF

*****************

i is 603
length of lines 1219
Next line: C6_11 indecoder[1]_13 0 0.000051PF

Current line: C5_11 indecoder[1]_10 0 0.000222PF

not a subckt instance: C5_11 indecoder[1]_10 0 0.000222PF

*****************

i is 604
length of lines 1219
Next line: C7_11 indecoder[1]_16 0 0.000034PF

Current line: C6_11 indecoder[1]_13 0 0.000051PF

not a subckt instance: C6_11 indecoder[1]_13 0 0.000051PF

*****************

i is 605
length of lines 1219
Next line: C8_11 U26:B 0 0.000045PF

Current line: C7_11 indecoder[1]_16 0 0.000034PF

not a subckt instance: C7_11 indecoder[1]_16 0 0.000034PF

*****************

i is 606
length of lines 1219
Next line: C9_11 U32:B 0 0.000045PF

Current line: C8_11 U26:B 0 0.000045PF

not a subckt instance: C8_11 U26:B 0 0.000045PF

*****************

i is 607
length of lines 1219
Next line: C10_11 indecoder[1]_21 0 0.000121PF

Current line: C9_11 U32:B 0 0.000045PF

not a subckt instance: C9_11 U32:B 0 0.000045PF

*****************

i is 608
length of lines 1219
Next line: C11_11 indecoder[1]_20 0 0.000099PF

Current line: C10_11 indecoder[1]_21 0 0.000121PF

not a subckt instance: C10_11 indecoder[1]_21 0 0.000121PF

*****************

i is 609
length of lines 1219
Next line: C12_11 indecoder[1]_17 0 0.000099PF

Current line: C11_11 indecoder[1]_20 0 0.000099PF

not a subckt instance: C11_11 indecoder[1]_20 0 0.000099PF

*****************

i is 610
length of lines 1219
Next line: C13_11 U33:A 0 0.000045PF

Current line: C12_11 indecoder[1]_17 0 0.000099PF

not a subckt instance: C12_11 indecoder[1]_17 0 0.000099PF

*****************

i is 611
length of lines 1219
Next line: C14_11 indecoder[1]_4 0 0.000039PF

Current line: C13_11 U33:A 0 0.000045PF

not a subckt instance: C13_11 U33:A 0 0.000045PF

*****************

i is 612
length of lines 1219
Next line: C15_11 indecoder[1]_2 0 0.000071PF

Current line: C14_11 indecoder[1]_4 0 0.000039PF

not a subckt instance: C14_11 indecoder[1]_4 0 0.000039PF

*****************

i is 613
length of lines 1219
Next line: C16_11 indecoder[1]_5 0 0.000251PF

Current line: C15_11 indecoder[1]_2 0 0.000071PF

not a subckt instance: C15_11 indecoder[1]_2 0 0.000071PF

*****************

i is 614
length of lines 1219
Next line: C17_11 indecoder_reg_1_:Q 0 0.000045PF

Current line: C16_11 indecoder[1]_5 0 0.000251PF

not a subckt instance: C16_11 indecoder[1]_5 0 0.000251PF

*****************

i is 615
length of lines 1219
Next line: C18_11 indecoder[1]_12 0 0.000094PF

Current line: C17_11 indecoder_reg_1_:Q 0 0.000045PF

not a subckt instance: C17_11 indecoder_reg_1_:Q 0 0.000045PF

*****************

i is 616
length of lines 1219
Next line: C19_11 indecoder[1]_9 0 0.000094PF

Current line: C18_11 indecoder[1]_12 0 0.000094PF

not a subckt instance: C18_11 indecoder[1]_12 0 0.000094PF

*****************

i is 617
length of lines 1219
Next line: C20_11 indecoder[1]_6 0 0.000057PF

Current line: C19_11 indecoder[1]_9 0 0.000094PF

not a subckt instance: C19_11 indecoder[1]_9 0 0.000094PF

*****************

i is 618
length of lines 1219
Next line: C21_11 indecoder[1]_3 0 0.000057PF

Current line: C20_11 indecoder[1]_6 0 0.000057PF

not a subckt instance: C20_11 indecoder[1]_6 0 0.000057PF

*****************

i is 619
length of lines 1219
Next line: C22_11 indecoder[1]_1 0 0.000051PF

Current line: C21_11 indecoder[1]_3 0 0.000057PF

not a subckt instance: C21_11 indecoder[1]_3 0 0.000057PF

*****************

i is 620
length of lines 1219
Next line: R1_11 indecoder[1]_2 indecoder[1]_1 0.456000

Current line: C22_11 indecoder[1]_1 0 0.000051PF

not a subckt instance: C22_11 indecoder[1]_1 0 0.000051PF

*****************

i is 621
length of lines 1219
Next line: R2_11 indecoder[1]_1 indecoder[1]_3 4.000000

Current line: R1_11 indecoder[1]_2 indecoder[1]_1 0.456000

not a subckt instance: R1_11 indecoder[1]_2 indecoder[1]_1 0.456000

*****************

i is 622
length of lines 1219
Next line: R3_11 indecoder[1]_4 indecoder[1]_2 0.152000

Current line: R2_11 indecoder[1]_1 indecoder[1]_3 4.000000

not a subckt instance: R2_11 indecoder[1]_1 indecoder[1]_3 4.000000

*****************

i is 623
length of lines 1219
Next line: R4_11 indecoder[1]_2 indecoder[1]_5 4.000000

Current line: R3_11 indecoder[1]_4 indecoder[1]_2 0.152000

not a subckt instance: R3_11 indecoder[1]_4 indecoder[1]_2 0.152000

*****************

i is 624
length of lines 1219
Next line: R5_11 indecoder[1]_3 indecoder[1]_6 0.304000

Current line: R4_11 indecoder[1]_2 indecoder[1]_5 4.000000

not a subckt instance: R4_11 indecoder[1]_2 indecoder[1]_5 4.000000

*****************

i is 625
length of lines 1219
Next line: R6_11 indecoder[1]_4 U33:A 4.000000

Current line: R5_11 indecoder[1]_3 indecoder[1]_6 0.304000

not a subckt instance: R5_11 indecoder[1]_3 indecoder[1]_6 0.304000

*****************

i is 626
length of lines 1219
Next line: R7_11 indecoder[1]_5 indecoder[1]_8 1.064000

Current line: R6_11 indecoder[1]_4 U33:A 4.000000

not a subckt instance: R6_11 indecoder[1]_4 U33:A 4.000000

*****************

i is 627
length of lines 1219
Next line: R8_11 indecoder[1]_6 indecoder[1]_9 4.000000

Current line: R7_11 indecoder[1]_5 indecoder[1]_8 1.064000

not a subckt instance: R7_11 indecoder[1]_5 indecoder[1]_8 1.064000

*****************

i is 628
length of lines 1219
Next line: R9_11 indecoder[1]_8 indecoder[1]_10 0.912000

Current line: R8_11 indecoder[1]_6 indecoder[1]_9 4.000000

not a subckt instance: R8_11 indecoder[1]_6 indecoder[1]_9 4.000000

*****************

i is 629
length of lines 1219
Next line: R10_11 indecoder[1]_8 indecoder[1]_11 4.000000

Current line: R9_11 indecoder[1]_8 indecoder[1]_10 0.912000

not a subckt instance: R9_11 indecoder[1]_8 indecoder[1]_10 0.912000

*****************

i is 630
length of lines 1219
Next line: R11_11 indecoder[1]_9 indecoder[1]_12 0.760000

Current line: R10_11 indecoder[1]_8 indecoder[1]_11 4.000000

not a subckt instance: R10_11 indecoder[1]_8 indecoder[1]_11 4.000000

*****************

i is 631
length of lines 1219
Next line: R12_11 indecoder[1]_10 indecoder[1]_13 4.000000

Current line: R11_11 indecoder[1]_9 indecoder[1]_12 0.760000

not a subckt instance: R11_11 indecoder[1]_9 indecoder[1]_12 0.760000

*****************

i is 632
length of lines 1219
Next line: R13_11 indecoder[1]_14 indecoder[1]_11 4.256000

Current line: R12_11 indecoder[1]_10 indecoder[1]_13 4.000000

not a subckt instance: R12_11 indecoder[1]_10 indecoder[1]_13 4.000000

*****************

i is 633
length of lines 1219
Next line: R14_11 indecoder[1]_12 indecoder_reg_1_:Q 4.000000

Current line: R13_11 indecoder[1]_14 indecoder[1]_11 4.256000

not a subckt instance: R13_11 indecoder[1]_14 indecoder[1]_11 4.256000

*****************

i is 634
length of lines 1219
Next line: R15_11 indecoder[1]_16 indecoder[1]_13 0.152000

Current line: R14_11 indecoder[1]_12 indecoder_reg_1_:Q 4.000000

not a subckt instance: R14_11 indecoder[1]_12 indecoder_reg_1_:Q 4.000000

*****************

i is 635
length of lines 1219
Next line: R16_11 indecoder[1]_14 indecoder[1]_17 4.000000

Current line: R15_11 indecoder[1]_16 indecoder[1]_13 0.152000

not a subckt instance: R15_11 indecoder[1]_16 indecoder[1]_13 0.152000

*****************

i is 636
length of lines 1219
Next line: R17_11 indecoder[1]_14 U27:A 4.000000

Current line: R16_11 indecoder[1]_14 indecoder[1]_17 4.000000

not a subckt instance: R16_11 indecoder[1]_14 indecoder[1]_17 4.000000

*****************

i is 637
length of lines 1219
Next line: R18_11 indecoder[1]_16 U26:B 4.000000

Current line: R17_11 indecoder[1]_14 U27:A 4.000000

not a subckt instance: R17_11 indecoder[1]_14 U27:A 4.000000

*****************

i is 638
length of lines 1219
Next line: R19_11 indecoder[1]_17 indecoder[1]_20 0.608000

Current line: R18_11 indecoder[1]_16 U26:B 4.000000

not a subckt instance: R18_11 indecoder[1]_16 U26:B 4.000000

*****************

i is 639
length of lines 1219
Next line: R20_11 indecoder[1]_20 indecoder[1]_21 4.000000

Current line: R19_11 indecoder[1]_17 indecoder[1]_20 0.608000

not a subckt instance: R19_11 indecoder[1]_17 indecoder[1]_20 0.608000

*****************

i is 640
length of lines 1219
Next line: R21_11 indecoder[1]_21 U32:B 4.000000

Current line: R20_11 indecoder[1]_20 indecoder[1]_21 4.000000

not a subckt instance: R20_11 indecoder[1]_20 indecoder[1]_21 4.000000

*****************

i is 641
length of lines 1219
Next line: 

Current line: R21_11 indecoder[1]_21 U32:B 4.000000

not a subckt instance: R21_11 indecoder[1]_21 U32:B 4.000000

*****************

i is 642
length of lines 1219
Next line: *|NET indecoder[2] 0.002633PF

Current line: 

not a subckt instance: 

*****************

i is 643
length of lines 1219
Next line: *|I (U31:A U31 A I 0.002393PF 46.750 48.490)

Current line: *|NET indecoder[2] 0.002633PF

not a subckt instance: *|NET indecoder[2] 0.002633PF

*****************

i is 644
length of lines 1219
Next line: *|I (U30:A U30 A I 0.002393PF 43.650 47.110)

Current line: *|I (U31:A U31 A I 0.002393PF 46.750 48.490)

not a subckt instance: *|I (U31:A U31 A I 0.002393PF 46.750 48.490)

*****************

i is 645
length of lines 1219
Next line: *|I (U29:B U29 B I 0.002163PF 44.150 46.765)

Current line: *|I (U30:A U30 A I 0.002393PF 43.650 47.110)

not a subckt instance: *|I (U30:A U30 A I 0.002393PF 43.650 47.110)

*****************

i is 646
length of lines 1219
Next line: *|I (U26:D U26 D I 0.002473PF 48.850 46.720)

Current line: *|I (U29:B U29 B I 0.002163PF 44.150 46.765)

not a subckt instance: *|I (U29:B U29 B I 0.002163PF 44.150 46.765)

*****************

i is 647
length of lines 1219
Next line: *|I (U25:A U25 A I 0.002530PF 47.350 46.910)

Current line: *|I (U26:D U26 D I 0.002473PF 48.850 46.720)

not a subckt instance: *|I (U26:D U26 D I 0.002473PF 48.850 46.720)

*****************

i is 648
length of lines 1219
Next line: *|I (indecoder_reg_2_:Q indecoder_reg_2_ Q O 0.000000PF 42.890 48.510)

Current line: *|I (U25:A U25 A I 0.002530PF 47.350 46.910)

not a subckt instance: *|I (U25:A U25 A I 0.002530PF 47.350 46.910)

*****************

i is 649
length of lines 1219
Next line: *|S (indecoder[2]_11 47.400 46.600)

Current line: *|I (indecoder_reg_2_:Q indecoder_reg_2_ Q O 0.000000PF 42.890 48.510)

not a subckt instance: *|I (indecoder_reg_2_:Q indecoder_reg_2_ Q O 0.000000PF 42.890 48.510)

*****************

i is 650
length of lines 1219
Next line: *|S (indecoder[2]_7 47.400 46.600)

Current line: *|S (indecoder[2]_11 47.400 46.600)

not a subckt instance: *|S (indecoder[2]_11 47.400 46.600)

*****************

i is 651
length of lines 1219
Next line: *|S (indecoder[2]_10 48.600 46.600)

Current line: *|S (indecoder[2]_7 47.400 46.600)

not a subckt instance: *|S (indecoder[2]_7 47.400 46.600)

*****************

i is 652
length of lines 1219
Next line: *|S (indecoder[2]_14 48.600 46.600)

Current line: *|S (indecoder[2]_10 48.600 46.600)

not a subckt instance: *|S (indecoder[2]_10 48.600 46.600)

*****************

i is 653
length of lines 1219
Next line: *|S (indecoder[2]_12 46.800 48.600)

Current line: *|S (indecoder[2]_14 48.600 46.600)

not a subckt instance: *|S (indecoder[2]_14 48.600 46.600)

*****************

i is 654
length of lines 1219
Next line: *|S (indecoder[2]_8 46.800 46.600)

Current line: *|S (indecoder[2]_12 46.800 48.600)

not a subckt instance: *|S (indecoder[2]_12 46.800 48.600)

*****************

i is 655
length of lines 1219
Next line: *|S (indecoder[2]_4 46.800 46.600)

Current line: *|S (indecoder[2]_8 46.800 46.600)

not a subckt instance: *|S (indecoder[2]_8 46.800 46.600)

*****************

i is 656
length of lines 1219
Next line: *|S (indecoder[2]_5 44.200 46.600)

Current line: *|S (indecoder[2]_4 46.800 46.600)

not a subckt instance: *|S (indecoder[2]_4 46.800 46.600)

*****************

i is 657
length of lines 1219
Next line: *|S (indecoder[2]_2 44.200 46.600)

Current line: *|S (indecoder[2]_5 44.200 46.600)

not a subckt instance: *|S (indecoder[2]_5 44.200 46.600)

*****************

i is 658
length of lines 1219
Next line: *|S (indecoder[2]_22 43.000 48.600)

Current line: *|S (indecoder[2]_2 44.200 46.600)

not a subckt instance: *|S (indecoder[2]_2 44.200 46.600)

*****************

i is 659
length of lines 1219
Next line: *|S (indecoder[2]_21 43.000 48.200)

Current line: *|S (indecoder[2]_22 43.000 48.600)

not a subckt instance: *|S (indecoder[2]_22 43.000 48.600)

*****************

i is 660
length of lines 1219
Next line: *|S (indecoder[2]_20 43.000 48.200)

Current line: *|S (indecoder[2]_21 43.000 48.200)

not a subckt instance: *|S (indecoder[2]_21 43.000 48.200)

*****************

i is 661
length of lines 1219
Next line: *|S (indecoder[2]_19 43.600 48.200)

Current line: *|S (indecoder[2]_20 43.000 48.200)

not a subckt instance: *|S (indecoder[2]_20 43.000 48.200)

*****************

i is 662
length of lines 1219
Next line: *|S (indecoder[2]_17 43.600 48.200)

Current line: *|S (indecoder[2]_19 43.600 48.200)

not a subckt instance: *|S (indecoder[2]_19 43.600 48.200)

*****************

i is 663
length of lines 1219
Next line: *|S (indecoder[2]_13 43.600 47.000)

Current line: *|S (indecoder[2]_17 43.600 48.200)

not a subckt instance: *|S (indecoder[2]_17 43.600 48.200)

*****************

i is 664
length of lines 1219
Next line: *|S (indecoder[2]_3 43.600 46.600)

Current line: *|S (indecoder[2]_13 43.600 47.000)

not a subckt instance: *|S (indecoder[2]_13 43.600 47.000)

*****************

i is 665
length of lines 1219
Next line: *|S (indecoder[2]_1 43.600 46.600)

Current line: *|S (indecoder[2]_3 43.600 46.600)

not a subckt instance: *|S (indecoder[2]_3 43.600 46.600)

*****************

i is 666
length of lines 1219
Next line: C1_12 U25:A 0 0.000045PF

Current line: *|S (indecoder[2]_1 43.600 46.600)

not a subckt instance: *|S (indecoder[2]_1 43.600 46.600)

*****************

i is 667
length of lines 1219
Next line: C2_12 indecoder[2]_11 0 0.000121PF

Current line: C1_12 U25:A 0 0.000045PF

not a subckt instance: C1_12 U25:A 0 0.000045PF

*****************

i is 668
length of lines 1219
Next line: C3_12 indecoder[2]_7 0 0.000323PF

Current line: C2_12 indecoder[2]_11 0 0.000121PF

not a subckt instance: C2_12 indecoder[2]_11 0 0.000121PF

*****************

i is 669
length of lines 1219
Next line: C4_12 indecoder[2]_10 0 0.000248PF

Current line: C3_12 indecoder[2]_7 0 0.000323PF

not a subckt instance: C3_12 indecoder[2]_7 0 0.000323PF

*****************

i is 670
length of lines 1219
Next line: C5_12 indecoder[2]_14 0 0.000121PF

Current line: C4_12 indecoder[2]_10 0 0.000248PF

not a subckt instance: C4_12 indecoder[2]_10 0 0.000248PF

*****************

i is 671
length of lines 1219
Next line: C6_12 U26:D 0 0.000045PF

Current line: C5_12 indecoder[2]_14 0 0.000121PF

not a subckt instance: C5_12 indecoder[2]_14 0 0.000121PF

*****************

i is 672
length of lines 1219
Next line: C7_12 U31:A 0 0.000045PF

Current line: C6_12 U26:D 0 0.000045PF

not a subckt instance: C6_12 U26:D 0 0.000045PF

*****************

i is 673
length of lines 1219
Next line: C8_12 indecoder[2]_12 0 0.000138PF

Current line: C7_12 U31:A 0 0.000045PF

not a subckt instance: C7_12 U31:A 0 0.000045PF

*****************

i is 674
length of lines 1219
Next line: C9_12 indecoder[2]_8 0 0.000138PF

Current line: C8_12 indecoder[2]_12 0 0.000138PF

not a subckt instance: C8_12 indecoder[2]_12 0 0.000138PF

*****************

i is 675
length of lines 1219
Next line: C10_12 indecoder[2]_4 0 0.000258PF

Current line: C9_12 indecoder[2]_8 0 0.000138PF

not a subckt instance: C9_12 indecoder[2]_8 0 0.000138PF

*****************

i is 676
length of lines 1219
Next line: C11_12 U29:B 0 0.000045PF

Current line: C10_12 indecoder[2]_4 0 0.000258PF

not a subckt instance: C10_12 indecoder[2]_4 0 0.000258PF

*****************

i is 677
length of lines 1219
Next line: C12_12 indecoder[2]_5 0 0.000121PF

Current line: C11_12 U29:B 0 0.000045PF

not a subckt instance: C11_12 U29:B 0 0.000045PF

*****************

i is 678
length of lines 1219
Next line: C13_12 indecoder[2]_2 0 0.000264PF

Current line: C12_12 indecoder[2]_5 0 0.000121PF

not a subckt instance: C12_12 indecoder[2]_5 0 0.000121PF

*****************

i is 679
length of lines 1219
Next line: C14_12 indecoder_reg_2_:Q 0 0.000045PF

Current line: C13_12 indecoder[2]_2 0 0.000264PF

not a subckt instance: C13_12 indecoder[2]_2 0 0.000264PF

*****************

i is 680
length of lines 1219
Next line: C15_12 indecoder[2]_22 0 0.000045PF

Current line: C14_12 indecoder_reg_2_:Q 0 0.000045PF

not a subckt instance: C14_12 indecoder_reg_2_:Q 0 0.000045PF

*****************

i is 681
length of lines 1219
Next line: C16_12 indecoder[2]_21 0 0.000045PF

Current line: C15_12 indecoder[2]_22 0 0.000045PF

not a subckt instance: C15_12 indecoder[2]_22 0 0.000045PF

*****************

i is 682
length of lines 1219
Next line: C17_12 indecoder[2]_20 0 0.000063PF

Current line: C16_12 indecoder[2]_21 0 0.000045PF

not a subckt instance: C16_12 indecoder[2]_21 0 0.000045PF

*****************

i is 683
length of lines 1219
Next line: C18_12 indecoder[2]_19 0 0.000063PF

Current line: C17_12 indecoder[2]_20 0 0.000063PF

not a subckt instance: C17_12 indecoder[2]_20 0 0.000063PF

*****************

i is 684
length of lines 1219
Next line: C19_12 indecoder[2]_17 0 0.000074PF

Current line: C18_12 indecoder[2]_19 0 0.000063PF

not a subckt instance: C18_12 indecoder[2]_19 0 0.000063PF

*****************

i is 685
length of lines 1219
Next line: C20_12 indecoder[2]_13 0 0.000074PF

Current line: C19_12 indecoder[2]_17 0 0.000074PF

not a subckt instance: C19_12 indecoder[2]_17 0 0.000074PF

*****************

i is 686
length of lines 1219
Next line: C21_12 U30:A 0 0.000090PF

Current line: C20_12 indecoder[2]_13 0 0.000074PF

not a subckt instance: C20_12 indecoder[2]_13 0 0.000074PF

*****************

i is 687
length of lines 1219
Next line: C22_12 indecoder[2]_3 0 0.000121PF

Current line: C21_12 U30:A 0 0.000090PF

not a subckt instance: C21_12 U30:A 0 0.000090PF

*****************

i is 688
length of lines 1219
Next line: C23_12 indecoder[2]_1 0 0.000099PF

Current line: C22_12 indecoder[2]_3 0 0.000121PF

not a subckt instance: C22_12 indecoder[2]_3 0 0.000121PF

*****************

i is 689
length of lines 1219
Next line: R1_12 indecoder[2]_1 indecoder[2]_2 0.456000

Current line: C23_12 indecoder[2]_1 0 0.000099PF

not a subckt instance: C23_12 indecoder[2]_1 0 0.000099PF

*****************

i is 690
length of lines 1219
Next line: R2_12 indecoder[2]_1 indecoder[2]_3 4.000000

Current line: R1_12 indecoder[2]_1 indecoder[2]_2 0.456000

not a subckt instance: R1_12 indecoder[2]_1 indecoder[2]_2 0.456000

*****************

i is 691
length of lines 1219
Next line: R3_12 indecoder[2]_2 indecoder[2]_4 1.976000

Current line: R2_12 indecoder[2]_1 indecoder[2]_3 4.000000

not a subckt instance: R2_12 indecoder[2]_1 indecoder[2]_3 4.000000

*****************

i is 692
length of lines 1219
Next line: R4_12 indecoder[2]_2 indecoder[2]_5 4.000000

Current line: R3_12 indecoder[2]_2 indecoder[2]_4 1.976000

not a subckt instance: R3_12 indecoder[2]_2 indecoder[2]_4 1.976000

*****************

i is 693
length of lines 1219
Next line: R5_12 indecoder[2]_3 U30:A 4.000000

Current line: R4_12 indecoder[2]_2 indecoder[2]_5 4.000000

not a subckt instance: R4_12 indecoder[2]_2 indecoder[2]_5 4.000000

*****************

i is 694
length of lines 1219
Next line: R6_12 indecoder[2]_4 indecoder[2]_7 0.456000

Current line: R5_12 indecoder[2]_3 U30:A 4.000000

not a subckt instance: R5_12 indecoder[2]_3 U30:A 4.000000

*****************

i is 695
length of lines 1219
Next line: R7_12 indecoder[2]_4 indecoder[2]_8 4.000000

Current line: R6_12 indecoder[2]_4 indecoder[2]_7 0.456000

not a subckt instance: R6_12 indecoder[2]_4 indecoder[2]_7 0.456000

*****************

i is 696
length of lines 1219
Next line: R8_12 indecoder[2]_5 U29:B 4.000000

Current line: R7_12 indecoder[2]_4 indecoder[2]_8 4.000000

not a subckt instance: R7_12 indecoder[2]_4 indecoder[2]_8 4.000000

*****************

i is 697
length of lines 1219
Next line: R9_12 indecoder[2]_7 indecoder[2]_10 0.912000

Current line: R8_12 indecoder[2]_5 U29:B 4.000000

not a subckt instance: R8_12 indecoder[2]_5 U29:B 4.000000

*****************

i is 698
length of lines 1219
Next line: R10_12 indecoder[2]_7 indecoder[2]_11 4.000000

Current line: R9_12 indecoder[2]_7 indecoder[2]_10 0.912000

not a subckt instance: R9_12 indecoder[2]_7 indecoder[2]_10 0.912000

*****************

i is 699
length of lines 1219
Next line: R11_12 indecoder[2]_8 indecoder[2]_12 1.520000

Current line: R10_12 indecoder[2]_7 indecoder[2]_11 4.000000

not a subckt instance: R10_12 indecoder[2]_7 indecoder[2]_11 4.000000

*****************

i is 700
length of lines 1219
Next line: R12_12 U30:A indecoder[2]_13 4.000000

Current line: R11_12 indecoder[2]_8 indecoder[2]_12 1.520000

not a subckt instance: R11_12 indecoder[2]_8 indecoder[2]_12 1.520000

*****************

i is 701
length of lines 1219
Next line: R13_12 indecoder[2]_10 indecoder[2]_14 4.000000

Current line: R12_12 U30:A indecoder[2]_13 4.000000

not a subckt instance: R12_12 U30:A indecoder[2]_13 4.000000

*****************

i is 702
length of lines 1219
Next line: R14_12 indecoder[2]_11 U25:A 4.000000

Current line: R13_12 indecoder[2]_10 indecoder[2]_14 4.000000

not a subckt instance: R13_12 indecoder[2]_10 indecoder[2]_14 4.000000

*****************

i is 703
length of lines 1219
Next line: R15_12 indecoder[2]_12 U31:A 4.000000

Current line: R14_12 indecoder[2]_11 U25:A 4.000000

not a subckt instance: R14_12 indecoder[2]_11 U25:A 4.000000

*****************

i is 704
length of lines 1219
Next line: R16_12 indecoder[2]_13 indecoder[2]_17 0.912000

Current line: R15_12 indecoder[2]_12 U31:A 4.000000

not a subckt instance: R15_12 indecoder[2]_12 U31:A 4.000000

*****************

i is 705
length of lines 1219
Next line: R17_12 indecoder[2]_14 U26:D 4.000000

Current line: R16_12 indecoder[2]_13 indecoder[2]_17 0.912000

not a subckt instance: R16_12 indecoder[2]_13 indecoder[2]_17 0.912000

*****************

i is 706
length of lines 1219
Next line: R18_12 indecoder[2]_17 indecoder[2]_19 4.000000

Current line: R17_12 indecoder[2]_14 U26:D 4.000000

not a subckt instance: R17_12 indecoder[2]_14 U26:D 4.000000

*****************

i is 707
length of lines 1219
Next line: R19_12 indecoder[2]_20 indecoder[2]_19 0.456000

Current line: R18_12 indecoder[2]_17 indecoder[2]_19 4.000000

not a subckt instance: R18_12 indecoder[2]_17 indecoder[2]_19 4.000000

*****************

i is 708
length of lines 1219
Next line: R20_12 indecoder[2]_20 indecoder[2]_21 4.000000

Current line: R19_12 indecoder[2]_20 indecoder[2]_19 0.456000

not a subckt instance: R19_12 indecoder[2]_20 indecoder[2]_19 0.456000

*****************

i is 709
length of lines 1219
Next line: R21_12 indecoder[2]_21 indecoder[2]_22 0.304000

Current line: R20_12 indecoder[2]_20 indecoder[2]_21 4.000000

not a subckt instance: R20_12 indecoder[2]_20 indecoder[2]_21 4.000000

*****************

i is 710
length of lines 1219
Next line: R22_12 indecoder[2]_22 indecoder_reg_2_:Q 4.000000

Current line: R21_12 indecoder[2]_21 indecoder[2]_22 0.304000

not a subckt instance: R21_12 indecoder[2]_21 indecoder[2]_22 0.304000

*****************

i is 711
length of lines 1219
Next line: 

Current line: R22_12 indecoder[2]_22 indecoder_reg_2_:Q 4.000000

not a subckt instance: R22_12 indecoder[2]_22 indecoder_reg_2_:Q 4.000000

*****************

i is 712
length of lines 1219
Next line: *|NET n4 0.001297PF

Current line: 

not a subckt instance: 

*****************

i is 713
length of lines 1219
Next line: *|I (U24:A U24 A I 0.001027PF 51.950 46.910)

Current line: *|NET n4 0.001297PF

not a subckt instance: *|NET n4 0.001297PF

*****************

i is 714
length of lines 1219
Next line: *|I (U23:B U23 B I 0.002494PF 53.150 48.310)

Current line: *|I (U24:A U24 A I 0.001027PF 51.950 46.910)

not a subckt instance: *|I (U24:A U24 A I 0.001027PF 51.950 46.910)

*****************

i is 715
length of lines 1219
Next line: *|I (U19:Z U19 Z O 0.000000PF 50.810 47.090)

Current line: *|I (U23:B U23 B I 0.002494PF 53.150 48.310)

not a subckt instance: *|I (U23:B U23 B I 0.002494PF 53.150 48.310)

*****************

i is 716
length of lines 1219
Next line: *|S (n4_3 52.000 46.600)

Current line: *|I (U19:Z U19 Z O 0.000000PF 50.810 47.090)

not a subckt instance: *|I (U19:Z U19 Z O 0.000000PF 50.810 47.090)

*****************

i is 717
length of lines 1219
Next line: *|S (n4_5 52.000 48.400)

Current line: *|S (n4_3 52.000 46.600)

not a subckt instance: *|S (n4_3 52.000 46.600)

*****************

i is 718
length of lines 1219
Next line: *|S (n4_8 52.000 48.400)

Current line: *|S (n4_5 52.000 48.400)

not a subckt instance: *|S (n4_5 52.000 48.400)

*****************

i is 719
length of lines 1219
Next line: *|S (n4_9 53.200 48.400)

Current line: *|S (n4_8 52.000 48.400)

not a subckt instance: *|S (n4_8 52.000 48.400)

*****************

i is 720
length of lines 1219
Next line: *|S (n4_10 53.200 48.400)

Current line: *|S (n4_9 53.200 48.400)

not a subckt instance: *|S (n4_9 53.200 48.400)

*****************

i is 721
length of lines 1219
Next line: *|S (n4_4 51.200 46.600)

Current line: *|S (n4_10 53.200 48.400)

not a subckt instance: *|S (n4_10 53.200 48.400)

*****************

i is 722
length of lines 1219
Next line: *|S (n4_2 51.200 46.600)

Current line: *|S (n4_4 51.200 46.600)

not a subckt instance: *|S (n4_4 51.200 46.600)

*****************

i is 723
length of lines 1219
Next line: *|S (n4_1 52.000 46.600)

Current line: *|S (n4_2 51.200 46.600)

not a subckt instance: *|S (n4_2 51.200 46.600)

*****************

i is 724
length of lines 1219
Next line: C1_19 U24:A 0 0.000045PF

Current line: *|S (n4_1 52.000 46.600)

not a subckt instance: *|S (n4_1 52.000 46.600)

*****************

i is 725
length of lines 1219
Next line: C2_19 n4_3 0 0.000338PF

Current line: C1_19 U24:A 0 0.000045PF

not a subckt instance: C1_19 U24:A 0 0.000045PF

*****************

i is 726
length of lines 1219
Next line: C3_19 n4_5 0 0.000322PF

Current line: C2_19 n4_3 0 0.000338PF

not a subckt instance: C2_19 n4_3 0 0.000338PF

*****************

i is 727
length of lines 1219
Next line: C4_19 n4_8 0 0.000063PF

Current line: C3_19 n4_5 0 0.000322PF

not a subckt instance: C3_19 n4_5 0 0.000322PF

*****************

i is 728
length of lines 1219
Next line: C5_19 n4_9 0 0.000063PF

Current line: C4_19 n4_8 0 0.000063PF

not a subckt instance: C4_19 n4_8 0 0.000063PF

*****************

i is 729
length of lines 1219
Next line: C6_19 n4_10 0 0.000121PF

Current line: C5_19 n4_9 0 0.000063PF

not a subckt instance: C5_19 n4_9 0 0.000063PF

*****************

i is 730
length of lines 1219
Next line: C7_19 U23:B 0 0.000045PF

Current line: C6_19 n4_10 0 0.000121PF

not a subckt instance: C6_19 n4_10 0 0.000121PF

*****************

i is 731
length of lines 1219
Next line: C8_19 U19:Z 0 0.000045PF

Current line: C7_19 U23:B 0 0.000045PF

not a subckt instance: C7_19 U23:B 0 0.000045PF

*****************

i is 732
length of lines 1219
Next line: C9_19 n4_4 0 0.000121PF

Current line: C8_19 U19:Z 0 0.000045PF

not a subckt instance: C8_19 U19:Z 0 0.000045PF

*****************

i is 733
length of lines 1219
Next line: C10_19 n4_2 0 0.000067PF

Current line: C9_19 n4_4 0 0.000121PF

not a subckt instance: C9_19 n4_4 0 0.000121PF

*****************

i is 734
length of lines 1219
Next line: C11_19 n4_1 0 0.000067PF

Current line: C10_19 n4_2 0 0.000067PF

not a subckt instance: C10_19 n4_2 0 0.000067PF

*****************

i is 735
length of lines 1219
Next line: R1_19 n4_2 n4_1 0.608000

Current line: C11_19 n4_1 0 0.000067PF

not a subckt instance: C11_19 n4_1 0 0.000067PF

*****************

i is 736
length of lines 1219
Next line: R2_19 n4_1 n4_3 4.000000

Current line: R1_19 n4_2 n4_1 0.608000

not a subckt instance: R1_19 n4_2 n4_1 0.608000

*****************

i is 737
length of lines 1219
Next line: R3_19 n4_2 n4_4 4.000000

Current line: R2_19 n4_1 n4_3 4.000000

not a subckt instance: R2_19 n4_1 n4_3 4.000000

*****************

i is 738
length of lines 1219
Next line: R4_19 n4_3 n4_5 1.368000

Current line: R3_19 n4_2 n4_4 4.000000

not a subckt instance: R3_19 n4_2 n4_4 4.000000

*****************

i is 739
length of lines 1219
Next line: R5_19 n4_3 U24:A 4.000000

Current line: R4_19 n4_3 n4_5 1.368000

not a subckt instance: R4_19 n4_3 n4_5 1.368000

*****************

i is 740
length of lines 1219
Next line: R6_19 n4_4 U19:Z 4.000000

Current line: R5_19 n4_3 U24:A 4.000000

not a subckt instance: R5_19 n4_3 U24:A 4.000000

*****************

i is 741
length of lines 1219
Next line: R7_19 n4_5 n4_8 4.000000

Current line: R6_19 n4_4 U19:Z 4.000000

not a subckt instance: R6_19 n4_4 U19:Z 4.000000

*****************

i is 742
length of lines 1219
Next line: R8_19 n4_8 n4_9 0.912000

Current line: R7_19 n4_5 n4_8 4.000000

not a subckt instance: R7_19 n4_5 n4_8 4.000000

*****************

i is 743
length of lines 1219
Next line: R9_19 n4_9 n4_10 4.000000

Current line: R8_19 n4_8 n4_9 0.912000

not a subckt instance: R8_19 n4_8 n4_9 0.912000

*****************

i is 744
length of lines 1219
Next line: R10_19 n4_10 U23:B 4.000000

Current line: R9_19 n4_9 n4_10 4.000000

not a subckt instance: R9_19 n4_9 n4_10 4.000000

*****************

i is 745
length of lines 1219
Next line: 

Current line: R10_19 n4_10 U23:B 4.000000

not a subckt instance: R10_19 n4_10 U23:B 4.000000

*****************

i is 746
length of lines 1219
Next line: *|NET input_dec[2] 0.005180PF

Current line: 

not a subckt instance: 

*****************

i is 747
length of lines 1219
Next line: *|P (input_dec[2] I 0.000000PF 0.000 48.800)

Current line: *|NET input_dec[2] 0.005180PF

not a subckt instance: *|NET input_dec[2] 0.005180PF

*****************

i is 748
length of lines 1219
Next line: *|I (indecoder_reg_2_:D indecoder_reg_2_ D I 0.001504PF 40.310 48.710)

Current line: *|P (input_dec[2] I 0.000000PF 0.000 48.800)

not a subckt instance: *|P (input_dec[2] I 0.000000PF 0.000 48.800)

*****************

i is 749
length of lines 1219
Next line: *|S (input_dec[2]_3 40.400 48.800)

Current line: *|I (indecoder_reg_2_:D indecoder_reg_2_ D I 0.001504PF 40.310 48.710)

not a subckt instance: *|I (indecoder_reg_2_:D indecoder_reg_2_ D I 0.001504PF 40.310 48.710)

*****************

i is 750
length of lines 1219
Next line: *|S (input_dec[2]_2 40.400 48.800)

Current line: *|S (input_dec[2]_3 40.400 48.800)

not a subckt instance: *|S (input_dec[2]_3 40.400 48.800)

*****************

i is 751
length of lines 1219
Next line: C1_15 input_dec[2] 0 0.002496PF

Current line: *|S (input_dec[2]_2 40.400 48.800)

not a subckt instance: *|S (input_dec[2]_2 40.400 48.800)

*****************

i is 752
length of lines 1219
Next line: C2_15 input_dec[2]_3 0 0.002517PF

Current line: C1_15 input_dec[2] 0 0.002496PF

not a subckt instance: C1_15 input_dec[2] 0 0.002496PF

*****************

i is 753
length of lines 1219
Next line: C3_15 input_dec[2]_2 0 0.000121PF

Current line: C2_15 input_dec[2]_3 0 0.002517PF

not a subckt instance: C2_15 input_dec[2]_3 0 0.002517PF

*****************

i is 754
length of lines 1219
Next line: C4_15 indecoder_reg_2_:D 0 0.000045PF

Current line: C3_15 input_dec[2]_2 0 0.000121PF

not a subckt instance: C3_15 input_dec[2]_2 0 0.000121PF

*****************

i is 755
length of lines 1219
Next line: R1_15 indecoder_reg_2_:D input_dec[2]_2 4.000000

Current line: C4_15 indecoder_reg_2_:D 0 0.000045PF

not a subckt instance: C4_15 indecoder_reg_2_:D 0 0.000045PF

*****************

i is 756
length of lines 1219
Next line: R2_15 input_dec[2]_2 input_dec[2]_3 4.000000

Current line: R1_15 indecoder_reg_2_:D input_dec[2]_2 4.000000

not a subckt instance: R1_15 indecoder_reg_2_:D input_dec[2]_2 4.000000

*****************

i is 757
length of lines 1219
Next line: R3_15 input_dec[2] input_dec[2]_3 30.399999

Current line: R2_15 input_dec[2]_2 input_dec[2]_3 4.000000

not a subckt instance: R2_15 input_dec[2]_2 input_dec[2]_3 4.000000

*****************

i is 758
length of lines 1219
Next line: 

Current line: R3_15 input_dec[2] input_dec[2]_3 30.399999

not a subckt instance: R3_15 input_dec[2] input_dec[2]_3 30.399999

*****************

i is 759
length of lines 1219
Next line: *|NET output_dec[5] 0.004924PF

Current line: 

not a subckt instance: 

*****************

i is 760
length of lines 1219
Next line: *|P (output_dec[5] O 0.000000PF 0.000 41.800)

Current line: *|NET output_dec[5] 0.004924PF

not a subckt instance: *|NET output_dec[5] 0.004924PF

*****************

i is 761
length of lines 1219
Next line: *|I (outdecoder_reg_5_:Q outdecoder_reg_5_ Q O 0.000000PF 40.310 41.890)

Current line: *|P (output_dec[5] O 0.000000PF 0.000 41.800)

not a subckt instance: *|P (output_dec[5] O 0.000000PF 0.000 41.800)

*****************

i is 762
length of lines 1219
Next line: *|S (output_dec[5]_7 40.200 40.800)

Current line: *|I (outdecoder_reg_5_:Q outdecoder_reg_5_ Q O 0.000000PF 40.310 41.890)

not a subckt instance: *|I (outdecoder_reg_5_:Q outdecoder_reg_5_ Q O 0.000000PF 40.310 41.890)

*****************

i is 763
length of lines 1219
Next line: *|S (output_dec[5]_6 40.200 41.200)

Current line: *|S (output_dec[5]_7 40.200 40.800)

not a subckt instance: *|S (output_dec[5]_7 40.200 40.800)

*****************

i is 764
length of lines 1219
Next line: *|S (output_dec[5]_5 40.200 41.200)

Current line: *|S (output_dec[5]_6 40.200 41.200)

not a subckt instance: *|S (output_dec[5]_6 40.200 41.200)

*****************

i is 765
length of lines 1219
Next line: *|S (output_dec[5]_4 0.400 41.200)

Current line: *|S (output_dec[5]_5 40.200 41.200)

not a subckt instance: *|S (output_dec[5]_5 40.200 41.200)

*****************

i is 766
length of lines 1219
Next line: *|S (output_dec[5]_3 0.400 41.200)

Current line: *|S (output_dec[5]_4 0.400 41.200)

not a subckt instance: *|S (output_dec[5]_4 0.400 41.200)

*****************

i is 767
length of lines 1219
Next line: *|S (output_dec[5]_2 0.400 41.800)

Current line: *|S (output_dec[5]_3 0.400 41.200)

not a subckt instance: *|S (output_dec[5]_3 0.400 41.200)

*****************

i is 768
length of lines 1219
Next line: C1_29 outdecoder_reg_5_:Q 0 0.000045PF

Current line: *|S (output_dec[5]_2 0.400 41.800)

not a subckt instance: *|S (output_dec[5]_2 0.400 41.800)

*****************

i is 769
length of lines 1219
Next line: C2_29 output_dec[5]_7 0 0.000045PF

Current line: C1_29 outdecoder_reg_5_:Q 0 0.000045PF

not a subckt instance: C1_29 outdecoder_reg_5_:Q 0 0.000045PF

*****************

i is 770
length of lines 1219
Next line: C3_29 output_dec[5]_6 0 0.000045PF

Current line: C2_29 output_dec[5]_7 0 0.000045PF

not a subckt instance: C2_29 output_dec[5]_7 0 0.000045PF

*****************

i is 771
length of lines 1219
Next line: C4_29 output_dec[5]_5 0 0.002318PF

Current line: C3_29 output_dec[5]_6 0 0.000045PF

not a subckt instance: C3_29 output_dec[5]_6 0 0.000045PF

*****************

i is 772
length of lines 1219
Next line: C5_29 output_dec[5]_4 0 0.002318PF

Current line: C4_29 output_dec[5]_5 0 0.002318PF

not a subckt instance: C4_29 output_dec[5]_5 0 0.002318PF

*****************

i is 773
length of lines 1219
Next line: C6_29 output_dec[5]_3 0 0.000056PF

Current line: C5_29 output_dec[5]_4 0 0.002318PF

not a subckt instance: C5_29 output_dec[5]_4 0 0.002318PF

*****************

i is 774
length of lines 1219
Next line: C7_29 output_dec[5]_2 0 0.000056PF

Current line: C6_29 output_dec[5]_3 0 0.000056PF

not a subckt instance: C6_29 output_dec[5]_3 0 0.000056PF

*****************

i is 775
length of lines 1219
Next line: C8_29 output_dec[5] 0 0.000042PF

Current line: C7_29 output_dec[5]_2 0 0.000056PF

not a subckt instance: C7_29 output_dec[5]_2 0 0.000056PF

*****************

i is 776
length of lines 1219
Next line: R1_29 output_dec[5] output_dec[5]_2 4.000000

Current line: C8_29 output_dec[5] 0 0.000042PF

not a subckt instance: C8_29 output_dec[5] 0 0.000042PF

*****************

i is 777
length of lines 1219
Next line: R2_29 output_dec[5]_3 output_dec[5]_2 0.456000

Current line: R1_29 output_dec[5] output_dec[5]_2 4.000000

not a subckt instance: R1_29 output_dec[5] output_dec[5]_2 4.000000

*****************

i is 778
length of lines 1219
Next line: R3_29 output_dec[5]_3 output_dec[5]_4 4.000000

Current line: R2_29 output_dec[5]_3 output_dec[5]_2 0.456000

not a subckt instance: R2_29 output_dec[5]_3 output_dec[5]_2 0.456000

*****************

i is 779
length of lines 1219
Next line: R4_29 output_dec[5]_4 output_dec[5]_5 30.247999

Current line: R3_29 output_dec[5]_3 output_dec[5]_4 4.000000

not a subckt instance: R3_29 output_dec[5]_3 output_dec[5]_4 4.000000

*****************

i is 780
length of lines 1219
Next line: R5_29 output_dec[5]_5 output_dec[5]_6 4.000000

Current line: R4_29 output_dec[5]_4 output_dec[5]_5 30.247999

not a subckt instance: R4_29 output_dec[5]_4 output_dec[5]_5 30.247999

*****************

i is 781
length of lines 1219
Next line: R6_29 output_dec[5]_7 output_dec[5]_6 0.304000

Current line: R5_29 output_dec[5]_5 output_dec[5]_6 4.000000

not a subckt instance: R5_29 output_dec[5]_5 output_dec[5]_6 4.000000

*****************

i is 782
length of lines 1219
Next line: R7_29 output_dec[5]_7 outdecoder_reg_5_:Q 4.000000

Current line: R6_29 output_dec[5]_7 output_dec[5]_6 0.304000

not a subckt instance: R6_29 output_dec[5]_7 output_dec[5]_6 0.304000

*****************

i is 783
length of lines 1219
Next line: 

Current line: R7_29 output_dec[5]_7 outdecoder_reg_5_:Q 4.000000

not a subckt instance: R7_29 output_dec[5]_7 outdecoder_reg_5_:Q 4.000000

*****************

i is 784
length of lines 1219
Next line: *|NET output_dec[4] 0.005111PF

Current line: 

not a subckt instance: 

*****************

i is 785
length of lines 1219
Next line: *|P (output_dec[4] O 0.000000PF 0.000 47.000)

Current line: *|NET output_dec[4] 0.005111PF

not a subckt instance: *|NET output_dec[4] 0.005111PF

*****************

i is 786
length of lines 1219
Next line: *|I (outdecoder_reg_4_:Q outdecoder_reg_4_ Q O 0.000000PF 40.310 47.090)

Current line: *|P (output_dec[4] O 0.000000PF 0.000 47.000)

not a subckt instance: *|P (output_dec[4] O 0.000000PF 0.000 47.000)

*****************

i is 787
length of lines 1219
Next line: *|S (output_dec[4]_7 40.200 46.000)

Current line: *|I (outdecoder_reg_4_:Q outdecoder_reg_4_ Q O 0.000000PF 40.310 47.090)

not a subckt instance: *|I (outdecoder_reg_4_:Q outdecoder_reg_4_ Q O 0.000000PF 40.310 47.090)

*****************

i is 788
length of lines 1219
Next line: *|S (output_dec[4]_6 40.200 46.400)

Current line: *|S (output_dec[4]_7 40.200 46.000)

not a subckt instance: *|S (output_dec[4]_7 40.200 46.000)

*****************

i is 789
length of lines 1219
Next line: *|S (output_dec[4]_5 40.200 46.400)

Current line: *|S (output_dec[4]_6 40.200 46.400)

not a subckt instance: *|S (output_dec[4]_6 40.200 46.400)

*****************

i is 790
length of lines 1219
Next line: *|S (output_dec[4]_4 0.400 46.400)

Current line: *|S (output_dec[4]_5 40.200 46.400)

not a subckt instance: *|S (output_dec[4]_5 40.200 46.400)

*****************

i is 791
length of lines 1219
Next line: *|S (output_dec[4]_3 0.400 46.400)

Current line: *|S (output_dec[4]_4 0.400 46.400)

not a subckt instance: *|S (output_dec[4]_4 0.400 46.400)

*****************

i is 792
length of lines 1219
Next line: *|S (output_dec[4]_2 0.400 47.000)

Current line: *|S (output_dec[4]_3 0.400 46.400)

not a subckt instance: *|S (output_dec[4]_3 0.400 46.400)

*****************

i is 793
length of lines 1219
Next line: C1_28 outdecoder_reg_4_:Q 0 0.000045PF

Current line: *|S (output_dec[4]_2 0.400 47.000)

not a subckt instance: *|S (output_dec[4]_2 0.400 47.000)

*****************

i is 794
length of lines 1219
Next line: C2_28 output_dec[4]_7 0 0.000045PF

Current line: C1_28 outdecoder_reg_4_:Q 0 0.000045PF

not a subckt instance: C1_28 outdecoder_reg_4_:Q 0 0.000045PF

*****************

i is 795
length of lines 1219
Next line: C3_28 output_dec[4]_6 0 0.000045PF

Current line: C2_28 output_dec[4]_7 0 0.000045PF

not a subckt instance: C2_28 output_dec[4]_7 0 0.000045PF

*****************

i is 796
length of lines 1219
Next line: C4_28 output_dec[4]_5 0 0.002412PF

Current line: C3_28 output_dec[4]_6 0 0.000045PF

not a subckt instance: C3_28 output_dec[4]_6 0 0.000045PF

*****************

i is 797
length of lines 1219
Next line: C5_28 output_dec[4]_4 0 0.002412PF

Current line: C4_28 output_dec[4]_5 0 0.002412PF

not a subckt instance: C4_28 output_dec[4]_5 0 0.002412PF

*****************

i is 798
length of lines 1219
Next line: C6_28 output_dec[4]_3 0 0.000056PF

Current line: C5_28 output_dec[4]_4 0 0.002412PF

not a subckt instance: C5_28 output_dec[4]_4 0 0.002412PF

*****************

i is 799
length of lines 1219
Next line: C7_28 output_dec[4]_2 0 0.000056PF

Current line: C6_28 output_dec[4]_3 0 0.000056PF

not a subckt instance: C6_28 output_dec[4]_3 0 0.000056PF

*****************

i is 800
length of lines 1219
Next line: C8_28 output_dec[4] 0 0.000042PF

Current line: C7_28 output_dec[4]_2 0 0.000056PF

not a subckt instance: C7_28 output_dec[4]_2 0 0.000056PF

*****************

i is 801
length of lines 1219
Next line: R1_28 output_dec[4] output_dec[4]_2 4.000000

Current line: C8_28 output_dec[4] 0 0.000042PF

not a subckt instance: C8_28 output_dec[4] 0 0.000042PF

*****************

i is 802
length of lines 1219
Next line: R2_28 output_dec[4]_3 output_dec[4]_2 0.456000

Current line: R1_28 output_dec[4] output_dec[4]_2 4.000000

not a subckt instance: R1_28 output_dec[4] output_dec[4]_2 4.000000

*****************

i is 803
length of lines 1219
Next line: R3_28 output_dec[4]_3 output_dec[4]_4 4.000000

Current line: R2_28 output_dec[4]_3 output_dec[4]_2 0.456000

not a subckt instance: R2_28 output_dec[4]_3 output_dec[4]_2 0.456000

*****************

i is 804
length of lines 1219
Next line: R4_28 output_dec[4]_4 output_dec[4]_5 30.247999

Current line: R3_28 output_dec[4]_3 output_dec[4]_4 4.000000

not a subckt instance: R3_28 output_dec[4]_3 output_dec[4]_4 4.000000

*****************

i is 805
length of lines 1219
Next line: R5_28 output_dec[4]_5 output_dec[4]_6 4.000000

Current line: R4_28 output_dec[4]_4 output_dec[4]_5 30.247999

not a subckt instance: R4_28 output_dec[4]_4 output_dec[4]_5 30.247999

*****************

i is 806
length of lines 1219
Next line: R6_28 output_dec[4]_7 output_dec[4]_6 0.304000

Current line: R5_28 output_dec[4]_5 output_dec[4]_6 4.000000

not a subckt instance: R5_28 output_dec[4]_5 output_dec[4]_6 4.000000

*****************

i is 807
length of lines 1219
Next line: R7_28 output_dec[4]_7 outdecoder_reg_4_:Q 4.000000

Current line: R6_28 output_dec[4]_7 output_dec[4]_6 0.304000

not a subckt instance: R6_28 output_dec[4]_7 output_dec[4]_6 0.304000

*****************

i is 808
length of lines 1219
Next line: 

Current line: R7_28 output_dec[4]_7 outdecoder_reg_4_:Q 4.000000

not a subckt instance: R7_28 output_dec[4]_7 outdecoder_reg_4_:Q 4.000000

*****************

i is 809
length of lines 1219
Next line: *|NET output_dec[6] 0.005326PF

Current line: 

not a subckt instance: 

*****************

i is 810
length of lines 1219
Next line: *|P (output_dec[6] O 0.000000PF 0.000 52.200)

Current line: *|NET output_dec[6] 0.005326PF

not a subckt instance: *|NET output_dec[6] 0.005326PF

*****************

i is 811
length of lines 1219
Next line: *|I (outdecoder_reg_6_:Q outdecoder_reg_6_ Q O 0.000000PF 42.110 52.290)

Current line: *|P (output_dec[6] O 0.000000PF 0.000 52.200)

not a subckt instance: *|P (output_dec[6] O 0.000000PF 0.000 52.200)

*****************

i is 812
length of lines 1219
Next line: *|S (output_dec[6]_7 42.000 51.200)

Current line: *|I (outdecoder_reg_6_:Q outdecoder_reg_6_ Q O 0.000000PF 42.110 52.290)

not a subckt instance: *|I (outdecoder_reg_6_:Q outdecoder_reg_6_ Q O 0.000000PF 42.110 52.290)

*****************

i is 813
length of lines 1219
Next line: *|S (output_dec[6]_6 42.000 51.600)

Current line: *|S (output_dec[6]_7 42.000 51.200)

not a subckt instance: *|S (output_dec[6]_7 42.000 51.200)

*****************

i is 814
length of lines 1219
Next line: *|S (output_dec[6]_5 42.000 51.600)

Current line: *|S (output_dec[6]_6 42.000 51.600)

not a subckt instance: *|S (output_dec[6]_6 42.000 51.600)

*****************

i is 815
length of lines 1219
Next line: *|S (output_dec[6]_4 0.400 51.600)

Current line: *|S (output_dec[6]_5 42.000 51.600)

not a subckt instance: *|S (output_dec[6]_5 42.000 51.600)

*****************

i is 816
length of lines 1219
Next line: *|S (output_dec[6]_3 0.400 51.600)

Current line: *|S (output_dec[6]_4 0.400 51.600)

not a subckt instance: *|S (output_dec[6]_4 0.400 51.600)

*****************

i is 817
length of lines 1219
Next line: *|S (output_dec[6]_2 0.400 52.200)

Current line: *|S (output_dec[6]_3 0.400 51.600)

not a subckt instance: *|S (output_dec[6]_3 0.400 51.600)

*****************

i is 818
length of lines 1219
Next line: C1_30 outdecoder_reg_6_:Q 0 0.000045PF

Current line: *|S (output_dec[6]_2 0.400 52.200)

not a subckt instance: *|S (output_dec[6]_2 0.400 52.200)

*****************

i is 819
length of lines 1219
Next line: C2_30 output_dec[6]_7 0 0.000045PF

Current line: C1_30 outdecoder_reg_6_:Q 0 0.000045PF

not a subckt instance: C1_30 outdecoder_reg_6_:Q 0 0.000045PF

*****************

i is 820
length of lines 1219
Next line: C3_30 output_dec[6]_6 0 0.000045PF

Current line: C2_30 output_dec[6]_7 0 0.000045PF

not a subckt instance: C2_30 output_dec[6]_7 0 0.000045PF

*****************

i is 821
length of lines 1219
Next line: C4_30 output_dec[6]_5 0 0.002519PF

Current line: C3_30 output_dec[6]_6 0 0.000045PF

not a subckt instance: C3_30 output_dec[6]_6 0 0.000045PF

*****************

i is 822
length of lines 1219
Next line: C5_30 output_dec[6]_4 0 0.002519PF

Current line: C4_30 output_dec[6]_5 0 0.002519PF

not a subckt instance: C4_30 output_dec[6]_5 0 0.002519PF

*****************

i is 823
length of lines 1219
Next line: C6_30 output_dec[6]_3 0 0.000056PF

Current line: C5_30 output_dec[6]_4 0 0.002519PF

not a subckt instance: C5_30 output_dec[6]_4 0 0.002519PF

*****************

i is 824
length of lines 1219
Next line: C7_30 output_dec[6]_2 0 0.000056PF

Current line: C6_30 output_dec[6]_3 0 0.000056PF

not a subckt instance: C6_30 output_dec[6]_3 0 0.000056PF

*****************

i is 825
length of lines 1219
Next line: C8_30 output_dec[6] 0 0.000042PF

Current line: C7_30 output_dec[6]_2 0 0.000056PF

not a subckt instance: C7_30 output_dec[6]_2 0 0.000056PF

*****************

i is 826
length of lines 1219
Next line: R1_30 output_dec[6] output_dec[6]_2 4.000000

Current line: C8_30 output_dec[6] 0 0.000042PF

not a subckt instance: C8_30 output_dec[6] 0 0.000042PF

*****************

i is 827
length of lines 1219
Next line: R2_30 output_dec[6]_3 output_dec[6]_2 0.456000

Current line: R1_30 output_dec[6] output_dec[6]_2 4.000000

not a subckt instance: R1_30 output_dec[6] output_dec[6]_2 4.000000

*****************

i is 828
length of lines 1219
Next line: R3_30 output_dec[6]_3 output_dec[6]_4 4.000000

Current line: R2_30 output_dec[6]_3 output_dec[6]_2 0.456000

not a subckt instance: R2_30 output_dec[6]_3 output_dec[6]_2 0.456000

*****************

i is 829
length of lines 1219
Next line: R4_30 output_dec[6]_4 output_dec[6]_5 31.615999

Current line: R3_30 output_dec[6]_3 output_dec[6]_4 4.000000

not a subckt instance: R3_30 output_dec[6]_3 output_dec[6]_4 4.000000

*****************

i is 830
length of lines 1219
Next line: R5_30 output_dec[6]_5 output_dec[6]_6 4.000000

Current line: R4_30 output_dec[6]_4 output_dec[6]_5 31.615999

not a subckt instance: R4_30 output_dec[6]_4 output_dec[6]_5 31.615999

*****************

i is 831
length of lines 1219
Next line: R6_30 output_dec[6]_7 output_dec[6]_6 0.304000

Current line: R5_30 output_dec[6]_5 output_dec[6]_6 4.000000

not a subckt instance: R5_30 output_dec[6]_5 output_dec[6]_6 4.000000

*****************

i is 832
length of lines 1219
Next line: R7_30 output_dec[6]_7 outdecoder_reg_6_:Q 4.000000

Current line: R6_30 output_dec[6]_7 output_dec[6]_6 0.304000

not a subckt instance: R6_30 output_dec[6]_7 output_dec[6]_6 0.304000

*****************

i is 833
length of lines 1219
Next line: 

Current line: R7_30 output_dec[6]_7 outdecoder_reg_6_:Q 4.000000

not a subckt instance: R7_30 output_dec[6]_7 outdecoder_reg_6_:Q 4.000000

*****************

i is 834
length of lines 1219
Next line: *|NET N41 0.000934PF

Current line: 

not a subckt instance: 

*****************

i is 835
length of lines 1219
Next line: *|I (U30:Z U30 Z O 0.000000PF 43.450 47.320)

Current line: *|NET N41 0.000934PF

not a subckt instance: *|NET N41 0.000934PF

*****************

i is 836
length of lines 1219
Next line: *|I (outdecoder_reg_5_:D outdecoder_reg_5_ D I 0.001504PF 42.890 41.690)

Current line: *|I (U30:Z U30 Z O 0.000000PF 43.450 47.320)

not a subckt instance: *|I (U30:Z U30 Z O 0.000000PF 43.450 47.320)

*****************

i is 837
length of lines 1219
Next line: *|S (N41_10 43.400 46.400)

Current line: *|I (outdecoder_reg_5_:D outdecoder_reg_5_ D I 0.001504PF 42.890 41.690)

not a subckt instance: *|I (outdecoder_reg_5_:D outdecoder_reg_5_ D I 0.001504PF 42.890 41.690)

*****************

i is 838
length of lines 1219
Next line: *|S (N41_9 43.400 44.000)

Current line: *|S (N41_10 43.400 46.400)

not a subckt instance: *|S (N41_10 43.400 46.400)

*****************

i is 839
length of lines 1219
Next line: *|S (N41_8 43.400 44.000)

Current line: *|S (N41_9 43.400 44.000)

not a subckt instance: *|S (N41_9 43.400 44.000)

*****************

i is 840
length of lines 1219
Next line: *|S (N41_7 42.800 44.000)

Current line: *|S (N41_8 43.400 44.000)

not a subckt instance: *|S (N41_8 43.400 44.000)

*****************

i is 841
length of lines 1219
Next line: *|S (N41_6 42.800 44.000)

Current line: *|S (N41_7 42.800 44.000)

not a subckt instance: *|S (N41_7 42.800 44.000)

*****************

i is 842
length of lines 1219
Next line: *|S (N41_5 42.800 43.200)

Current line: *|S (N41_6 42.800 44.000)

not a subckt instance: *|S (N41_6 42.800 44.000)

*****************

i is 843
length of lines 1219
Next line: *|S (N41_4 42.800 43.200)

Current line: *|S (N41_5 42.800 43.200)

not a subckt instance: *|S (N41_5 42.800 43.200)

*****************

i is 844
length of lines 1219
Next line: *|S (N41_3 42.800 43.200)

Current line: *|S (N41_4 42.800 43.200)

not a subckt instance: *|S (N41_4 42.800 43.200)

*****************

i is 845
length of lines 1219
Next line: *|S (N41_2 42.800 41.600)

Current line: *|S (N41_3 42.800 43.200)

not a subckt instance: *|S (N41_3 42.800 43.200)

*****************

i is 846
length of lines 1219
Next line: C1_5 U30:Z 0 0.000045PF

Current line: *|S (N41_2 42.800 41.600)

not a subckt instance: *|S (N41_2 42.800 41.600)

*****************

i is 847
length of lines 1219
Next line: C2_5 N41_10 0 0.000168PF

Current line: C1_5 U30:Z 0 0.000045PF

not a subckt instance: C1_5 U30:Z 0 0.000045PF

*****************

i is 848
length of lines 1219
Next line: C3_5 N41_9 0 0.000168PF

Current line: C2_5 N41_10 0 0.000168PF

not a subckt instance: C2_5 N41_10 0 0.000168PF

*****************

i is 849
length of lines 1219
Next line: C4_5 N41_8 0 0.000052PF

Current line: C3_5 N41_9 0 0.000168PF

not a subckt instance: C3_5 N41_9 0 0.000168PF

*****************

i is 850
length of lines 1219
Next line: C5_5 N41_7 0 0.000052PF

Current line: C4_5 N41_8 0 0.000052PF

not a subckt instance: C4_5 N41_8 0 0.000052PF

*****************

i is 851
length of lines 1219
Next line: C6_5 N41_6 0 0.000067PF

Current line: C5_5 N41_7 0 0.000052PF

not a subckt instance: C5_5 N41_7 0 0.000052PF

*****************

i is 852
length of lines 1219
Next line: C7_5 N41_5 0 0.000067PF

Current line: C6_5 N41_6 0 0.000067PF

not a subckt instance: C6_5 N41_6 0 0.000067PF

*****************

i is 853
length of lines 1219
Next line: C8_5 N41_4 0 0.000121PF

Current line: C7_5 N41_5 0 0.000067PF

not a subckt instance: C7_5 N41_5 0 0.000067PF

*****************

i is 854
length of lines 1219
Next line: C9_5 N41_3 0 0.000073PF

Current line: C8_5 N41_4 0 0.000121PF

not a subckt instance: C8_5 N41_4 0 0.000121PF

*****************

i is 855
length of lines 1219
Next line: C10_5 N41_2 0 0.000073PF

Current line: C9_5 N41_3 0 0.000073PF

not a subckt instance: C9_5 N41_3 0 0.000073PF

*****************

i is 856
length of lines 1219
Next line: C11_5 outdecoder_reg_5_:D 0 0.000045PF

Current line: C10_5 N41_2 0 0.000073PF

not a subckt instance: C10_5 N41_2 0 0.000073PF

*****************

i is 857
length of lines 1219
Next line: R1_5 outdecoder_reg_5_:D N41_2 4.000000

Current line: C11_5 outdecoder_reg_5_:D 0 0.000045PF

not a subckt instance: C11_5 outdecoder_reg_5_:D 0 0.000045PF

*****************

i is 858
length of lines 1219
Next line: R2_5 N41_2 N41_3 1.216000

Current line: R1_5 outdecoder_reg_5_:D N41_2 4.000000

not a subckt instance: R1_5 outdecoder_reg_5_:D N41_2 4.000000

*****************

i is 859
length of lines 1219
Next line: R3_5 N41_3 N41_4 4.000000

Current line: R2_5 N41_2 N41_3 1.216000

not a subckt instance: R2_5 N41_2 N41_3 1.216000

*****************

i is 860
length of lines 1219
Next line: R4_5 N41_4 N41_5 4.000000

Current line: R3_5 N41_3 N41_4 4.000000

not a subckt instance: R3_5 N41_3 N41_4 4.000000

*****************

i is 861
length of lines 1219
Next line: R5_5 N41_5 N41_6 0.608000

Current line: R4_5 N41_4 N41_5 4.000000

not a subckt instance: R4_5 N41_4 N41_5 4.000000

*****************

i is 862
length of lines 1219
Next line: R6_5 N41_6 N41_7 4.000000

Current line: R5_5 N41_5 N41_6 0.608000

not a subckt instance: R5_5 N41_5 N41_6 0.608000

*****************

i is 863
length of lines 1219
Next line: R7_5 N41_7 N41_8 0.456000

Current line: R6_5 N41_6 N41_7 4.000000

not a subckt instance: R6_5 N41_6 N41_7 4.000000

*****************

i is 864
length of lines 1219
Next line: R8_5 N41_8 N41_9 4.000000

Current line: R7_5 N41_7 N41_8 0.456000

not a subckt instance: R7_5 N41_7 N41_8 0.456000

*****************

i is 865
length of lines 1219
Next line: R9_5 N41_9 N41_10 1.824000

Current line: R8_5 N41_8 N41_9 4.000000

not a subckt instance: R8_5 N41_8 N41_9 4.000000

*****************

i is 866
length of lines 1219
Next line: R10_5 N41_10 U30:Z 4.000000

Current line: R9_5 N41_9 N41_10 1.824000

not a subckt instance: R9_5 N41_9 N41_10 1.824000

*****************

i is 867
length of lines 1219
Next line: 

Current line: R10_5 N41_10 U30:Z 4.000000

not a subckt instance: R10_5 N41_10 U30:Z 4.000000

*****************

i is 868
length of lines 1219
Next line: *|NET input_dec[0] 0.005180PF

Current line: 

not a subckt instance: 

*****************

i is 869
length of lines 1219
Next line: *|P (input_dec[0] I 0.000000PF 43.200 0.000)

Current line: *|NET input_dec[0] 0.005180PF

not a subckt instance: *|NET input_dec[0] 0.005180PF

*****************

i is 870
length of lines 1219
Next line: *|I (indecoder_reg_0_:D indecoder_reg_0_ D I 0.001504PF 43.110 41.690)

Current line: *|P (input_dec[0] I 0.000000PF 43.200 0.000)

not a subckt instance: *|P (input_dec[0] I 0.000000PF 43.200 0.000)

*****************

i is 871
length of lines 1219
Next line: *|S (input_dec[0]_7 43.200 0.400)

Current line: *|I (indecoder_reg_0_:D indecoder_reg_0_ D I 0.001504PF 43.110 41.690)

not a subckt instance: *|I (indecoder_reg_0_:D indecoder_reg_0_ D I 0.001504PF 43.110 41.690)

*****************

i is 872
length of lines 1219
Next line: *|S (input_dec[0]_6 43.200 0.400)

Current line: *|S (input_dec[0]_7 43.200 0.400)

not a subckt instance: *|S (input_dec[0]_7 43.200 0.400)

*****************

i is 873
length of lines 1219
Next line: *|S (input_dec[0]_5 43.200 9.800)

Current line: *|S (input_dec[0]_6 43.200 0.400)

not a subckt instance: *|S (input_dec[0]_6 43.200 0.400)

*****************

i is 874
length of lines 1219
Next line: *|S (input_dec[0]_4 43.200 9.800)

Current line: *|S (input_dec[0]_5 43.200 9.800)

not a subckt instance: *|S (input_dec[0]_5 43.200 9.800)

*****************

i is 875
length of lines 1219
Next line: *|S (input_dec[0]_3 43.200 9.800)

Current line: *|S (input_dec[0]_4 43.200 9.800)

not a subckt instance: *|S (input_dec[0]_4 43.200 9.800)

*****************

i is 876
length of lines 1219
Next line: *|S (input_dec[0]_2 43.200 41.400)

Current line: *|S (input_dec[0]_3 43.200 9.800)

not a subckt instance: *|S (input_dec[0]_3 43.200 9.800)

*****************

i is 877
length of lines 1219
Next line: C1_13 input_dec[0] 0 0.000042PF

Current line: *|S (input_dec[0]_2 43.200 41.400)

not a subckt instance: *|S (input_dec[0]_2 43.200 41.400)

*****************

i is 878
length of lines 1219
Next line: C2_13 input_dec[0]_7 0 0.000121PF

Current line: C1_13 input_dec[0] 0 0.000042PF

not a subckt instance: C1_13 input_dec[0] 0 0.000042PF

*****************

i is 879
length of lines 1219
Next line: C3_13 input_dec[0]_6 0 0.000586PF

Current line: C2_13 input_dec[0]_7 0 0.000121PF

not a subckt instance: C2_13 input_dec[0]_7 0 0.000121PF

*****************

i is 880
length of lines 1219
Next line: C4_13 input_dec[0]_5 0 0.000586PF

Current line: C3_13 input_dec[0]_6 0 0.000586PF

not a subckt instance: C3_13 input_dec[0]_6 0 0.000586PF

*****************

i is 881
length of lines 1219
Next line: C5_13 input_dec[0]_4 0 0.000121PF

Current line: C4_13 input_dec[0]_5 0 0.000586PF

not a subckt instance: C4_13 input_dec[0]_5 0 0.000586PF

*****************

i is 882
length of lines 1219
Next line: C6_13 input_dec[0]_3 0 0.001840PF

Current line: C5_13 input_dec[0]_4 0 0.000121PF

not a subckt instance: C5_13 input_dec[0]_4 0 0.000121PF

*****************

i is 883
length of lines 1219
Next line: C7_13 input_dec[0]_2 0 0.001840PF

Current line: C6_13 input_dec[0]_3 0 0.001840PF

not a subckt instance: C6_13 input_dec[0]_3 0 0.001840PF

*****************

i is 884
length of lines 1219
Next line: C8_13 indecoder_reg_0_:D 0 0.000045PF

Current line: C7_13 input_dec[0]_2 0 0.001840PF

not a subckt instance: C7_13 input_dec[0]_2 0 0.001840PF

*****************

i is 885
length of lines 1219
Next line: R1_13 indecoder_reg_0_:D input_dec[0]_2 4.000000

Current line: C8_13 indecoder_reg_0_:D 0 0.000045PF

not a subckt instance: C8_13 indecoder_reg_0_:D 0 0.000045PF

*****************

i is 886
length of lines 1219
Next line: R2_13 input_dec[0]_3 input_dec[0]_2 24.015999

Current line: R1_13 indecoder_reg_0_:D input_dec[0]_2 4.000000

not a subckt instance: R1_13 indecoder_reg_0_:D input_dec[0]_2 4.000000

*****************

i is 887
length of lines 1219
Next line: R3_13 input_dec[0]_3 input_dec[0]_4 4.000000

Current line: R2_13 input_dec[0]_3 input_dec[0]_2 24.015999

not a subckt instance: R2_13 input_dec[0]_3 input_dec[0]_2 24.015999

*****************

i is 888
length of lines 1219
Next line: R4_13 input_dec[0]_4 input_dec[0]_5 4.000000

Current line: R3_13 input_dec[0]_3 input_dec[0]_4 4.000000

not a subckt instance: R3_13 input_dec[0]_3 input_dec[0]_4 4.000000

*****************

i is 889
length of lines 1219
Next line: R5_13 input_dec[0]_6 input_dec[0]_5 7.144000

Current line: R4_13 input_dec[0]_4 input_dec[0]_5 4.000000

not a subckt instance: R4_13 input_dec[0]_4 input_dec[0]_5 4.000000

*****************

i is 890
length of lines 1219
Next line: R6_13 input_dec[0]_6 input_dec[0]_7 4.000000

Current line: R5_13 input_dec[0]_6 input_dec[0]_5 7.144000

not a subckt instance: R5_13 input_dec[0]_6 input_dec[0]_5 7.144000

*****************

i is 891
length of lines 1219
Next line: R7_13 input_dec[0]_7 input_dec[0] 4.000000

Current line: R6_13 input_dec[0]_6 input_dec[0]_7 4.000000

not a subckt instance: R6_13 input_dec[0]_6 input_dec[0]_7 4.000000

*****************

i is 892
length of lines 1219
Next line: 

Current line: R7_13 input_dec[0]_7 input_dec[0] 4.000000

not a subckt instance: R7_13 input_dec[0]_7 input_dec[0] 4.000000

*****************

i is 893
length of lines 1219
Next line: *|NET clk 0.005711PF

Current line: 

not a subckt instance: 

*****************

i is 894
length of lines 1219
Next line: *|P (clk I 0.000000PF 46.800 0.000)

Current line: *|NET clk 0.005711PF

not a subckt instance: *|NET clk 0.005711PF

*****************

i is 895
length of lines 1219
Next line: *|I (clk__L1_I0:A clk__L1_I0 A I 0.027216PF 49.510 43.690)

Current line: *|P (clk I 0.000000PF 46.800 0.000)

not a subckt instance: *|P (clk I 0.000000PF 46.800 0.000)

*****************

i is 896
length of lines 1219
Next line: *|S (clk_7 46.800 0.400)

Current line: *|I (clk__L1_I0:A clk__L1_I0 A I 0.027216PF 49.510 43.690)

not a subckt instance: *|I (clk__L1_I0:A clk__L1_I0 A I 0.027216PF 49.510 43.690)

*****************

i is 897
length of lines 1219
Next line: *|S (clk_6 46.800 0.400)

Current line: *|S (clk_7 46.800 0.400)

not a subckt instance: *|S (clk_7 46.800 0.400)

*****************

i is 898
length of lines 1219
Next line: *|S (clk_5 46.800 43.800)

Current line: *|S (clk_6 46.800 0.400)

not a subckt instance: *|S (clk_6 46.800 0.400)

*****************

i is 899
length of lines 1219
Next line: *|S (clk_4 46.800 43.800)

Current line: *|S (clk_5 46.800 43.800)

not a subckt instance: *|S (clk_5 46.800 43.800)

*****************

i is 900
length of lines 1219
Next line: *|S (clk_3 49.600 43.800)

Current line: *|S (clk_4 46.800 43.800)

not a subckt instance: *|S (clk_4 46.800 43.800)

*****************

i is 901
length of lines 1219
Next line: *|S (clk_2 49.600 43.800)

Current line: *|S (clk_3 49.600 43.800)

not a subckt instance: *|S (clk_3 49.600 43.800)

*****************

i is 902
length of lines 1219
Next line: C1_8 clk 0 0.000042PF

Current line: *|S (clk_2 49.600 43.800)

not a subckt instance: *|S (clk_2 49.600 43.800)

*****************

i is 903
length of lines 1219
Next line: C2_8 clk_7 0 0.000121PF

Current line: C1_8 clk 0 0.000042PF

not a subckt instance: C1_8 clk 0 0.000042PF

*****************

i is 904
length of lines 1219
Next line: C3_8 clk_6 0 0.002547PF

Current line: C2_8 clk_7 0 0.000121PF

not a subckt instance: C2_8 clk_7 0 0.000121PF

*****************

i is 905
length of lines 1219
Next line: C4_8 clk_5 0 0.002547PF

Current line: C3_8 clk_6 0 0.002547PF

not a subckt instance: C3_8 clk_6 0 0.002547PF

*****************

i is 906
length of lines 1219
Next line: C5_8 clk_4 0 0.000144PF

Current line: C4_8 clk_5 0 0.002547PF

not a subckt instance: C4_8 clk_5 0 0.002547PF

*****************

i is 907
length of lines 1219
Next line: C6_8 clk_3 0 0.000144PF

Current line: C5_8 clk_4 0 0.000144PF

not a subckt instance: C5_8 clk_4 0 0.000144PF

*****************

i is 908
length of lines 1219
Next line: C7_8 clk_2 0 0.000121PF

Current line: C6_8 clk_3 0 0.000144PF

not a subckt instance: C6_8 clk_3 0 0.000144PF

*****************

i is 909
length of lines 1219
Next line: C8_8 clk__L1_I0:A 0 0.000045PF

Current line: C7_8 clk_2 0 0.000121PF

not a subckt instance: C7_8 clk_2 0 0.000121PF

*****************

i is 910
length of lines 1219
Next line: R1_8 clk__L1_I0:A clk_2 4.000000

Current line: C8_8 clk__L1_I0:A 0 0.000045PF

not a subckt instance: C8_8 clk__L1_I0:A 0 0.000045PF

*****************

i is 911
length of lines 1219
Next line: R2_8 clk_2 clk_3 4.000000

Current line: R1_8 clk__L1_I0:A clk_2 4.000000

not a subckt instance: R1_8 clk__L1_I0:A clk_2 4.000000

*****************

i is 912
length of lines 1219
Next line: R3_8 clk_4 clk_3 2.128000

Current line: R2_8 clk_2 clk_3 4.000000

not a subckt instance: R2_8 clk_2 clk_3 4.000000

*****************

i is 913
length of lines 1219
Next line: R4_8 clk_4 clk_5 4.000000

Current line: R3_8 clk_4 clk_3 2.128000

not a subckt instance: R3_8 clk_4 clk_3 2.128000

*****************

i is 914
length of lines 1219
Next line: R5_8 clk_6 clk_5 32.983999

Current line: R4_8 clk_4 clk_5 4.000000

not a subckt instance: R4_8 clk_4 clk_5 4.000000

*****************

i is 915
length of lines 1219
Next line: R6_8 clk_6 clk_7 4.000000

Current line: R5_8 clk_6 clk_5 32.983999

not a subckt instance: R5_8 clk_6 clk_5 32.983999

*****************

i is 916
length of lines 1219
Next line: R7_8 clk_7 clk 4.000000

Current line: R6_8 clk_6 clk_7 4.000000

not a subckt instance: R6_8 clk_6 clk_7 4.000000

*****************

i is 917
length of lines 1219
Next line: 

Current line: R7_8 clk_7 clk 4.000000

not a subckt instance: R7_8 clk_7 clk 4.000000

*****************

i is 918
length of lines 1219
Next line: *|NET n7 0.004488PF

Current line: 

not a subckt instance: 

*****************

i is 919
length of lines 1219
Next line: *|I (U30:B U30 B I 0.002494PF 43.250 47.290)

Current line: *|NET n7 0.004488PF

not a subckt instance: *|NET n7 0.004488PF

*****************

i is 920
length of lines 1219
Next line: *|I (U27:Z U27 Z O 0.000000PF 47.050 42.050)

Current line: *|I (U30:B U30 B I 0.002494PF 43.250 47.290)

not a subckt instance: *|I (U30:B U30 B I 0.002494PF 43.250 47.290)

*****************

i is 921
length of lines 1219
Next line: *|I (U21:B U21 B I 0.002494PF 51.950 42.090)

Current line: *|I (U27:Z U27 Z O 0.000000PF 47.050 42.050)

not a subckt instance: *|I (U27:Z U27 Z O 0.000000PF 47.050 42.050)

*****************

i is 922
length of lines 1219
Next line: *|I (U20:A U20 A I 0.002547PF 49.350 46.910)

Current line: *|I (U21:B U21 B I 0.002494PF 51.950 42.090)

not a subckt instance: *|I (U21:B U21 B I 0.002494PF 51.950 42.090)

*****************

i is 923
length of lines 1219
Next line: *|S (n7_13 46.800 42.000)

Current line: *|I (U20:A U20 A I 0.002547PF 49.350 46.910)

not a subckt instance: *|I (U20:A U20 A I 0.002547PF 49.350 46.910)

*****************

i is 924
length of lines 1219
Next line: *|S (n7_12 46.800 44.200)

Current line: *|S (n7_13 46.800 42.000)

not a subckt instance: *|S (n7_13 46.800 42.000)

*****************

i is 925
length of lines 1219
Next line: *|S (n7_10 46.800 44.200)

Current line: *|S (n7_12 46.800 44.200)

not a subckt instance: *|S (n7_12 46.800 44.200)

*****************

i is 926
length of lines 1219
Next line: *|S (n7_8 46.800 44.200)

Current line: *|S (n7_10 46.800 44.200)

not a subckt instance: *|S (n7_10 46.800 44.200)

*****************

i is 927
length of lines 1219
Next line: *|S (n7_5 46.800 47.200)

Current line: *|S (n7_8 46.800 44.200)

not a subckt instance: *|S (n7_8 46.800 44.200)

*****************

i is 928
length of lines 1219
Next line: *|S (n7_2 46.800 47.200)

Current line: *|S (n7_5 46.800 47.200)

not a subckt instance: *|S (n7_5 46.800 47.200)

*****************

i is 929
length of lines 1219
Next line: *|S (n7_4 49.400 47.200)

Current line: *|S (n7_2 46.800 47.200)

not a subckt instance: *|S (n7_2 46.800 47.200)

*****************

i is 930
length of lines 1219
Next line: *|S (n7_7 49.400 47.200)

Current line: *|S (n7_4 49.400 47.200)

not a subckt instance: *|S (n7_4 49.400 47.200)

*****************

i is 931
length of lines 1219
Next line: *|S (n7_9 49.400 46.600)

Current line: *|S (n7_7 49.400 47.200)

not a subckt instance: *|S (n7_7 49.400 47.200)

*****************

i is 932
length of lines 1219
Next line: *|S (n7_17 52.000 42.000)

Current line: *|S (n7_9 49.400 46.600)

not a subckt instance: *|S (n7_9 49.400 46.600)

*****************

i is 933
length of lines 1219
Next line: *|S (n7_16 52.000 42.000)

Current line: *|S (n7_17 52.000 42.000)

not a subckt instance: *|S (n7_17 52.000 42.000)

*****************

i is 934
length of lines 1219
Next line: *|S (n7_14 46.800 42.000)

Current line: *|S (n7_16 52.000 42.000)

not a subckt instance: *|S (n7_16 52.000 42.000)

*****************

i is 935
length of lines 1219
Next line: *|S (n7_3 43.200 47.200)

Current line: *|S (n7_14 46.800 42.000)

not a subckt instance: *|S (n7_14 46.800 42.000)

*****************

i is 936
length of lines 1219
Next line: *|S (n7_1 43.200 47.200)

Current line: *|S (n7_3 43.200 47.200)

not a subckt instance: *|S (n7_3 43.200 47.200)

*****************

i is 937
length of lines 1219
Next line: C1_22 U27:Z 0 0.000045PF

Current line: *|S (n7_1 43.200 47.200)

not a subckt instance: *|S (n7_1 43.200 47.200)

*****************

i is 938
length of lines 1219
Next line: C2_22 n7_13 0 0.000421PF

Current line: C1_22 U27:Z 0 0.000045PF

not a subckt instance: C1_22 U27:Z 0 0.000045PF

*****************

i is 939
length of lines 1219
Next line: C3_22 n7_12 0 0.000421PF

Current line: C2_22 n7_13 0 0.000421PF

not a subckt instance: C2_22 n7_13 0 0.000421PF

*****************

i is 940
length of lines 1219
Next line: C4_22 n7_10 0 0.000121PF

Current line: C3_22 n7_12 0 0.000421PF

not a subckt instance: C3_22 n7_12 0 0.000421PF

*****************

i is 941
length of lines 1219
Next line: C5_22 n7_8 0 0.000198PF

Current line: C4_22 n7_10 0 0.000121PF

not a subckt instance: C4_22 n7_10 0 0.000121PF

*****************

i is 942
length of lines 1219
Next line: C6_22 n7_5 0 0.000198PF

Current line: C5_22 n7_8 0 0.000198PF

not a subckt instance: C5_22 n7_8 0 0.000198PF

*****************

i is 943
length of lines 1219
Next line: C7_22 n7_2 0 0.000909PF

Current line: C6_22 n7_5 0 0.000198PF

not a subckt instance: C6_22 n7_5 0 0.000198PF

*****************

i is 944
length of lines 1219
Next line: C8_22 n7_4 0 0.000599PF

Current line: C7_22 n7_2 0 0.000909PF

not a subckt instance: C7_22 n7_2 0 0.000909PF

*****************

i is 945
length of lines 1219
Next line: C9_22 n7_7 0 0.000075PF

Current line: C8_22 n7_4 0 0.000599PF

not a subckt instance: C8_22 n7_4 0 0.000599PF

*****************

i is 946
length of lines 1219
Next line: C10_22 n7_9 0 0.000075PF

Current line: C9_22 n7_7 0 0.000075PF

not a subckt instance: C9_22 n7_7 0 0.000075PF

*****************

i is 947
length of lines 1219
Next line: C11_22 U20:A 0 0.000045PF

Current line: C10_22 n7_9 0 0.000075PF

not a subckt instance: C10_22 n7_9 0 0.000075PF

*****************

i is 948
length of lines 1219
Next line: C12_22 U21:B 0 0.000045PF

Current line: C11_22 U20:A 0 0.000045PF

not a subckt instance: C11_22 U20:A 0 0.000045PF

*****************

i is 949
length of lines 1219
Next line: C13_22 n7_17 0 0.000121PF

Current line: C12_22 U21:B 0 0.000045PF

not a subckt instance: C12_22 U21:B 0 0.000045PF

*****************

i is 950
length of lines 1219
Next line: C14_22 n7_16 0 0.000361PF

Current line: C13_22 n7_17 0 0.000121PF

not a subckt instance: C13_22 n7_17 0 0.000121PF

*****************

i is 951
length of lines 1219
Next line: C15_22 n7_14 0 0.000361PF

Current line: C14_22 n7_16 0 0.000361PF

not a subckt instance: C14_22 n7_16 0 0.000361PF

*****************

i is 952
length of lines 1219
Next line: C16_22 U30:B 0 0.000045PF

Current line: C15_22 n7_14 0 0.000361PF

not a subckt instance: C15_22 n7_14 0 0.000361PF

*****************

i is 953
length of lines 1219
Next line: C17_22 n7_3 0 0.000121PF

Current line: C16_22 U30:B 0 0.000045PF

not a subckt instance: C16_22 U30:B 0 0.000045PF

*****************

i is 954
length of lines 1219
Next line: C18_22 n7_1 0 0.000329PF

Current line: C17_22 n7_3 0 0.000121PF

not a subckt instance: C17_22 n7_3 0 0.000121PF

*****************

i is 955
length of lines 1219
Next line: R1_22 n7_1 n7_2 2.736000

Current line: C18_22 n7_1 0 0.000329PF

not a subckt instance: C18_22 n7_1 0 0.000329PF

*****************

i is 956
length of lines 1219
Next line: R2_22 n7_1 n7_3 4.000000

Current line: R1_22 n7_1 n7_2 2.736000

not a subckt instance: R1_22 n7_1 n7_2 2.736000

*****************

i is 957
length of lines 1219
Next line: R3_22 n7_2 n7_4 1.976000

Current line: R2_22 n7_1 n7_3 4.000000

not a subckt instance: R2_22 n7_1 n7_3 4.000000

*****************

i is 958
length of lines 1219
Next line: R4_22 n7_2 n7_5 4.000000

Current line: R3_22 n7_2 n7_4 1.976000

not a subckt instance: R3_22 n7_2 n7_4 1.976000

*****************

i is 959
length of lines 1219
Next line: R5_22 n7_3 U30:B 4.000000

Current line: R4_22 n7_2 n7_5 4.000000

not a subckt instance: R4_22 n7_2 n7_5 4.000000

*****************

i is 960
length of lines 1219
Next line: R6_22 n7_4 n7_7 4.000000

Current line: R5_22 n7_3 U30:B 4.000000

not a subckt instance: R5_22 n7_3 U30:B 4.000000

*****************

i is 961
length of lines 1219
Next line: R7_22 n7_8 n7_5 2.280000

Current line: R6_22 n7_4 n7_7 4.000000

not a subckt instance: R6_22 n7_4 n7_7 4.000000

*****************

i is 962
length of lines 1219
Next line: R8_22 n7_9 n7_7 0.456000

Current line: R7_22 n7_8 n7_5 2.280000

not a subckt instance: R7_22 n7_8 n7_5 2.280000

*****************

i is 963
length of lines 1219
Next line: R9_22 n7_8 n7_10 4.000000

Current line: R8_22 n7_9 n7_7 0.456000

not a subckt instance: R8_22 n7_9 n7_7 0.456000

*****************

i is 964
length of lines 1219
Next line: R10_22 n7_9 U20:A 4.000000

Current line: R9_22 n7_8 n7_10 4.000000

not a subckt instance: R9_22 n7_8 n7_10 4.000000

*****************

i is 965
length of lines 1219
Next line: R11_22 n7_10 n7_12 4.000000

Current line: R10_22 n7_9 U20:A 4.000000

not a subckt instance: R10_22 n7_9 U20:A 4.000000

*****************

i is 966
length of lines 1219
Next line: R12_22 n7_13 n7_12 1.672000

Current line: R11_22 n7_10 n7_12 4.000000

not a subckt instance: R11_22 n7_10 n7_12 4.000000

*****************

i is 967
length of lines 1219
Next line: R13_22 n7_13 n7_14 4.000000

Current line: R12_22 n7_13 n7_12 1.672000

not a subckt instance: R12_22 n7_13 n7_12 1.672000

*****************

i is 968
length of lines 1219
Next line: R14_22 n7_13 U27:Z 4.000000

Current line: R13_22 n7_13 n7_14 4.000000

not a subckt instance: R13_22 n7_13 n7_14 4.000000

*****************

i is 969
length of lines 1219
Next line: R15_22 n7_14 n7_16 3.952000

Current line: R14_22 n7_13 U27:Z 4.000000

not a subckt instance: R14_22 n7_13 U27:Z 4.000000

*****************

i is 970
length of lines 1219
Next line: R16_22 n7_16 n7_17 4.000000

Current line: R15_22 n7_14 n7_16 3.952000

not a subckt instance: R15_22 n7_14 n7_16 3.952000

*****************

i is 971
length of lines 1219
Next line: R17_22 n7_17 U21:B 4.000000

Current line: R16_22 n7_16 n7_17 4.000000

not a subckt instance: R16_22 n7_16 n7_17 4.000000

*****************

i is 972
length of lines 1219
Next line: 

Current line: R17_22 n7_17 U21:B 4.000000

not a subckt instance: R17_22 n7_17 U21:B 4.000000

*****************

i is 973
length of lines 1219
Next line: *|NET clk__L1_N0 0.007752PF

Current line: 

not a subckt instance: 

*****************

i is 974
length of lines 1219
Next line: *|I (outdecoder_reg_0_:CP outdecoder_reg_0_ CP I 0.001074PF 52.250 52.090)

Current line: *|NET clk__L1_N0 0.007752PF

not a subckt instance: *|NET clk__L1_N0 0.007752PF

*****************

i is 975
length of lines 1219
Next line: *|I (outdecoder_reg_1_:CP outdecoder_reg_1_ CP I 0.001074PF 52.550 41.690)

Current line: *|I (outdecoder_reg_0_:CP outdecoder_reg_0_ CP I 0.001074PF 52.250 52.090)

not a subckt instance: *|I (outdecoder_reg_0_:CP outdecoder_reg_0_ CP I 0.001074PF 52.250 52.090)

*****************

i is 976
length of lines 1219
Next line: *|I (outdecoder_reg_2_:CP outdecoder_reg_2_ CP I 0.001074PF 52.950 43.510)

Current line: *|I (outdecoder_reg_1_:CP outdecoder_reg_1_ CP I 0.001074PF 52.550 41.690)

not a subckt instance: *|I (outdecoder_reg_1_:CP outdecoder_reg_1_ CP I 0.001074PF 52.550 41.690)

*****************

i is 977
length of lines 1219
Next line: *|I (outdecoder_reg_3_:CP outdecoder_reg_3_ CP I 0.001074PF 48.750 41.690)

Current line: *|I (outdecoder_reg_2_:CP outdecoder_reg_2_ CP I 0.001074PF 52.950 43.510)

not a subckt instance: *|I (outdecoder_reg_2_:CP outdecoder_reg_2_ CP I 0.001074PF 52.950 43.510)

*****************

i is 978
length of lines 1219
Next line: *|I (outdecoder_reg_4_:CP outdecoder_reg_4_ CP I 0.001074PF 42.650 46.890)

Current line: *|I (outdecoder_reg_3_:CP outdecoder_reg_3_ CP I 0.001074PF 48.750 41.690)

not a subckt instance: *|I (outdecoder_reg_3_:CP outdecoder_reg_3_ CP I 0.001074PF 48.750 41.690)

*****************

i is 979
length of lines 1219
Next line: *|I (outdecoder_reg_5_:CP outdecoder_reg_5_ CP I 0.001074PF 42.650 41.690)

Current line: *|I (outdecoder_reg_4_:CP outdecoder_reg_4_ CP I 0.001074PF 42.650 46.890)

not a subckt instance: *|I (outdecoder_reg_4_:CP outdecoder_reg_4_ CP I 0.001074PF 42.650 46.890)

*****************

i is 980
length of lines 1219
Next line: *|I (outdecoder_reg_6_:CP outdecoder_reg_6_ CP I 0.001074PF 44.450 52.090)

Current line: *|I (outdecoder_reg_5_:CP outdecoder_reg_5_ CP I 0.001074PF 42.650 41.690)

not a subckt instance: *|I (outdecoder_reg_5_:CP outdecoder_reg_5_ CP I 0.001074PF 42.650 41.690)

*****************

i is 981
length of lines 1219
Next line: *|I (outdecoder_reg_7_:CP outdecoder_reg_7_ CP I 0.001074PF 52.950 46.890)

Current line: *|I (outdecoder_reg_6_:CP outdecoder_reg_6_ CP I 0.001074PF 44.450 52.090)

not a subckt instance: *|I (outdecoder_reg_6_:CP outdecoder_reg_6_ CP I 0.001074PF 44.450 52.090)

*****************

i is 982
length of lines 1219
Next line: *|I (indecoder_reg_0_:CP indecoder_reg_0_ CP I 0.001074PF 43.350 41.690)

Current line: *|I (outdecoder_reg_7_:CP outdecoder_reg_7_ CP I 0.001074PF 52.950 46.890)

not a subckt instance: *|I (outdecoder_reg_7_:CP outdecoder_reg_7_ CP I 0.001074PF 52.950 46.890)

*****************

i is 983
length of lines 1219
Next line: *|I (indecoder_reg_1_:CP indecoder_reg_1_ CP I 0.001074PF 43.750 48.710)

Current line: *|I (indecoder_reg_0_:CP indecoder_reg_0_ CP I 0.001074PF 43.350 41.690)

not a subckt instance: *|I (indecoder_reg_0_:CP indecoder_reg_0_ CP I 0.001074PF 43.350 41.690)

*****************

i is 984
length of lines 1219
Next line: *|I (indecoder_reg_2_:CP indecoder_reg_2_ CP I 0.001074PF 40.550 48.710)

Current line: *|I (indecoder_reg_1_:CP indecoder_reg_1_ CP I 0.001074PF 43.750 48.710)

not a subckt instance: *|I (indecoder_reg_1_:CP indecoder_reg_1_ CP I 0.001074PF 43.750 48.710)

*****************

i is 985
length of lines 1219
Next line: *|I (clk__L1_I0:Z clk__L1_I0 Z O 0.000000PF 40.510 43.510)

Current line: *|I (indecoder_reg_2_:CP indecoder_reg_2_ CP I 0.001074PF 40.550 48.710)

not a subckt instance: *|I (indecoder_reg_2_:CP indecoder_reg_2_ CP I 0.001074PF 40.550 48.710)

*****************

i is 986
length of lines 1219
Next line: *|S (clk__L1_N0_21 44.400 51.800)

Current line: *|I (clk__L1_I0:Z clk__L1_I0 Z O 0.000000PF 40.510 43.510)

not a subckt instance: *|I (clk__L1_I0:Z clk__L1_I0 Z O 0.000000PF 40.510 43.510)

*****************

i is 987
length of lines 1219
Next line: *|S (clk__L1_N0_17 44.400 51.800)

Current line: *|S (clk__L1_N0_21 44.400 51.800)

not a subckt instance: *|S (clk__L1_N0_21 44.400 51.800)

*****************

i is 988
length of lines 1219
Next line: *|S (clk__L1_N0_14 43.800 51.800)

Current line: *|S (clk__L1_N0_17 44.400 51.800)

not a subckt instance: *|S (clk__L1_N0_17 44.400 51.800)

*****************

i is 989
length of lines 1219
Next line: *|S (clk__L1_N0_10 43.800 51.800)

Current line: *|S (clk__L1_N0_14 43.800 51.800)

not a subckt instance: *|S (clk__L1_N0_14 43.800 51.800)

*****************

i is 990
length of lines 1219
Next line: *|S (clk__L1_N0_7 43.800 49.000)

Current line: *|S (clk__L1_N0_10 43.800 51.800)

not a subckt instance: *|S (clk__L1_N0_10 43.800 51.800)

*****************

i is 991
length of lines 1219
Next line: *|S (clk__L1_N0_4 43.800 49.000)

Current line: *|S (clk__L1_N0_7 43.800 49.000)

not a subckt instance: *|S (clk__L1_N0_7 43.800 49.000)

*****************

i is 992
length of lines 1219
Next line: *|S (clk__L1_N0_8 43.800 49.000)

Current line: *|S (clk__L1_N0_4 43.800 49.000)

not a subckt instance: *|S (clk__L1_N0_4 43.800 49.000)

*****************

i is 993
length of lines 1219
Next line: *|S (clk__L1_N0_23 52.200 51.800)

Current line: *|S (clk__L1_N0_8 43.800 49.000)

not a subckt instance: *|S (clk__L1_N0_8 43.800 49.000)

*****************

i is 994
length of lines 1219
Next line: *|S (clk__L1_N0_20 52.200 51.800)

Current line: *|S (clk__L1_N0_23 52.200 51.800)

not a subckt instance: *|S (clk__L1_N0_23 52.200 51.800)

*****************

i is 995
length of lines 1219
Next line: *|S (clk__L1_N0_16 42.600 46.600)

Current line: *|S (clk__L1_N0_20 52.200 51.800)

not a subckt instance: *|S (clk__L1_N0_20 52.200 51.800)

*****************

i is 996
length of lines 1219
Next line: *|S (clk__L1_N0_13 42.600 46.600)

Current line: *|S (clk__L1_N0_16 42.600 46.600)

not a subckt instance: *|S (clk__L1_N0_16 42.600 46.600)

*****************

i is 997
length of lines 1219
Next line: *|S (clk__L1_N0_9 42.600 46.600)

Current line: *|S (clk__L1_N0_13 42.600 46.600)

not a subckt instance: *|S (clk__L1_N0_13 42.600 46.600)

*****************

i is 998
length of lines 1219
Next line: *|S (clk__L1_N0_5 42.600 49.000)

Current line: *|S (clk__L1_N0_9 42.600 46.600)

not a subckt instance: *|S (clk__L1_N0_9 42.600 46.600)

*****************

i is 999
length of lines 1219
Next line: *|S (clk__L1_N0_2 42.600 49.000)

Current line: *|S (clk__L1_N0_5 42.600 49.000)

not a subckt instance: *|S (clk__L1_N0_5 42.600 49.000)

*****************

i is 1000
length of lines 1219
Next line: *|S (clk__L1_N0_46 48.800 41.400)

Current line: *|S (clk__L1_N0_2 42.600 49.000)

not a subckt instance: *|S (clk__L1_N0_2 42.600 49.000)

*****************

i is 1001
length of lines 1219
Next line: *|S (clk__L1_N0_44 48.800 41.400)

Current line: *|S (clk__L1_N0_46 48.800 41.400)

not a subckt instance: *|S (clk__L1_N0_46 48.800 41.400)

*****************

i is 1002
length of lines 1219
Next line: *|S (clk__L1_N0_43 48.800 41.400)

Current line: *|S (clk__L1_N0_44 48.800 41.400)

not a subckt instance: *|S (clk__L1_N0_44 48.800 41.400)

*****************

i is 1003
length of lines 1219
Next line: *|S (clk__L1_N0_42 48.800 43.400)

Current line: *|S (clk__L1_N0_43 48.800 41.400)

not a subckt instance: *|S (clk__L1_N0_43 48.800 41.400)

*****************

i is 1004
length of lines 1219
Next line: *|S (clk__L1_N0_41 48.800 43.400)

Current line: *|S (clk__L1_N0_42 48.800 43.400)

not a subckt instance: *|S (clk__L1_N0_42 48.800 43.400)

*****************

i is 1005
length of lines 1219
Next line: *|S (clk__L1_N0_40 48.200 43.400)

Current line: *|S (clk__L1_N0_41 48.800 43.400)

not a subckt instance: *|S (clk__L1_N0_41 48.800 43.400)

*****************

i is 1006
length of lines 1219
Next line: *|S (clk__L1_N0_38 48.200 43.400)

Current line: *|S (clk__L1_N0_40 48.200 43.400)

not a subckt instance: *|S (clk__L1_N0_40 48.200 43.400)

*****************

i is 1007
length of lines 1219
Next line: *|S (clk__L1_N0_30 43.200 43.600)

Current line: *|S (clk__L1_N0_38 48.200 43.400)

not a subckt instance: *|S (clk__L1_N0_38 48.200 43.400)

*****************

i is 1008
length of lines 1219
Next line: *|S (clk__L1_N0_28 43.200 43.600)

Current line: *|S (clk__L1_N0_30 43.200 43.600)

not a subckt instance: *|S (clk__L1_N0_30 43.200 43.600)

*****************

i is 1009
length of lines 1219
Next line: *|S (clk__L1_N0_25 43.200 43.600)

Current line: *|S (clk__L1_N0_28 43.200 43.600)

not a subckt instance: *|S (clk__L1_N0_28 43.200 43.600)

*****************

i is 1010
length of lines 1219
Next line: *|S (clk__L1_N0_22 43.200 45.600)

Current line: *|S (clk__L1_N0_25 43.200 43.600)

not a subckt instance: *|S (clk__L1_N0_25 43.200 43.600)

*****************

i is 1011
length of lines 1219
Next line: *|S (clk__L1_N0_18 43.200 45.600)

Current line: *|S (clk__L1_N0_22 43.200 45.600)

not a subckt instance: *|S (clk__L1_N0_22 43.200 45.600)

*****************

i is 1012
length of lines 1219
Next line: *|S (clk__L1_N0_15 42.600 45.600)

Current line: *|S (clk__L1_N0_18 43.200 45.600)

not a subckt instance: *|S (clk__L1_N0_18 43.200 45.600)

*****************

i is 1013
length of lines 1219
Next line: *|S (clk__L1_N0_12 42.600 45.600)

Current line: *|S (clk__L1_N0_15 42.600 45.600)

not a subckt instance: *|S (clk__L1_N0_15 42.600 45.600)

*****************

i is 1014
length of lines 1219
Next line: *|S (clk__L1_N0_48 52.600 41.400)

Current line: *|S (clk__L1_N0_12 42.600 45.600)

not a subckt instance: *|S (clk__L1_N0_12 42.600 45.600)

*****************

i is 1015
length of lines 1219
Next line: *|S (clk__L1_N0_45 52.600 41.400)

Current line: *|S (clk__L1_N0_48 52.600 41.400)

not a subckt instance: *|S (clk__L1_N0_48 52.600 41.400)

*****************

i is 1016
length of lines 1219
Next line: *|S (clk__L1_N0_55 53.000 43.600)

Current line: *|S (clk__L1_N0_45 52.600 41.400)

not a subckt instance: *|S (clk__L1_N0_45 52.600 41.400)

*****************

i is 1017
length of lines 1219
Next line: *|S (clk__L1_N0_53 53.000 43.600)

Current line: *|S (clk__L1_N0_55 53.000 43.600)

not a subckt instance: *|S (clk__L1_N0_55 53.000 43.600)

*****************

i is 1018
length of lines 1219
Next line: *|S (clk__L1_N0_52 52.600 43.600)

Current line: *|S (clk__L1_N0_53 53.000 43.600)

not a subckt instance: *|S (clk__L1_N0_53 53.000 43.600)

*****************

i is 1019
length of lines 1219
Next line: *|S (clk__L1_N0_50 52.600 43.600)

Current line: *|S (clk__L1_N0_52 52.600 43.600)

not a subckt instance: *|S (clk__L1_N0_52 52.600 43.600)

*****************

i is 1020
length of lines 1219
Next line: *|S (clk__L1_N0_47 52.600 41.400)

Current line: *|S (clk__L1_N0_50 52.600 43.600)

not a subckt instance: *|S (clk__L1_N0_50 52.600 43.600)

*****************

i is 1021
length of lines 1219
Next line: *|S (clk__L1_N0_59 53.000 46.600)

Current line: *|S (clk__L1_N0_47 52.600 41.400)

not a subckt instance: *|S (clk__L1_N0_47 52.600 41.400)

*****************

i is 1022
length of lines 1219
Next line: *|S (clk__L1_N0_58 53.000 46.600)

Current line: *|S (clk__L1_N0_59 53.000 46.600)

not a subckt instance: *|S (clk__L1_N0_59 53.000 46.600)

*****************

i is 1023
length of lines 1219
Next line: *|S (clk__L1_N0_56 53.000 46.600)

Current line: *|S (clk__L1_N0_58 53.000 46.600)

not a subckt instance: *|S (clk__L1_N0_58 53.000 46.600)

*****************

i is 1024
length of lines 1219
Next line: *|S (clk__L1_N0_54 53.000 43.600)

Current line: *|S (clk__L1_N0_56 53.000 46.600)

not a subckt instance: *|S (clk__L1_N0_56 53.000 46.600)

*****************

i is 1025
length of lines 1219
Next line: *|S (clk__L1_N0_37 43.400 41.600)

Current line: *|S (clk__L1_N0_54 53.000 43.600)

not a subckt instance: *|S (clk__L1_N0_54 53.000 43.600)

*****************

i is 1026
length of lines 1219
Next line: *|S (clk__L1_N0_35 43.400 41.400)

Current line: *|S (clk__L1_N0_37 43.400 41.600)

not a subckt instance: *|S (clk__L1_N0_37 43.400 41.600)

*****************

i is 1027
length of lines 1219
Next line: *|S (clk__L1_N0_32 43.400 41.400)

Current line: *|S (clk__L1_N0_35 43.400 41.400)

not a subckt instance: *|S (clk__L1_N0_35 43.400 41.400)

*****************

i is 1028
length of lines 1219
Next line: *|S (clk__L1_N0_29 43.200 41.400)

Current line: *|S (clk__L1_N0_32 43.400 41.400)

not a subckt instance: *|S (clk__L1_N0_32 43.400 41.400)

*****************

i is 1029
length of lines 1219
Next line: *|S (clk__L1_N0_27 43.200 41.400)

Current line: *|S (clk__L1_N0_29 43.200 41.400)

not a subckt instance: *|S (clk__L1_N0_29 43.200 41.400)

*****************

i is 1030
length of lines 1219
Next line: *|S (clk__L1_N0_34 42.600 41.400)

Current line: *|S (clk__L1_N0_27 43.200 41.400)

not a subckt instance: *|S (clk__L1_N0_27 43.200 41.400)

*****************

i is 1031
length of lines 1219
Next line: *|S (clk__L1_N0_31 42.600 41.400)

Current line: *|S (clk__L1_N0_34 42.600 41.400)

not a subckt instance: *|S (clk__L1_N0_34 42.600 41.400)

*****************

i is 1032
length of lines 1219
Next line: *|S (clk__L1_N0_3 40.600 49.000)

Current line: *|S (clk__L1_N0_31 42.600 41.400)

not a subckt instance: *|S (clk__L1_N0_31 42.600 41.400)

*****************

i is 1033
length of lines 1219
Next line: *|S (clk__L1_N0_1 40.600 49.000)

Current line: *|S (clk__L1_N0_3 40.600 49.000)

not a subckt instance: *|S (clk__L1_N0_3 40.600 49.000)

*****************

i is 1034
length of lines 1219
Next line: C1_9 outdecoder_reg_6_:CP 0 0.000045PF

Current line: *|S (clk__L1_N0_1 40.600 49.000)

not a subckt instance: *|S (clk__L1_N0_1 40.600 49.000)

*****************

i is 1035
length of lines 1219
Next line: C2_9 clk__L1_N0_21 0 0.000121PF

Current line: C1_9 outdecoder_reg_6_:CP 0 0.000045PF

not a subckt instance: C1_9 outdecoder_reg_6_:CP 0 0.000045PF

*****************

i is 1036
length of lines 1219
Next line: C3_9 clk__L1_N0_17 0 0.000517PF

Current line: C2_9 clk__L1_N0_21 0 0.000121PF

not a subckt instance: C2_9 clk__L1_N0_21 0 0.000121PF

*****************

i is 1037
length of lines 1219
Next line: C4_9 clk__L1_N0_14 0 0.000056PF

Current line: C3_9 clk__L1_N0_17 0 0.000517PF

not a subckt instance: C3_9 clk__L1_N0_17 0 0.000517PF

*****************

i is 1038
length of lines 1219
Next line: C5_9 clk__L1_N0_10 0 0.000183PF

Current line: C4_9 clk__L1_N0_14 0 0.000056PF

not a subckt instance: C4_9 clk__L1_N0_14 0 0.000056PF

*****************

i is 1039
length of lines 1219
Next line: C6_9 clk__L1_N0_7 0 0.000183PF

Current line: C5_9 clk__L1_N0_10 0 0.000183PF

not a subckt instance: C5_9 clk__L1_N0_10 0 0.000183PF

*****************

i is 1040
length of lines 1219
Next line: C7_9 clk__L1_N0_4 0 0.000096PF

Current line: C6_9 clk__L1_N0_7 0 0.000183PF

not a subckt instance: C6_9 clk__L1_N0_7 0 0.000183PF

*****************

i is 1041
length of lines 1219
Next line: C8_9 clk__L1_N0_8 0 0.000121PF

Current line: C7_9 clk__L1_N0_4 0 0.000096PF

not a subckt instance: C7_9 clk__L1_N0_4 0 0.000096PF

*****************

i is 1042
length of lines 1219
Next line: C9_9 indecoder_reg_1_:CP 0 0.000045PF

Current line: C8_9 clk__L1_N0_8 0 0.000121PF

not a subckt instance: C8_9 clk__L1_N0_8 0 0.000121PF

*****************

i is 1043
length of lines 1219
Next line: C10_9 outdecoder_reg_0_:CP 0 0.000045PF

Current line: C9_9 indecoder_reg_1_:CP 0 0.000045PF

not a subckt instance: C9_9 indecoder_reg_1_:CP 0 0.000045PF

*****************

i is 1044
length of lines 1219
Next line: C11_9 clk__L1_N0_23 0 0.000121PF

Current line: C10_9 outdecoder_reg_0_:CP 0 0.000045PF

not a subckt instance: C10_9 outdecoder_reg_0_:CP 0 0.000045PF

*****************

i is 1045
length of lines 1219
Next line: C12_9 clk__L1_N0_20 0 0.000480PF

Current line: C11_9 clk__L1_N0_23 0 0.000121PF

not a subckt instance: C11_9 clk__L1_N0_23 0 0.000121PF

*****************

i is 1046
length of lines 1219
Next line: C13_9 outdecoder_reg_4_:CP 0 0.000045PF

Current line: C12_9 clk__L1_N0_20 0 0.000480PF

not a subckt instance: C12_9 clk__L1_N0_20 0 0.000480PF

*****************

i is 1047
length of lines 1219
Next line: C14_9 clk__L1_N0_16 0 0.000121PF

Current line: C13_9 outdecoder_reg_4_:CP 0 0.000045PF

not a subckt instance: C13_9 outdecoder_reg_4_:CP 0 0.000045PF

*****************

i is 1048
length of lines 1219
Next line: C15_9 clk__L1_N0_13 0 0.000121PF

Current line: C14_9 clk__L1_N0_16 0 0.000121PF

not a subckt instance: C14_9 clk__L1_N0_16 0 0.000121PF

*****************

i is 1049
length of lines 1219
Next line: C16_9 clk__L1_N0_9 0 0.000171PF

Current line: C15_9 clk__L1_N0_13 0 0.000121PF

not a subckt instance: C15_9 clk__L1_N0_13 0 0.000121PF

*****************

i is 1050
length of lines 1219
Next line: C17_9 clk__L1_N0_5 0 0.000109PF

Current line: C16_9 clk__L1_N0_9 0 0.000171PF

not a subckt instance: C16_9 clk__L1_N0_9 0 0.000171PF

*****************

i is 1051
length of lines 1219
Next line: C18_9 clk__L1_N0_2 0 0.000200PF

Current line: C17_9 clk__L1_N0_5 0 0.000109PF

not a subckt instance: C17_9 clk__L1_N0_5 0 0.000109PF

*****************

i is 1052
length of lines 1219
Next line: C19_9 outdecoder_reg_3_:CP 0 0.000045PF

Current line: C18_9 clk__L1_N0_2 0 0.000200PF

not a subckt instance: C18_9 clk__L1_N0_2 0 0.000200PF

*****************

i is 1053
length of lines 1219
Next line: C20_9 clk__L1_N0_46 0 0.000121PF

Current line: C19_9 outdecoder_reg_3_:CP 0 0.000045PF

not a subckt instance: C19_9 outdecoder_reg_3_:CP 0 0.000045PF

*****************

i is 1054
length of lines 1219
Next line: C21_9 clk__L1_N0_44 0 0.000394PF

Current line: C20_9 clk__L1_N0_46 0 0.000121PF

not a subckt instance: C20_9 clk__L1_N0_46 0 0.000121PF

*****************

i is 1055
length of lines 1219
Next line: C22_9 clk__L1_N0_43 0 0.000146PF

Current line: C21_9 clk__L1_N0_44 0 0.000394PF

not a subckt instance: C21_9 clk__L1_N0_44 0 0.000394PF

*****************

i is 1056
length of lines 1219
Next line: C23_9 clk__L1_N0_42 0 0.000146PF

Current line: C22_9 clk__L1_N0_43 0 0.000146PF

not a subckt instance: C22_9 clk__L1_N0_43 0 0.000146PF

*****************

i is 1057
length of lines 1219
Next line: C24_9 clk__L1_N0_41 0 0.000075PF

Current line: C23_9 clk__L1_N0_42 0 0.000146PF

not a subckt instance: C23_9 clk__L1_N0_42 0 0.000146PF

*****************

i is 1058
length of lines 1219
Next line: C25_9 clk__L1_N0_40 0 0.000075PF

Current line: C24_9 clk__L1_N0_41 0 0.000075PF

not a subckt instance: C24_9 clk__L1_N0_41 0 0.000075PF

*****************

i is 1059
length of lines 1219
Next line: C26_9 clk__L1_N0_38 0 0.000121PF

Current line: C25_9 clk__L1_N0_40 0 0.000075PF

not a subckt instance: C25_9 clk__L1_N0_40 0 0.000075PF

*****************

i is 1060
length of lines 1219
Next line: C27_9 clk__L1_I0:Z 0 0.000435PF

Current line: C26_9 clk__L1_N0_38 0 0.000121PF

not a subckt instance: C26_9 clk__L1_N0_38 0 0.000121PF

*****************

i is 1061
length of lines 1219
Next line: C28_9 clk__L1_N0_30 0 0.000121PF

Current line: C27_9 clk__L1_I0:Z 0 0.000435PF

not a subckt instance: C27_9 clk__L1_I0:Z 0 0.000435PF

*****************

i is 1062
length of lines 1219
Next line: C29_9 clk__L1_N0_28 0 0.000121PF

Current line: C28_9 clk__L1_N0_30 0 0.000121PF

not a subckt instance: C28_9 clk__L1_N0_30 0 0.000121PF

*****************

i is 1063
length of lines 1219
Next line: C30_9 clk__L1_N0_25 0 0.000231PF

Current line: C29_9 clk__L1_N0_28 0 0.000121PF

not a subckt instance: C29_9 clk__L1_N0_28 0 0.000121PF

*****************

i is 1064
length of lines 1219
Next line: C31_9 clk__L1_N0_22 0 0.000085PF

Current line: C30_9 clk__L1_N0_25 0 0.000231PF

not a subckt instance: C30_9 clk__L1_N0_25 0 0.000231PF

*****************

i is 1065
length of lines 1219
Next line: C32_9 clk__L1_N0_18 0 0.000052PF

Current line: C31_9 clk__L1_N0_22 0 0.000085PF

not a subckt instance: C31_9 clk__L1_N0_22 0 0.000085PF

*****************

i is 1066
length of lines 1219
Next line: C33_9 clk__L1_N0_15 0 0.000052PF

Current line: C32_9 clk__L1_N0_18 0 0.000052PF

not a subckt instance: C32_9 clk__L1_N0_18 0 0.000052PF

*****************

i is 1067
length of lines 1219
Next line: C34_9 clk__L1_N0_12 0 0.000081PF

Current line: C33_9 clk__L1_N0_15 0 0.000052PF

not a subckt instance: C33_9 clk__L1_N0_15 0 0.000052PF

*****************

i is 1068
length of lines 1219
Next line: C35_9 outdecoder_reg_1_:CP 0 0.000045PF

Current line: C34_9 clk__L1_N0_12 0 0.000081PF

not a subckt instance: C34_9 clk__L1_N0_12 0 0.000081PF

*****************

i is 1069
length of lines 1219
Next line: C36_9 clk__L1_N0_48 0 0.000121PF

Current line: C35_9 outdecoder_reg_1_:CP 0 0.000045PF

not a subckt instance: C35_9 outdecoder_reg_1_:CP 0 0.000045PF

*****************

i is 1070
length of lines 1219
Next line: C37_9 clk__L1_N0_45 0 0.000377PF

Current line: C36_9 clk__L1_N0_48 0 0.000121PF

not a subckt instance: C36_9 clk__L1_N0_48 0 0.000121PF

*****************

i is 1071
length of lines 1219
Next line: C38_9 outdecoder_reg_2_:CP 0 0.000045PF

Current line: C37_9 clk__L1_N0_45 0 0.000377PF

not a subckt instance: C37_9 clk__L1_N0_45 0 0.000377PF

*****************

i is 1072
length of lines 1219
Next line: C39_9 clk__L1_N0_55 0 0.000121PF

Current line: C38_9 outdecoder_reg_2_:CP 0 0.000045PF

not a subckt instance: C38_9 outdecoder_reg_2_:CP 0 0.000045PF

*****************

i is 1073
length of lines 1219
Next line: C40_9 clk__L1_N0_53 0 0.000044PF

Current line: C39_9 clk__L1_N0_55 0 0.000121PF

not a subckt instance: C39_9 clk__L1_N0_55 0 0.000121PF

*****************

i is 1074
length of lines 1219
Next line: C41_9 clk__L1_N0_52 0 0.000044PF

Current line: C40_9 clk__L1_N0_53 0 0.000044PF

not a subckt instance: C40_9 clk__L1_N0_53 0 0.000044PF

*****************

i is 1075
length of lines 1219
Next line: C42_9 clk__L1_N0_50 0 0.000153PF

Current line: C41_9 clk__L1_N0_52 0 0.000044PF

not a subckt instance: C41_9 clk__L1_N0_52 0 0.000044PF

*****************

i is 1076
length of lines 1219
Next line: C43_9 clk__L1_N0_47 0 0.000153PF

Current line: C42_9 clk__L1_N0_50 0 0.000153PF

not a subckt instance: C42_9 clk__L1_N0_50 0 0.000153PF

*****************

i is 1077
length of lines 1219
Next line: C44_9 outdecoder_reg_7_:CP 0 0.000045PF

Current line: C43_9 clk__L1_N0_47 0 0.000153PF

not a subckt instance: C43_9 clk__L1_N0_47 0 0.000153PF

*****************

i is 1078
length of lines 1219
Next line: C45_9 clk__L1_N0_59 0 0.000121PF

Current line: C44_9 outdecoder_reg_7_:CP 0 0.000045PF

not a subckt instance: C44_9 outdecoder_reg_7_:CP 0 0.000045PF

*****************

i is 1079
length of lines 1219
Next line: C46_9 clk__L1_N0_58 0 0.000121PF

Current line: C45_9 clk__L1_N0_59 0 0.000121PF

not a subckt instance: C45_9 clk__L1_N0_59 0 0.000121PF

*****************

i is 1080
length of lines 1219
Next line: C47_9 clk__L1_N0_56 0 0.000194PF

Current line: C46_9 clk__L1_N0_58 0 0.000121PF

not a subckt instance: C46_9 clk__L1_N0_58 0 0.000121PF

*****************

i is 1081
length of lines 1219
Next line: C48_9 clk__L1_N0_54 0 0.000194PF

Current line: C47_9 clk__L1_N0_56 0 0.000194PF

not a subckt instance: C47_9 clk__L1_N0_56 0 0.000194PF

*****************

i is 1082
length of lines 1219
Next line: C49_9 indecoder_reg_0_:CP 0 0.000045PF

Current line: C48_9 clk__L1_N0_54 0 0.000194PF

not a subckt instance: C48_9 clk__L1_N0_54 0 0.000194PF

*****************

i is 1083
length of lines 1219
Next line: C50_9 clk__L1_N0_37 0 0.000033PF

Current line: C49_9 indecoder_reg_0_:CP 0 0.000045PF

not a subckt instance: C49_9 indecoder_reg_0_:CP 0 0.000045PF

*****************

i is 1084
length of lines 1219
Next line: C51_9 clk__L1_N0_35 0 0.000049PF

Current line: C50_9 clk__L1_N0_37 0 0.000033PF

not a subckt instance: C50_9 clk__L1_N0_37 0 0.000033PF

*****************

i is 1085
length of lines 1219
Next line: C52_9 clk__L1_N0_32 0 0.000033PF

Current line: C51_9 clk__L1_N0_35 0 0.000049PF

not a subckt instance: C51_9 clk__L1_N0_35 0 0.000049PF

*****************

i is 1086
length of lines 1219
Next line: C53_9 clk__L1_N0_29 0 0.000065PF

Current line: C52_9 clk__L1_N0_32 0 0.000033PF

not a subckt instance: C52_9 clk__L1_N0_32 0 0.000033PF

*****************

i is 1087
length of lines 1219
Next line: C54_9 clk__L1_N0_27 0 0.000165PF

Current line: C53_9 clk__L1_N0_29 0 0.000065PF

not a subckt instance: C53_9 clk__L1_N0_29 0 0.000065PF

*****************

i is 1088
length of lines 1219
Next line: C55_9 outdecoder_reg_5_:CP 0 0.000045PF

Current line: C54_9 clk__L1_N0_27 0 0.000165PF

not a subckt instance: C54_9 clk__L1_N0_27 0 0.000165PF

*****************

i is 1089
length of lines 1219
Next line: C56_9 clk__L1_N0_34 0 0.000121PF

Current line: C55_9 outdecoder_reg_5_:CP 0 0.000045PF

not a subckt instance: C55_9 outdecoder_reg_5_:CP 0 0.000045PF

*****************

i is 1090
length of lines 1219
Next line: C57_9 clk__L1_N0_31 0 0.000051PF

Current line: C56_9 clk__L1_N0_34 0 0.000121PF

not a subckt instance: C56_9 clk__L1_N0_34 0 0.000121PF

*****************

i is 1091
length of lines 1219
Next line: C58_9 indecoder_reg_2_:CP 0 0.000045PF

Current line: C57_9 clk__L1_N0_31 0 0.000051PF

not a subckt instance: C57_9 clk__L1_N0_31 0 0.000051PF

*****************

i is 1092
length of lines 1219
Next line: C59_9 clk__L1_N0_3 0 0.000121PF

Current line: C58_9 indecoder_reg_2_:CP 0 0.000045PF

not a subckt instance: C58_9 indecoder_reg_2_:CP 0 0.000045PF

*****************

i is 1093
length of lines 1219
Next line: C60_9 clk__L1_N0_1 0 0.000122PF

Current line: C59_9 clk__L1_N0_3 0 0.000121PF

not a subckt instance: C59_9 clk__L1_N0_3 0 0.000121PF

*****************

i is 1094
length of lines 1219
Next line: R1_9 clk__L1_N0_1 clk__L1_N0_2 1.520000

Current line: C60_9 clk__L1_N0_1 0 0.000122PF

not a subckt instance: C60_9 clk__L1_N0_1 0 0.000122PF

*****************

i is 1095
length of lines 1219
Next line: R2_9 clk__L1_N0_1 clk__L1_N0_3 4.000000

Current line: R1_9 clk__L1_N0_1 clk__L1_N0_2 1.520000

not a subckt instance: R1_9 clk__L1_N0_1 clk__L1_N0_2 1.520000

*****************

i is 1096
length of lines 1219
Next line: R3_9 clk__L1_N0_2 clk__L1_N0_4 0.912000

Current line: R2_9 clk__L1_N0_1 clk__L1_N0_3 4.000000

not a subckt instance: R2_9 clk__L1_N0_1 clk__L1_N0_3 4.000000

*****************

i is 1097
length of lines 1219
Next line: R4_9 clk__L1_N0_2 clk__L1_N0_5 4.000000

Current line: R3_9 clk__L1_N0_2 clk__L1_N0_4 0.912000

not a subckt instance: R3_9 clk__L1_N0_2 clk__L1_N0_4 0.912000

*****************

i is 1098
length of lines 1219
Next line: R5_9 clk__L1_N0_3 indecoder_reg_2_:CP 4.000000

Current line: R4_9 clk__L1_N0_2 clk__L1_N0_5 4.000000

not a subckt instance: R4_9 clk__L1_N0_2 clk__L1_N0_5 4.000000

*****************

i is 1099
length of lines 1219
Next line: R6_9 clk__L1_N0_4 clk__L1_N0_7 4.000000

Current line: R5_9 clk__L1_N0_3 indecoder_reg_2_:CP 4.000000

not a subckt instance: R5_9 clk__L1_N0_3 indecoder_reg_2_:CP 4.000000

*****************

i is 1100
length of lines 1219
Next line: R7_9 clk__L1_N0_4 clk__L1_N0_8 4.000000

Current line: R6_9 clk__L1_N0_4 clk__L1_N0_7 4.000000

not a subckt instance: R6_9 clk__L1_N0_4 clk__L1_N0_7 4.000000

*****************

i is 1101
length of lines 1219
Next line: R8_9 clk__L1_N0_9 clk__L1_N0_5 1.824000

Current line: R7_9 clk__L1_N0_4 clk__L1_N0_8 4.000000

not a subckt instance: R7_9 clk__L1_N0_4 clk__L1_N0_8 4.000000

*****************

i is 1102
length of lines 1219
Next line: R9_9 clk__L1_N0_7 clk__L1_N0_10 2.128000

Current line: R8_9 clk__L1_N0_9 clk__L1_N0_5 1.824000

not a subckt instance: R8_9 clk__L1_N0_9 clk__L1_N0_5 1.824000

*****************

i is 1103
length of lines 1219
Next line: R10_9 clk__L1_N0_8 indecoder_reg_1_:CP 4.000000

Current line: R9_9 clk__L1_N0_7 clk__L1_N0_10 2.128000

not a subckt instance: R9_9 clk__L1_N0_7 clk__L1_N0_10 2.128000

*****************

i is 1104
length of lines 1219
Next line: R11_9 clk__L1_N0_12 clk__L1_N0_9 0.760000

Current line: R10_9 clk__L1_N0_8 indecoder_reg_1_:CP 4.000000

not a subckt instance: R10_9 clk__L1_N0_8 indecoder_reg_1_:CP 4.000000

*****************

i is 1105
length of lines 1219
Next line: R12_9 clk__L1_N0_9 clk__L1_N0_13 4.000000

Current line: R11_9 clk__L1_N0_12 clk__L1_N0_9 0.760000

not a subckt instance: R11_9 clk__L1_N0_12 clk__L1_N0_9 0.760000

*****************

i is 1106
length of lines 1219
Next line: R13_9 clk__L1_N0_10 clk__L1_N0_14 4.000000

Current line: R12_9 clk__L1_N0_9 clk__L1_N0_13 4.000000

not a subckt instance: R12_9 clk__L1_N0_9 clk__L1_N0_13 4.000000

*****************

i is 1107
length of lines 1219
Next line: R14_9 clk__L1_N0_12 clk__L1_N0_15 4.000000

Current line: R13_9 clk__L1_N0_10 clk__L1_N0_14 4.000000

not a subckt instance: R13_9 clk__L1_N0_10 clk__L1_N0_14 4.000000

*****************

i is 1108
length of lines 1219
Next line: R15_9 clk__L1_N0_13 clk__L1_N0_16 4.000000

Current line: R14_9 clk__L1_N0_12 clk__L1_N0_15 4.000000

not a subckt instance: R14_9 clk__L1_N0_12 clk__L1_N0_15 4.000000

*****************

i is 1109
length of lines 1219
Next line: R16_9 clk__L1_N0_14 clk__L1_N0_17 0.456000

Current line: R15_9 clk__L1_N0_13 clk__L1_N0_16 4.000000

not a subckt instance: R15_9 clk__L1_N0_13 clk__L1_N0_16 4.000000

*****************

i is 1110
length of lines 1219
Next line: R17_9 clk__L1_N0_15 clk__L1_N0_18 0.456000

Current line: R16_9 clk__L1_N0_14 clk__L1_N0_17 0.456000

not a subckt instance: R16_9 clk__L1_N0_14 clk__L1_N0_17 0.456000

*****************

i is 1111
length of lines 1219
Next line: R18_9 clk__L1_N0_16 outdecoder_reg_4_:CP 4.000000

Current line: R17_9 clk__L1_N0_15 clk__L1_N0_18 0.456000

not a subckt instance: R17_9 clk__L1_N0_15 clk__L1_N0_18 0.456000

*****************

i is 1112
length of lines 1219
Next line: R19_9 clk__L1_N0_17 clk__L1_N0_20 5.928000

Current line: R18_9 clk__L1_N0_16 outdecoder_reg_4_:CP 4.000000

not a subckt instance: R18_9 clk__L1_N0_16 outdecoder_reg_4_:CP 4.000000

*****************

i is 1113
length of lines 1219
Next line: R20_9 clk__L1_N0_17 clk__L1_N0_21 4.000000

Current line: R19_9 clk__L1_N0_17 clk__L1_N0_20 5.928000

not a subckt instance: R19_9 clk__L1_N0_17 clk__L1_N0_20 5.928000

*****************

i is 1114
length of lines 1219
Next line: R21_9 clk__L1_N0_18 clk__L1_N0_22 4.000000

Current line: R20_9 clk__L1_N0_17 clk__L1_N0_21 4.000000

not a subckt instance: R20_9 clk__L1_N0_17 clk__L1_N0_21 4.000000

*****************

i is 1115
length of lines 1219
Next line: R22_9 clk__L1_N0_20 clk__L1_N0_23 4.000000

Current line: R21_9 clk__L1_N0_18 clk__L1_N0_22 4.000000

not a subckt instance: R21_9 clk__L1_N0_18 clk__L1_N0_22 4.000000

*****************

i is 1116
length of lines 1219
Next line: R23_9 clk__L1_N0_21 outdecoder_reg_6_:CP 4.000000

Current line: R22_9 clk__L1_N0_20 clk__L1_N0_23 4.000000

not a subckt instance: R22_9 clk__L1_N0_20 clk__L1_N0_23 4.000000

*****************

i is 1117
length of lines 1219
Next line: R24_9 clk__L1_N0_25 clk__L1_N0_22 1.520000

Current line: R23_9 clk__L1_N0_21 outdecoder_reg_6_:CP 4.000000

not a subckt instance: R23_9 clk__L1_N0_21 outdecoder_reg_6_:CP 4.000000

*****************

i is 1118
length of lines 1219
Next line: R25_9 clk__L1_N0_23 outdecoder_reg_0_:CP 4.000000

Current line: R24_9 clk__L1_N0_25 clk__L1_N0_22 1.520000

not a subckt instance: R24_9 clk__L1_N0_25 clk__L1_N0_22 1.520000

*****************

i is 1119
length of lines 1219
Next line: R26_9 clk__L1_N0_27 clk__L1_N0_25 1.672000

Current line: R25_9 clk__L1_N0_23 outdecoder_reg_0_:CP 4.000000

not a subckt instance: R25_9 clk__L1_N0_23 outdecoder_reg_0_:CP 4.000000

*****************

i is 1120
length of lines 1219
Next line: R27_9 clk__L1_N0_25 clk__L1_N0_28 4.000000

Current line: R26_9 clk__L1_N0_27 clk__L1_N0_25 1.672000

not a subckt instance: R26_9 clk__L1_N0_27 clk__L1_N0_25 1.672000

*****************

i is 1121
length of lines 1219
Next line: R28_9 clk__L1_N0_27 clk__L1_N0_29 4.000000

Current line: R27_9 clk__L1_N0_25 clk__L1_N0_28 4.000000

not a subckt instance: R27_9 clk__L1_N0_25 clk__L1_N0_28 4.000000

*****************

i is 1122
length of lines 1219
Next line: R29_9 clk__L1_N0_28 clk__L1_N0_30 4.000000

Current line: R28_9 clk__L1_N0_27 clk__L1_N0_29 4.000000

not a subckt instance: R28_9 clk__L1_N0_27 clk__L1_N0_29 4.000000

*****************

i is 1123
length of lines 1219
Next line: R30_9 clk__L1_N0_31 clk__L1_N0_29 0.456000

Current line: R29_9 clk__L1_N0_28 clk__L1_N0_30 4.000000

not a subckt instance: R29_9 clk__L1_N0_28 clk__L1_N0_30 4.000000

*****************

i is 1124
length of lines 1219
Next line: R31_9 clk__L1_N0_29 clk__L1_N0_32 0.152000

Current line: R30_9 clk__L1_N0_31 clk__L1_N0_29 0.456000

not a subckt instance: R30_9 clk__L1_N0_31 clk__L1_N0_29 0.456000

*****************

i is 1125
length of lines 1219
Next line: R32_9 clk__L1_N0_30 clk__L1_I0:Z 1.000000

Current line: R31_9 clk__L1_N0_29 clk__L1_N0_32 0.152000

not a subckt instance: R31_9 clk__L1_N0_29 clk__L1_N0_32 0.152000

*****************

i is 1126
length of lines 1219
Next line: R33_9 clk__L1_N0_31 clk__L1_N0_34 4.000000

Current line: R32_9 clk__L1_N0_30 clk__L1_I0:Z 1.000000

not a subckt instance: R32_9 clk__L1_N0_30 clk__L1_I0:Z 1.000000

*****************

i is 1127
length of lines 1219
Next line: R34_9 clk__L1_N0_32 clk__L1_N0_35 4.000000

Current line: R33_9 clk__L1_N0_31 clk__L1_N0_34 4.000000

not a subckt instance: R33_9 clk__L1_N0_31 clk__L1_N0_34 4.000000

*****************

i is 1128
length of lines 1219
Next line: R35_9 clk__L1_N0_34 outdecoder_reg_5_:CP 4.000000

Current line: R34_9 clk__L1_N0_32 clk__L1_N0_35 4.000000

not a subckt instance: R34_9 clk__L1_N0_32 clk__L1_N0_35 4.000000

*****************

i is 1129
length of lines 1219
Next line: R36_9 clk__L1_N0_35 clk__L1_N0_37 0.152000

Current line: R35_9 clk__L1_N0_34 outdecoder_reg_5_:CP 4.000000

not a subckt instance: R35_9 clk__L1_N0_34 outdecoder_reg_5_:CP 4.000000

*****************

i is 1130
length of lines 1219
Next line: R37_9 clk__L1_I0:Z clk__L1_N0_38 1.000000

Current line: R36_9 clk__L1_N0_35 clk__L1_N0_37 0.152000

not a subckt instance: R36_9 clk__L1_N0_35 clk__L1_N0_37 0.152000

*****************

i is 1131
length of lines 1219
Next line: R38_9 clk__L1_N0_37 indecoder_reg_0_:CP 4.000000

Current line: R37_9 clk__L1_I0:Z clk__L1_N0_38 1.000000

not a subckt instance: R37_9 clk__L1_I0:Z clk__L1_N0_38 1.000000

*****************

i is 1132
length of lines 1219
Next line: R39_9 clk__L1_N0_38 clk__L1_N0_40 4.000000

Current line: R38_9 clk__L1_N0_37 indecoder_reg_0_:CP 4.000000

not a subckt instance: R38_9 clk__L1_N0_37 indecoder_reg_0_:CP 4.000000

*****************

i is 1133
length of lines 1219
Next line: R40_9 clk__L1_N0_40 clk__L1_N0_41 0.456000

Current line: R39_9 clk__L1_N0_38 clk__L1_N0_40 4.000000

not a subckt instance: R39_9 clk__L1_N0_38 clk__L1_N0_40 4.000000

*****************

i is 1134
length of lines 1219
Next line: R41_9 clk__L1_N0_41 clk__L1_N0_42 4.000000

Current line: R40_9 clk__L1_N0_40 clk__L1_N0_41 0.456000

not a subckt instance: R40_9 clk__L1_N0_40 clk__L1_N0_41 0.456000

*****************

i is 1135
length of lines 1219
Next line: R42_9 clk__L1_N0_43 clk__L1_N0_42 1.520000

Current line: R41_9 clk__L1_N0_41 clk__L1_N0_42 4.000000

not a subckt instance: R41_9 clk__L1_N0_41 clk__L1_N0_42 4.000000

*****************

i is 1136
length of lines 1219
Next line: R43_9 clk__L1_N0_43 clk__L1_N0_44 4.000000

Current line: R42_9 clk__L1_N0_43 clk__L1_N0_42 1.520000

not a subckt instance: R42_9 clk__L1_N0_43 clk__L1_N0_42 1.520000

*****************

i is 1137
length of lines 1219
Next line: R44_9 clk__L1_N0_44 clk__L1_N0_45 2.888000

Current line: R43_9 clk__L1_N0_43 clk__L1_N0_44 4.000000

not a subckt instance: R43_9 clk__L1_N0_43 clk__L1_N0_44 4.000000

*****************

i is 1138
length of lines 1219
Next line: R45_9 clk__L1_N0_44 clk__L1_N0_46 4.000000

Current line: R44_9 clk__L1_N0_44 clk__L1_N0_45 2.888000

not a subckt instance: R44_9 clk__L1_N0_44 clk__L1_N0_45 2.888000

*****************

i is 1139
length of lines 1219
Next line: R46_9 clk__L1_N0_45 clk__L1_N0_47 4.000000

Current line: R45_9 clk__L1_N0_44 clk__L1_N0_46 4.000000

not a subckt instance: R45_9 clk__L1_N0_44 clk__L1_N0_46 4.000000

*****************

i is 1140
length of lines 1219
Next line: R47_9 clk__L1_N0_45 clk__L1_N0_48 4.000000

Current line: R46_9 clk__L1_N0_45 clk__L1_N0_47 4.000000

not a subckt instance: R46_9 clk__L1_N0_45 clk__L1_N0_47 4.000000

*****************

i is 1141
length of lines 1219
Next line: R48_9 clk__L1_N0_46 outdecoder_reg_3_:CP 4.000000

Current line: R47_9 clk__L1_N0_45 clk__L1_N0_48 4.000000

not a subckt instance: R47_9 clk__L1_N0_45 clk__L1_N0_48 4.000000

*****************

i is 1142
length of lines 1219
Next line: R49_9 clk__L1_N0_47 clk__L1_N0_50 1.672000

Current line: R48_9 clk__L1_N0_46 outdecoder_reg_3_:CP 4.000000

not a subckt instance: R48_9 clk__L1_N0_46 outdecoder_reg_3_:CP 4.000000

*****************

i is 1143
length of lines 1219
Next line: R50_9 clk__L1_N0_48 outdecoder_reg_1_:CP 4.000000

Current line: R49_9 clk__L1_N0_47 clk__L1_N0_50 1.672000

not a subckt instance: R49_9 clk__L1_N0_47 clk__L1_N0_50 1.672000

*****************

i is 1144
length of lines 1219
Next line: R51_9 clk__L1_N0_50 clk__L1_N0_52 4.000000

Current line: R50_9 clk__L1_N0_48 outdecoder_reg_1_:CP 4.000000

not a subckt instance: R50_9 clk__L1_N0_48 outdecoder_reg_1_:CP 4.000000

*****************

i is 1145
length of lines 1219
Next line: R52_9 clk__L1_N0_52 clk__L1_N0_53 0.304000

Current line: R51_9 clk__L1_N0_50 clk__L1_N0_52 4.000000

not a subckt instance: R51_9 clk__L1_N0_50 clk__L1_N0_52 4.000000

*****************

i is 1146
length of lines 1219
Next line: R53_9 clk__L1_N0_53 clk__L1_N0_54 4.000000

Current line: R52_9 clk__L1_N0_52 clk__L1_N0_53 0.304000

not a subckt instance: R52_9 clk__L1_N0_52 clk__L1_N0_53 0.304000

*****************

i is 1147
length of lines 1219
Next line: R54_9 clk__L1_N0_53 clk__L1_N0_55 4.000000

Current line: R53_9 clk__L1_N0_53 clk__L1_N0_54 4.000000

not a subckt instance: R53_9 clk__L1_N0_53 clk__L1_N0_54 4.000000

*****************

i is 1148
length of lines 1219
Next line: R55_9 clk__L1_N0_54 clk__L1_N0_56 2.280000

Current line: R54_9 clk__L1_N0_53 clk__L1_N0_55 4.000000

not a subckt instance: R54_9 clk__L1_N0_53 clk__L1_N0_55 4.000000

*****************

i is 1149
length of lines 1219
Next line: R56_9 clk__L1_N0_55 outdecoder_reg_2_:CP 4.000000

Current line: R55_9 clk__L1_N0_54 clk__L1_N0_56 2.280000

not a subckt instance: R55_9 clk__L1_N0_54 clk__L1_N0_56 2.280000

*****************

i is 1150
length of lines 1219
Next line: R57_9 clk__L1_N0_56 clk__L1_N0_58 4.000000

Current line: R56_9 clk__L1_N0_55 outdecoder_reg_2_:CP 4.000000

not a subckt instance: R56_9 clk__L1_N0_55 outdecoder_reg_2_:CP 4.000000

*****************

i is 1151
length of lines 1219
Next line: R58_9 clk__L1_N0_58 clk__L1_N0_59 4.000000

Current line: R57_9 clk__L1_N0_56 clk__L1_N0_58 4.000000

not a subckt instance: R57_9 clk__L1_N0_56 clk__L1_N0_58 4.000000

*****************

i is 1152
length of lines 1219
Next line: R59_9 clk__L1_N0_59 outdecoder_reg_7_:CP 4.000000

Current line: R58_9 clk__L1_N0_58 clk__L1_N0_59 4.000000

not a subckt instance: R58_9 clk__L1_N0_58 clk__L1_N0_59 4.000000

*****************

i is 1153
length of lines 1219
Next line: 

Current line: R59_9 clk__L1_N0_59 outdecoder_reg_7_:CP 4.000000

not a subckt instance: R59_9 clk__L1_N0_59 outdecoder_reg_7_:CP 4.000000

*****************

i is 1154
length of lines 1219
Next line: *|NET input_dec[1] 0.005415PF

Current line: 

not a subckt instance: 

*****************

i is 1155
length of lines 1219
Next line: *|P (input_dec[1] I 0.000000PF 0.000 48.800)

Current line: *|NET input_dec[1] 0.005415PF

not a subckt instance: *|NET input_dec[1] 0.005415PF

*****************

i is 1156
length of lines 1219
Next line: *|I (indecoder_reg_1_:D indecoder_reg_1_ D I 0.001504PF 43.510 48.710)

Current line: *|P (input_dec[1] I 0.000000PF 0.000 48.800)

not a subckt instance: *|P (input_dec[1] I 0.000000PF 0.000 48.800)

*****************

i is 1157
length of lines 1219
Next line: *|S (input_dec[1]_5 43.600 48.800)

Current line: *|I (indecoder_reg_1_:D indecoder_reg_1_ D I 0.001504PF 43.510 48.710)

not a subckt instance: *|I (indecoder_reg_1_:D indecoder_reg_1_ D I 0.001504PF 43.510 48.710)

*****************

i is 1158
length of lines 1219
Next line: *|S (input_dec[1]_4 43.600 48.800)

Current line: *|S (input_dec[1]_5 43.600 48.800)

not a subckt instance: *|S (input_dec[1]_5 43.600 48.800)

*****************

i is 1159
length of lines 1219
Next line: *|S (input_dec[1]_3 43.600 48.800)

Current line: *|S (input_dec[1]_4 43.600 48.800)

not a subckt instance: *|S (input_dec[1]_4 43.600 48.800)

*****************

i is 1160
length of lines 1219
Next line: *|S (input_dec[1]_2 43.600 48.800)

Current line: *|S (input_dec[1]_3 43.600 48.800)

not a subckt instance: *|S (input_dec[1]_3 43.600 48.800)

*****************

i is 1161
length of lines 1219
Next line: C1_14 input_dec[1] 0 0.002493PF

Current line: *|S (input_dec[1]_2 43.600 48.800)

not a subckt instance: *|S (input_dec[1]_2 43.600 48.800)

*****************

i is 1162
length of lines 1219
Next line: C2_14 input_dec[1]_5 0 0.002514PF

Current line: C1_14 input_dec[1] 0 0.002493PF

not a subckt instance: C1_14 input_dec[1] 0 0.002493PF

*****************

i is 1163
length of lines 1219
Next line: C3_14 input_dec[1]_4 0 0.000121PF

Current line: C2_14 input_dec[1]_5 0 0.002514PF

not a subckt instance: C2_14 input_dec[1]_5 0 0.002514PF

*****************

i is 1164
length of lines 1219
Next line: C4_14 input_dec[1]_3 0 0.000121PF

Current line: C3_14 input_dec[1]_4 0 0.000121PF

not a subckt instance: C3_14 input_dec[1]_4 0 0.000121PF

*****************

i is 1165
length of lines 1219
Next line: C5_14 input_dec[1]_2 0 0.000121PF

Current line: C4_14 input_dec[1]_3 0 0.000121PF

not a subckt instance: C4_14 input_dec[1]_3 0 0.000121PF

*****************

i is 1166
length of lines 1219
Next line: C6_14 indecoder_reg_1_:D 0 0.000045PF

Current line: C5_14 input_dec[1]_2 0 0.000121PF

not a subckt instance: C5_14 input_dec[1]_2 0 0.000121PF

*****************

i is 1167
length of lines 1219
Next line: R1_14 indecoder_reg_1_:D input_dec[1]_2 4.000000

Current line: C6_14 indecoder_reg_1_:D 0 0.000045PF

not a subckt instance: C6_14 indecoder_reg_1_:D 0 0.000045PF

*****************

i is 1168
length of lines 1219
Next line: R2_14 input_dec[1]_2 input_dec[1]_3 4.000000

Current line: R1_14 indecoder_reg_1_:D input_dec[1]_2 4.000000

not a subckt instance: R1_14 indecoder_reg_1_:D input_dec[1]_2 4.000000

*****************

i is 1169
length of lines 1219
Next line: R3_14 input_dec[1]_3 input_dec[1]_4 4.000000

Current line: R2_14 input_dec[1]_2 input_dec[1]_3 4.000000

not a subckt instance: R2_14 input_dec[1]_2 input_dec[1]_3 4.000000

*****************

i is 1170
length of lines 1219
Next line: R4_14 input_dec[1]_4 input_dec[1]_5 4.000000

Current line: R3_14 input_dec[1]_3 input_dec[1]_4 4.000000

not a subckt instance: R3_14 input_dec[1]_3 input_dec[1]_4 4.000000

*****************

i is 1171
length of lines 1219
Next line: R5_14 input_dec[1] input_dec[1]_5 19.008000

Current line: R4_14 input_dec[1]_4 input_dec[1]_5 4.000000

not a subckt instance: R4_14 input_dec[1]_4 input_dec[1]_5 4.000000

*****************

i is 1172
length of lines 1219
Next line: 

Current line: R5_14 input_dec[1] input_dec[1]_5 19.008000

not a subckt instance: R5_14 input_dec[1] input_dec[1]_5 19.008000

*****************

i is 1173
length of lines 1219
Next line: 

Current line: 

not a subckt instance: 

*****************

i is 1174
length of lines 1219
Next line: 

Current line: 

not a subckt instance: 

*****************

i is 1175
length of lines 1219
Next line: *

Current line: 

not a subckt instance: 

*****************

i is 1176
length of lines 1219
Next line: * instance section

Current line: *

not a subckt instance: *

*****************

i is 1177
length of lines 1219
Next line: *

Current line: * instance section

not a subckt instance: * instance section

*****************

i is 1178
length of lines 1219
Next line: Xclk__L1_I0 clk__L1_I0:Z clk__L1_I0:A HS65_GS_BFX284

Current line: *

not a subckt instance: *

*****************

i is 1179
length of lines 1219
Next line: Xindecoder_reg_2_ indecoder_reg_2_:Q indecoder_reg_2_:D indecoder_reg_2_:CP

Current line: Xclk__L1_I0 clk__L1_I0:Z clk__L1_I0:A HS65_GS_BFX284

match X

no continuation of subckt: Xclk__L1_I0 clk__L1_I0:Z clk__L1_I0:A HS65_GS_BFX284

last word: HS65_GS_BFX284
Modified line: Xclk__L1_I0 clk__L1_I0:Z clk__L1_I0:A gnd gnds vdd vdds HS65_GS_BFX284

*****************

i is 1180
length of lines 1219
Next line: + HS65_GS_DFPQX4

Current line: Xindecoder_reg_2_ indecoder_reg_2_:Q indecoder_reg_2_:D indecoder_reg_2_:CP

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xindecoder_reg_2_ indecoder_reg_2_:Q indecoder_reg_2_:D indecoder_reg_2_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1181
length of lines 1219
Next line: Xindecoder_reg_1_ indecoder_reg_1_:Q indecoder_reg_1_:D indecoder_reg_1_:CP

Current line: + HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1182
length of lines 1219
Next line: + HS65_GS_DFPQX4

Current line: Xindecoder_reg_1_ indecoder_reg_1_:Q indecoder_reg_1_:D indecoder_reg_1_:CP

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xindecoder_reg_1_ indecoder_reg_1_:Q indecoder_reg_1_:D indecoder_reg_1_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1183
length of lines 1219
Next line: Xindecoder_reg_0_ indecoder_reg_0_:Q indecoder_reg_0_:D indecoder_reg_0_:CP

Current line: + HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1184
length of lines 1219
Next line: + HS65_GS_DFPQX4

Current line: Xindecoder_reg_0_ indecoder_reg_0_:Q indecoder_reg_0_:D indecoder_reg_0_:CP

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xindecoder_reg_0_ indecoder_reg_0_:Q indecoder_reg_0_:D indecoder_reg_0_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1185
length of lines 1219
Next line: Xoutdecoder_reg_7_ outdecoder_reg_7_:Q outdecoder_reg_7_:D

Current line: + HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1186
length of lines 1219
Next line: + outdecoder_reg_7_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_7_ outdecoder_reg_7_:Q outdecoder_reg_7_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_7_ outdecoder_reg_7_:Q outdecoder_reg_7_:D outdecoder_reg_7_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1187
length of lines 1219
Next line: Xoutdecoder_reg_6_ outdecoder_reg_6_:Q outdecoder_reg_6_:D

Current line: + outdecoder_reg_7_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1188
length of lines 1219
Next line: + outdecoder_reg_6_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_6_ outdecoder_reg_6_:Q outdecoder_reg_6_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_6_ outdecoder_reg_6_:Q outdecoder_reg_6_:D outdecoder_reg_6_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1189
length of lines 1219
Next line: Xoutdecoder_reg_5_ outdecoder_reg_5_:Q outdecoder_reg_5_:D

Current line: + outdecoder_reg_6_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1190
length of lines 1219
Next line: + outdecoder_reg_5_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_5_ outdecoder_reg_5_:Q outdecoder_reg_5_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_5_ outdecoder_reg_5_:Q outdecoder_reg_5_:D outdecoder_reg_5_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1191
length of lines 1219
Next line: Xoutdecoder_reg_4_ outdecoder_reg_4_:Q outdecoder_reg_4_:D

Current line: + outdecoder_reg_5_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1192
length of lines 1219
Next line: + outdecoder_reg_4_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_4_ outdecoder_reg_4_:Q outdecoder_reg_4_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_4_ outdecoder_reg_4_:Q outdecoder_reg_4_:D outdecoder_reg_4_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1193
length of lines 1219
Next line: Xoutdecoder_reg_3_ outdecoder_reg_3_:Q outdecoder_reg_3_:D

Current line: + outdecoder_reg_4_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1194
length of lines 1219
Next line: + outdecoder_reg_3_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_3_ outdecoder_reg_3_:Q outdecoder_reg_3_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_3_ outdecoder_reg_3_:Q outdecoder_reg_3_:D outdecoder_reg_3_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1195
length of lines 1219
Next line: Xoutdecoder_reg_2_ outdecoder_reg_2_:Q outdecoder_reg_2_:D

Current line: + outdecoder_reg_3_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1196
length of lines 1219
Next line: + outdecoder_reg_2_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_2_ outdecoder_reg_2_:Q outdecoder_reg_2_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_2_ outdecoder_reg_2_:Q outdecoder_reg_2_:D outdecoder_reg_2_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1197
length of lines 1219
Next line: Xoutdecoder_reg_1_ outdecoder_reg_1_:Q outdecoder_reg_1_:D

Current line: + outdecoder_reg_2_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1198
length of lines 1219
Next line: + outdecoder_reg_1_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_1_ outdecoder_reg_1_:Q outdecoder_reg_1_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_1_ outdecoder_reg_1_:Q outdecoder_reg_1_:D outdecoder_reg_1_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1199
length of lines 1219
Next line: Xoutdecoder_reg_0_ outdecoder_reg_0_:Q outdecoder_reg_0_:D

Current line: + outdecoder_reg_1_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1200
length of lines 1219
Next line: + outdecoder_reg_0_:CP HS65_GS_DFPQX4

Current line: Xoutdecoder_reg_0_ outdecoder_reg_0_:Q outdecoder_reg_0_:D

match X

match + next line

last word: HS65_GS_DFPQX4
Modified line: Xoutdecoder_reg_0_ outdecoder_reg_0_:Q outdecoder_reg_0_:D outdecoder_reg_0_:CP gnd gnds vdd vdds HS65_GS_DFPQX4

*****************

i is 1201
length of lines 1219
Next line: XU19 U19:Z U19:B U19:A HS65_GSS_XOR2X6

Current line: + outdecoder_reg_0_:CP HS65_GS_DFPQX4

starts with +. Hence omitting

*****************

i is 1202
length of lines 1219
Next line: XU20 U20:Z U20:B U20:A HS65_GS_NAND2X7

Current line: XU19 U19:Z U19:B U19:A HS65_GSS_XOR2X6

match X

no continuation of subckt: XU19 U19:Z U19:B U19:A HS65_GSS_XOR2X6

last word: HS65_GSS_XOR2X6
Modified line: XU19 U19:Z U19:B U19:A gnd gnds vdd vdds HS65_GSS_XOR2X6

*****************

i is 1203
length of lines 1219
Next line: XU21 U21:Z U21:B U21:A HS65_GS_NOR2X6

Current line: XU20 U20:Z U20:B U20:A HS65_GS_NAND2X7

match X

no continuation of subckt: XU20 U20:Z U20:B U20:A HS65_GS_NAND2X7

last word: HS65_GS_NAND2X7
Modified line: XU20 U20:Z U20:B U20:A gnd gnds vdd vdds HS65_GS_NAND2X7

*****************

i is 1204
length of lines 1219
Next line: XU22 U22:Z U22:B U22:A HS65_GS_NOR2X6

Current line: XU21 U21:Z U21:B U21:A HS65_GS_NOR2X6

match X

no continuation of subckt: XU21 U21:Z U21:B U21:A HS65_GS_NOR2X6

last word: HS65_GS_NOR2X6
Modified line: XU21 U21:Z U21:B U21:A gnd gnds vdd vdds HS65_GS_NOR2X6

*****************

i is 1205
length of lines 1219
Next line: XU23 U23:Z U23:B U23:A HS65_GS_NOR2X6

Current line: XU22 U22:Z U22:B U22:A HS65_GS_NOR2X6

match X

no continuation of subckt: XU22 U22:Z U22:B U22:A HS65_GS_NOR2X6

last word: HS65_GS_NOR2X6
Modified line: XU22 U22:Z U22:B U22:A gnd gnds vdd vdds HS65_GS_NOR2X6

*****************

i is 1206
length of lines 1219
Next line: XU24 U24:Z U24:B U24:A HS65_GS_AND2X4

Current line: XU23 U23:Z U23:B U23:A HS65_GS_NOR2X6

match X

no continuation of subckt: XU23 U23:Z U23:B U23:A HS65_GS_NOR2X6

last word: HS65_GS_NOR2X6
Modified line: XU23 U23:Z U23:B U23:A gnd gnds vdd vdds HS65_GS_NOR2X6

*****************

i is 1207
length of lines 1219
Next line: XU25 U25:Z U25:A HS65_GS_IVX9

Current line: XU24 U24:Z U24:B U24:A HS65_GS_AND2X4

match X

no continuation of subckt: XU24 U24:Z U24:B U24:A HS65_GS_AND2X4

last word: HS65_GS_AND2X4
Modified line: XU24 U24:Z U24:B U24:A gnd gnds vdd vdds HS65_GS_AND2X4

*****************

i is 1208
length of lines 1219
Next line: XU26 U26:Z U26:D U26:C U26:B U26:A HS65_GS_AOI22X6

Current line: XU25 U25:Z U25:A HS65_GS_IVX9

match X

no continuation of subckt: XU25 U25:Z U25:A HS65_GS_IVX9

last word: HS65_GS_IVX9
Modified line: XU25 U25:Z U25:A gnd gnds vdd vdds HS65_GS_IVX9

*****************

i is 1209
length of lines 1219
Next line: XU27 U27:Z U27:B U27:A HS65_GS_NAND2X7

Current line: XU26 U26:Z U26:D U26:C U26:B U26:A HS65_GS_AOI22X6

match X

no continuation of subckt: XU26 U26:Z U26:D U26:C U26:B U26:A HS65_GS_AOI22X6

last word: HS65_GS_AOI22X6
Modified line: XU26 U26:Z U26:D U26:C U26:B U26:A gnd gnds vdd vdds HS65_GS_AOI22X6

*****************

i is 1210
length of lines 1219
Next line: XU28 U28:Z U28:B U28:A HS65_GS_NAND2X7

Current line: XU27 U27:Z U27:B U27:A HS65_GS_NAND2X7

match X

no continuation of subckt: XU27 U27:Z U27:B U27:A HS65_GS_NAND2X7

last word: HS65_GS_NAND2X7
Modified line: XU27 U27:Z U27:B U27:A gnd gnds vdd vdds HS65_GS_NAND2X7

*****************

i is 1211
length of lines 1219
Next line: XU29 U29:Z U29:C U29:B U29:A HS65_GS_NOR3X4

Current line: XU28 U28:Z U28:B U28:A HS65_GS_NAND2X7

match X

no continuation of subckt: XU28 U28:Z U28:B U28:A HS65_GS_NAND2X7

last word: HS65_GS_NAND2X7
Modified line: XU28 U28:Z U28:B U28:A gnd gnds vdd vdds HS65_GS_NAND2X7

*****************

i is 1212
length of lines 1219
Next line: XU30 U30:Z U30:B U30:A HS65_GS_NOR2X6

Current line: XU29 U29:Z U29:C U29:B U29:A HS65_GS_NOR3X4

match X

no continuation of subckt: XU29 U29:Z U29:C U29:B U29:A HS65_GS_NOR3X4

last word: HS65_GS_NOR3X4
Modified line: XU29 U29:Z U29:C U29:B U29:A gnd gnds vdd vdds HS65_GS_NOR3X4

*****************

i is 1213
length of lines 1219
Next line: XU31 U31:Z U31:B U31:A HS65_GS_NOR2X6

Current line: XU30 U30:Z U30:B U30:A HS65_GS_NOR2X6

match X

no continuation of subckt: XU30 U30:Z U30:B U30:A HS65_GS_NOR2X6

last word: HS65_GS_NOR2X6
Modified line: XU30 U30:Z U30:B U30:A gnd gnds vdd vdds HS65_GS_NOR2X6

*****************

i is 1214
length of lines 1219
Next line: XU32 U32:Z U32:C U32:B U32:A HS65_GS_NOR3X4

Current line: XU31 U31:Z U31:B U31:A HS65_GS_NOR2X6

match X

no continuation of subckt: XU31 U31:Z U31:B U31:A HS65_GS_NOR2X6

last word: HS65_GS_NOR2X6
Modified line: XU31 U31:Z U31:B U31:A gnd gnds vdd vdds HS65_GS_NOR2X6

*****************

i is 1215
length of lines 1219
Next line: XU33 U33:Z U33:A HS65_GS_IVX9

Current line: XU32 U32:Z U32:C U32:B U32:A HS65_GS_NOR3X4

match X

no continuation of subckt: XU32 U32:Z U32:C U32:B U32:A HS65_GS_NOR3X4

last word: HS65_GS_NOR3X4
Modified line: XU32 U32:Z U32:C U32:B U32:A gnd gnds vdd vdds HS65_GS_NOR3X4

*****************

i is 1216
length of lines 1219
Next line: XU34 U34:Z U34:A HS65_GS_IVX9

Current line: XU33 U33:Z U33:A HS65_GS_IVX9

match X

no continuation of subckt: XU33 U33:Z U33:A HS65_GS_IVX9

last word: HS65_GS_IVX9
Modified line: XU33 U33:Z U33:A gnd gnds vdd vdds HS65_GS_IVX9

*****************

i is 1217
length of lines 1219
Next line: .ENDS

Current line: XU34 U34:Z U34:A HS65_GS_IVX9

match X

no continuation of subckt: XU34 U34:Z U34:A HS65_GS_IVX9

last word: HS65_GS_IVX9
Modified line: XU34 U34:Z U34:A gnd gnds vdd vdds HS65_GS_IVX9

*****************

i is 1218
length of lines 1219
Current line: .ENDS

not a subckt instance: .ENDS

Done creating a new dspf file "/home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/pnr/op_data/decoder_op_ip_final_new.dspf" 

Original Subckt list: ['HS65_GS_BFX284', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GS_DFPQX4', 'HS65_GSS_XOR2X6', 'HS65_GS_NAND2X7', 'HS65_GS_NOR2X6', 'HS65_GS_NOR2X6', 'HS65_GS_NOR2X6', 'HS65_GS_AND2X4', 'HS65_GS_IVX9', 'HS65_GS_AOI22X6', 'HS65_GS_NAND2X7', 'HS65_GS_NAND2X7', 'HS65_GS_NOR3X4', 'HS65_GS_NOR2X6', 'HS65_GS_NOR2X6', 'HS65_GS_NOR3X4', 'HS65_GS_IVX9', 'HS65_GS_IVX9']
Length of original Subckt list: 28


Unique Subckt list: ['HS65_GS_BFX284', 'HS65_GS_DFPQX4', 'HS65_GSS_XOR2X6', 'HS65_GS_AND2X4', 'HS65_GS_AOI22X6', 'HS65_GS_NAND2X7', 'HS65_GS_NOR2X6', 'HS65_GS_NOR3X4', 'HS65_GS_IVX9']
Length of the unique subckt list: 9
Glib is glitch_CORE65GPSVT_selected_lib_vg.sp

		**********    Job started   at Sat Jan 31 23:35:12 IST 2015    **********
CWD is /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/scripts/65nm_ngspice_scripts

Path is /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/sim_check_new/CORE65GPSVT_selected_lib_vg.sp
Inside if
temp is .SUBCKT 
subckt name is HS65_GSS_XOR2X6 
nth is AR21 
orig subckt
head is .SUBCKT HS65_GSS_XOR2X6 AR9 AR21 AR44 gnd gnd vdd vdd
, tail is .ENDS HS65_GSS_XOR2X6

subckt[i] is: *modified

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 11:59 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=3.212 PJ=7.32

subckt[i] is: MMMN0 AR9 AR28 gnd gnd NSVTGP W=0.63u L=0.06u AS=0.0820989p AD=0.0678255p PS=0.742737u PD=0.254681u 

drain is AR9 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0678255 
drain number is HS65_GSS_XOR2X6,1, AD is 0.0678255
We're talking about NMOS

subckt[i] is: MMMN1 AR28 AR21 gnd gnd NSVTGP W=0.32u L=0.06u AS=0.0528p AD=0.032p PS=0.65u PD=0.2u 

drain is AR28 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.032 
drain number is HS65_GSS_XOR2X6,2, AD is 0.032
We're talking about NMOS

subckt[i] is: MMMN2 AR7 AR44 gnd gnd NSVTGP W=0.78u L=0.06u as=0.1482p ad=0.0585p ps=1.16u pd=0.15u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0585 
drain number is HS65_GSS_XOR2X6,3, AD is 0.0585
We're talking about NMOS

subckt[i] is: MMMN3 AR9 AR21 AR7 gnd NSVTGP W=0.78u L=0.06u as=0.0585p ad=0.0839745p ps=0.15u pd=0.315319u 

drain is AR9 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0839745 
drain number is HS65_GSS_XOR2X6,4, AD is 0.0839745
We're talking about NMOS

subckt[i] is: MMMN4 AR28 AR44 gnd gnd NSVTGP W=0.32u L=0.06u as=0.0417011p ad=0.032p ps=0.377263u pd=0.2u 

drain is AR28 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.032 
drain number is HS65_GSS_XOR2X6,5, AD is 0.032
We're talking about NMOS

subckt[i] is: MMMP0 AR9 AR21 AR14 vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR9 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GSS_XOR2X6,6, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMP1 AR14 AR28 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1219p AD=0.11p PS=0.693333u PD=0.2u 

drain is AR14 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GSS_XOR2X6,7, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMP2 AR9 AR44 AR14 vdd PSVTGP W=1.1u L=0.06u as=0.2145p ad=0.11p ps=1.49u pd=0.2u 

drain is AR9 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GSS_XOR2X6,8, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMP3 AR28 AR21 AR6 vdd PSVTGP W=0.55u L=0.06u as=0.045375p ad=0.099p ps=0.165u pd=0.91u 

drain is AR28 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.099 
drain number is HS65_GSS_XOR2X6,9, AD is 0.099
We're talking about PMOS

subckt[i] is: MMMP4 AR6 AR44 vdd vdd PSVTGP W=0.55u L=0.06u as=0.06095p ad=0.045375p ps=0.346667u pd=0.165u 

drain is AR6 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.045375 
drain number is HS65_GSS_XOR2X6,10, AD is 0.045375
We're talking about PMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_AND2X4 
nth is AR14 
orig subckt
head is .SUBCKT HS65_GS_AND2X4 AR9 AR14 AR8 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_AND2X4

subckt[i] is: 

subckt[i] is: *Modified

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:00 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=2.336 PJ=6.12

subckt[i] is: MMM0 AR21 AR14 vdd vdd PSVTGP W=0.28u L=0.06u AS=0.10755p AD=0.028p PS=1.9u PD=0.2u 

drain is AR21 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.028 
drain number is HS65_GS_AND2X4,1, AD is 0.028
We're talking about PMOS

subckt[i] is: MMM3 AR21 AR14 AR1 gnd NSVTGP W=0.2u L=0.06u as=0.013p ad=0.033p ps=0.13u pd=0.53u 

drain is AR21 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.033 
drain number is HS65_GS_AND2X4,2, AD is 0.033
We're talking about NMOS

subckt[i] is: MMM4 AR1 AR8 gnd gnd NSVTGP W=0.2u L=0.06u as=0.0232203p ad=0.013p ps=0.2u pd=0.13u 

drain is AR1 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.013 
drain number is HS65_GS_AND2X4,3, AD is 0.013
We're talking about NMOS

subckt[i] is: MMM5 AR9 AR21 vdd vdd PSVTGP W=0.55u L=0.06u AS=0.0919759p AD=0.088p PS=0.987349u PD=0.87u 

drain is AR9 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.088 
drain number is HS65_GS_AND2X4,4, AD is 0.088
We're talking about PMOS

subckt[i] is: MMM6 AR9 AR21 gnd gnd NSVTGP W=0.39u L=0.06u AS=0.0452797p AD=0.06825p PS=0.39u PD=0.74u 

drain is AR9 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.06825 
drain number is HS65_GS_AND2X4,5, AD is 0.06825
We're talking about NMOS

subckt[i] is: MMM65 AR21 AR8 vdd vdd PSVTGP W=0.28u L=0.06u as=0.0468241p ad=0.028p ps=0.502651u pd=0.2u 

drain is AR21 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.028 
drain number is HS65_GS_AND2X4,6, AD is 0.028
We're talking about PMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_AOI22X6 
nth is AR22 
orig subckt
head is .SUBCKT HS65_GS_AOI22X6 AR14 AR22 AR26 AR18 AR9 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_AOI22X6

subckt[i] is: *MOdified

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:08 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=2.92 PJ=6.92

subckt[i] is: MMM12 AR1 AR9 gnd gnd NSVTGP W=0.78u L=0.06u as=0.1755p ad=0.0663p ps=1.23u pd=0.17u 

drain is AR1 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0663 
drain number is HS65_GS_AOI22X6,1, AD is 0.0663
We're talking about NMOS

subckt[i] is: MMM13 AR30 AR9 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.121p AD=0.22p PS=0.22u PD=1.5u 

drain is AR30 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.22 
drain number is HS65_GS_AOI22X6,2, AD is 0.22
We're talking about PMOS

subckt[i] is: MMM15 AR30 AR18 vdd vdd PSVTGP W=1.1u L=0.06u as=0.121p ad=0.1155p ps=0.22u pd=0.21u 

drain is AR30 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_AOI22X6,3, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM16 AR14 AR26 AR30 vdd PSVTGP W=1.1u L=0.06u AS=0.209p AD=0.1155p PS=1.48u PD=0.21u 

drain is AR14 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_AOI22X6,4, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM17 AR14 AR22 AR30 vdd PSVTGP W=1.1u L=0.06u as=0.1155p ad=0.1155p ps=0.21u pd=0.21u 

drain is AR14 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_AOI22X6,5, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM23 AR14 AR22 AR2 gnd NSVTGP W=0.78u L=0.06u AS=0.08385p AD=0.0858p PS=0.215u PD=0.22u 

drain is AR14 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0858 
drain number is HS65_GS_AOI22X6,6, AD is 0.0858
We're talking about NMOS

subckt[i] is: MMM24 AR2 AR26 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.1482p AD=0.08385p PS=1.16u PD=0.215u 

drain is AR2 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.08385 
drain number is HS65_GS_AOI22X6,7, AD is 0.08385
We're talking about NMOS

subckt[i] is: MMM8 AR14 AR18 AR1 gnd NSVTGP W=0.78u L=0.06u as=0.0663p ad=0.0858p ps=0.17u pd=0.22u 

drain is AR14 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0858 
drain number is HS65_GS_AOI22X6,8, AD is 0.0858
We're talking about NMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_BFX284 
nth is AR99 
orig subckt
head is .SUBCKT HS65_GS_BFX284 AR342 AR99 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_BFX284

subckt[i] is: 

subckt[i] is: *Modified subckt

subckt[i] is: 

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:10 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=17.812 PJ=27.32

subckt[i] is: MMM0 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.0819p PS=0.2u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,1, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM1 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u as=0.0819p ad=0.0819p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,2, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM10 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.0897p AD=0.1521p PS=0.23u PD=1.17u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.1521 
drain number is HS65_GS_BFX284,3, AD is 0.1521
We're talking about NMOS

subckt[i] is: MMM11 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.1155p PS=0.2u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,4, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM12 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1155p ad=0.1155p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,5, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM13 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1155p AD=0.1155p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,6, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM14 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1155p ad=0.1155p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,7, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM15 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1155p AD=0.1155p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,8, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM16 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1155p ad=0.1155p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,9, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM17 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1155p AD=0.1155p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,10, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM18 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1155p ad=0.1155p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,11, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM19 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1155p AD=0.1155p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,12, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM2 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.0819p AD=0.0819p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,13, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM20 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1265p ad=0.1155p ps=0.23u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1155 
drain number is HS65_GS_BFX284,14, AD is 0.1155
We're talking about PMOS

subckt[i] is: MMM21 AR999 AR99 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1265p AD=0.2145p PS=0.23u PD=1.49u 

drain is AR999 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.2145 
drain number is HS65_GS_BFX284,15, AD is 0.2145
We're talking about PMOS

subckt[i] is: MMM3 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u as=0.0819p ad=0.0819p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,16, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM4 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.0819p AD=0.0819p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,17, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM5 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u as=0.0819p ad=0.0819p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,18, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM6 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.0819p AD=0.0819p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,19, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM7 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u as=0.0819p ad=0.0819p ps=0.21u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,20, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM8 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.0819p AD=0.0819p PS=0.21u PD=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,21, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMM9 AR999 AR99 gnd gnd NSVTGP W=0.78u L=0.06u as=0.0897p ad=0.0819p ps=0.23u pd=0.21u 

drain is AR999 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0819 
drain number is HS65_GS_BFX284,22, AD is 0.0819
We're talking about NMOS

subckt[i] is: MMMI0 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,23, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI1 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,24, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI10 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,25, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI11 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,26, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI12 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,27, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI13 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,28, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI14 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,29, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI15 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,30, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI16 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,31, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI17 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,32, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI18 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,33, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI19 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,34, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI2 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,35, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI20 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,36, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI21 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,37, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI22 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,38, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI23 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,39, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI24 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,40, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI25 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,41, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI26 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,42, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI27 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,43, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI28 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,44, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI29 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,45, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI3 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,46, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI30 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,47, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI31 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.1365p AD=0.078p PS=1.13u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,48, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI32 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,49, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI33 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,50, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI34 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,51, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI35 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,52, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI36 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,53, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI37 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,54, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI38 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,55, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI39 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,56, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI4 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,57, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI40 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,58, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI41 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,59, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI42 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,60, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI43 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,61, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI44 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,62, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI45 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,63, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI46 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,64, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI47 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,65, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI48 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,66, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI49 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,67, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI5 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,68, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI50 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,69, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI51 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,70, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI52 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,71, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI53 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,72, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI54 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,73, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI55 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,74, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI56 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,75, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI57 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,76, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI58 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,77, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI59 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,78, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI6 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,79, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI60 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,80, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI61 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.11p AD=0.11p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,81, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI62 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u as=0.11p ad=0.11p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,82, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI63 AR342 AR999 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1925p AD=0.11p PS=1.45u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_BFX284,83, AD is 0.11
We're talking about PMOS

subckt[i] is: MMMI7 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,84, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI8 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u as=0.078p ad=0.078p ps=0.2u pd=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,85, AD is 0.078
We're talking about NMOS

subckt[i] is: MMMI9 AR342 AR999 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.078p AD=0.078p PS=0.2u PD=0.2u 

drain is AR342 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.078 
drain number is HS65_GS_BFX284,86, AD is 0.078
We're talking about NMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_DFPQX4 
nth is AR54 
orig subckt
head is .SUBCKT HS65_GS_DFPQX4 AR67 AR54 AR9 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_DFPQX4

subckt[i] is: 

subckt[i] is: *Modified

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:44 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=5.1312 PJ=10.24

subckt[i] is: MMM1 AR2 AR54 gnd gnd NSVTGP W=0.2u L=0.06u AS=0.0456667p AD=0.014p PS=0.530435u PD=0.14u 

drain is AR2 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.014 
drain number is HS65_GS_DFPQX4,1, AD is 0.014
We're talking about NMOS

subckt[i] is: MMM12 AR50 AR9 vdd vdd PSVTGP W=0.29u L=0.06u as=0.0669495p ad=0.058p ps=0.636129u pd=0.69u 

drain is AR50 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.058 
drain number is HS65_GS_DFPQX4,2, AD is 0.058
We're talking about PMOS

subckt[i] is: MMM13 AR50 AR9 gnd gnd NSVTGP W=0.29u L=0.06u as=0.0662167p ad=0.05365p ps=0.76913u pd=0.66u 

drain is AR50 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.05365 
drain number is HS65_GS_DFPQX4,3, AD is 0.05365
We're talking about NMOS

subckt[i] is: MMM14 AR35 AR50 vdd vdd PSVTGP W=0.29u L=0.06u AS=0.0669495p AD=0.0597p PS=0.636129u PD=0.77u 

drain is AR35 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.0597 
drain number is HS65_GS_DFPQX4,4, AD is 0.0597
We're talking about PMOS

subckt[i] is: MMM15 AR35 AR50 gnd gnd NSVTGP W=0.2u L=0.06u AS=0.0456667p AD=0.039p PS=0.530435u PD=0.59u 

drain is AR35 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.039 
drain number is HS65_GS_DFPQX4,5, AD is 0.039
We're talking about NMOS

subckt[i] is: MMM16 AR27 AR19 vdd vdd PSVTGP W=0.29u L=0.06u as=0.0623595p ad=0.0517p ps=0.763158u pd=0.69u 

drain is AR27 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.0517 
drain number is HS65_GS_DFPQX4,6, AD is 0.0517
We're talking about PMOS

subckt[i] is: MMM17 AR27 AR19 gnd gnd NSVTGP W=0.2u L=0.06u as=0.0500821p ad=0.038p ps=0.564179u pd=0.58u 

drain is AR27 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.038 
drain number is HS65_GS_DFPQX4,7, AD is 0.038
We're talking about NMOS

subckt[i] is: MMM18 AR1 AR27 gnd gnd NSVTGP W=0.2u L=0.06u AS=0.0500821p AD=0.014p PS=0.564179u PD=0.14u 

drain is AR1 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.014 
drain number is HS65_GS_DFPQX4,8, AD is 0.014
We're talking about NMOS

subckt[i] is: MMM19 AR19 AR35 AR1 gnd NSVTGP W=0.2u L=0.06u AS=0.014p AD=0.035p PS=0.14u PD=0.55u 

drain is AR19 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.035 
drain number is HS65_GS_DFPQX4,9, AD is 0.035
We're talking about NMOS

subckt[i] is: MMM20 AR19 AR50 AR12 vdd PSVTGP W=0.2u L=0.06u AS=0.014p AD=0.037p PS=0.14u PD=0.57u 

drain is AR19 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.037 
drain number is HS65_GS_DFPQX4,10, AD is 0.037
We're talking about PMOS

subckt[i] is: MMM21 AR12 AR27 vdd vdd PSVTGP W=0.2u L=0.06u AS=0.0430066p AD=0.014p PS=0.526316u PD=0.14u 

drain is AR12 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.014 
drain number is HS65_GS_DFPQX4,11, AD is 0.014
We're talking about PMOS

subckt[i] is: MMM22 AR7 AR27 vdd vdd PSVTGP W=0.27u L=0.06u AS=0.0580589p AD=0.027p PS=0.710526u PD=0.2u 

drain is AR7 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.027 
drain number is HS65_GS_DFPQX4,12, AD is 0.027
We're talking about PMOS

subckt[i] is: MMM23 AR7 AR27 gnd gnd NSVTGP W=0.27u L=0.06u AS=0.0676108p AD=0.029025p PS=0.761642u PD=0.215u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.029025 
drain number is HS65_GS_DFPQX4,13, AD is 0.029025
We're talking about NMOS

subckt[i] is: MMM24 AR7 AR50 AR64 vdd PSVTGP W=0.27u L=0.06u as=0.0347266p ad=0.027p ps=0.373404u pd=0.2u 

drain is AR7 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.027 
drain number is HS65_GS_DFPQX4,14, AD is 0.027
We're talking about PMOS

subckt[i] is: MMM25 AR7 AR35 AR64 gnd NSVTGP W=0.27u L=0.06u as=0.0322071p ad=0.029025p ps=0.372857u pd=0.215u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.029025 
drain number is HS65_GS_DFPQX4,15, AD is 0.029025
We're talking about NMOS

subckt[i] is: MMM26 AR4 AR40 vdd vdd PSVTGP W=0.2u L=0.06u as=0.0364737p ad=0.017p ps=0.349474u pd=0.17u 

drain is AR4 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.017 
drain number is HS65_GS_DFPQX4,16, AD is 0.017
We're talking about PMOS

subckt[i] is: MMM27 AR64 AR35 AR4 vdd PSVTGP W=0.2u L=0.06u as=0.017p ad=0.0257234p ps=0.17u pd=0.276596u 

drain is AR64 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.0257234 
drain number is HS65_GS_DFPQX4,17, AD is 0.0257234
We're talking about PMOS

subckt[i] is: MMM28 AR40 AR64 vdd vdd PSVTGP W=0.2u L=0.06u as=0.0364737p ad=0.082425p ps=0.349474u pd=1.13u 

drain is AR40 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.082425 
drain number is HS65_GS_DFPQX4,18, AD is 0.082425
We're talking about PMOS

subckt[i] is: MMM29 AR64 AR50 AR3 gnd NSVTGP W=0.15u L=0.06u as=0.0105p ad=0.0178929p ps=0.14u pd=0.207143u 

drain is AR64 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0178929 
drain number is HS65_GS_DFPQX4,19, AD is 0.0178929
We're talking about NMOS

subckt[i] is: MMM30 AR3 AR40 gnd gnd NSVTGP W=0.15u L=0.06u as=0.0273851p ad=0.0105p ps=0.316216u pd=0.14u 

drain is AR3 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0105 
drain number is HS65_GS_DFPQX4,20, AD is 0.0105
We're talking about NMOS

subckt[i] is: MMM31 AR40 AR64 gnd gnd NSVTGP W=0.2u L=0.06u as=0.0365135p ad=0.0755p ps=0.421622u pd=1.06u 

drain is AR40 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0755 
drain number is HS65_GS_DFPQX4,21, AD is 0.0755
We're talking about NMOS

subckt[i] is: MMM32 AR67 AR64 vdd vdd PSVTGP W=0.55u L=0.06u AS=0.100303p AD=0.09075p PS=0.961053u PD=0.88u 

drain is AR67 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.09075 
drain number is HS65_GS_DFPQX4,22, AD is 0.09075
We're talking about PMOS

subckt[i] is: MMM33 AR67 AR64 gnd gnd NSVTGP W=0.39u L=0.06u AS=0.0712014p AD=0.06435p PS=0.822162u PD=0.72u 

drain is AR67 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.06435 
drain number is HS65_GS_DFPQX4,23, AD is 0.06435
We're talking about NMOS

subckt[i] is: MMM4 AR19 AR50 AR2 gnd NSVTGP W=0.2u L=0.06u AS=0.014p AD=0.0862p PS=0.14u PD=1.16u 

drain is AR19 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0862 
drain number is HS65_GS_DFPQX4,24, AD is 0.0862
We're talking about NMOS

subckt[i] is: MMM5 AR19 AR35 AR36 vdd PSVTGP W=0.34u L=0.06u AS=0.0558p AD=0.0612p PS=0.7u PD=0.7u 

drain is AR19 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.0612 
drain number is HS65_GS_DFPQX4,25, AD is 0.0612
We're talking about PMOS

subckt[i] is: MMM6 AR36 AR54 vdd vdd PSVTGP W=0.35u L=0.06u as=0.0808011p ad=0.05775p ps=0.767742u pd=0.68u 

drain is AR36 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.05775 
drain number is HS65_GS_DFPQX4,26, AD is 0.05775
We're talking about PMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_IVX9 
nth is AR9 
orig subckt
head is .SUBCKT HS65_GS_IVX9 AR5 AR9 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_IVX9

subckt[i] is: *Modified

subckt[i] is: 

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:17 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=1.752 PJ=5.32

subckt[i] is: MMM64 AR5 AR9 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.1599p AD=0.1599p PS=1.19u PD=1.19u 

drain is AR5 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.1599 
drain number is HS65_GS_IVX9,1, AD is 0.1599
We're talking about NMOS

subckt[i] is: MMM65 AR5 AR9 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.2255p AD=0.2255p PS=1.51u PD=1.51u 

drain is AR5 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.2255 
drain number is HS65_GS_IVX9,2, AD is 0.2255
We're talking about PMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_NAND2X7 
nth is AR9 
orig subckt
head is .SUBCKT HS65_GS_NAND2X7 AR7 AR9 AR15 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_NAND2X7

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:19 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=2.044 PJ=5.72

subckt[i] is: MMM64 AR1 AR15 gnd gnd NSVTGP W=0.78u L=0.06u AS=0.1521p AD=0.0624p PS=1.17u PD=0.16u 

drain is AR1 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0624 
drain number is HS65_GS_NAND2X7,1, AD is 0.0624
We're talking about NMOS

subckt[i] is: MMM65 AR7 AR15 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.1925p AD=0.11p PS=1.45u PD=0.2u 

drain is AR7 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_NAND2X7,2, AD is 0.11
We're talking about PMOS

subckt[i] is: MMM66 AR7 AR9 vdd vdd PSVTGP W=1.1u L=0.06u as=0.1925p ad=0.11p ps=1.45u pd=0.2u 

drain is AR7 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.11 
drain number is HS65_GS_NAND2X7,3, AD is 0.11
We're talking about PMOS

subckt[i] is: MMM67 AR7 AR9 AR1 gnd NSVTGP W=0.78u L=0.06u AS=0.0624p AD=0.1521p PS=0.16u PD=1.17u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.1521 
drain number is HS65_GS_NAND2X7,4, AD is 0.1521
We're talking about NMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_NOR2X6 
nth is AR9 
orig subckt
head is .SUBCKT HS65_GS_NOR2X6 AR7 AR9 AR15 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_NOR2X6

subckt[i] is: *modified

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:22 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=2.044 PJ=5.72

subckt[i] is: MMM64 AR7 AR9 gnd gnd NSVTGP W=0.63u L=0.06u as=0.11025p ad=0.063p ps=0.98u pd=0.2u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.063 
drain number is HS65_GS_NOR2X6,1, AD is 0.063
We're talking about NMOS

subckt[i] is: MMM65 AR16 AR15 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.209p AD=0.0935p PS=1.48u PD=0.17u 

drain is AR16 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.0935 
drain number is HS65_GS_NOR2X6,2, AD is 0.0935
We're talking about PMOS

subckt[i] is: MMM66 AR7 AR9 AR16 vdd PSVTGP W=1.1u L=0.06u AS=0.0935p AD=0.209p PS=0.17u PD=1.48u 

drain is AR7 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.209 
drain number is HS65_GS_NOR2X6,3, AD is 0.209
We're talking about PMOS

subckt[i] is: MMM67 AR7 AR15 gnd gnd NSVTGP W=0.63u L=0.06u AS=0.11025p AD=0.063p PS=0.98u PD=0.2u 

drain is AR7 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.063 
drain number is HS65_GS_NOR2X6,4, AD is 0.063
We're talking about NMOS


Inside if
temp is .SUBCKT 
subckt name is HS65_GS_NOR3X4 
nth is AR9 
orig subckt
head is .SUBCKT HS65_GS_NOR3X4 AR36 AR9 AR13 AR17 gnd gnd vdd vdd
, tail is .ENDS HS65_GS_NOR3X4

subckt[i] is: *COMMENT Extracted with DK_cmos065lpgp_RF_7m4x0y2z_2V51V8@5.0.2@20070413.0 at 12:23 14 May 2007

subckt[i] is: Xld_D0 gnd vdd DNWPS AREA=2.336 PJ=6.12

subckt[i] is: MMM64 AR36 AR9 gnd gnd NSVTGP W=0.44u L=0.06u as=0.09375p ad=0.044p ps=1.11667u pd=0.2u 

drain is AR36 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.044 
drain number is HS65_GS_NOR3X4,1, AD is 0.044
We're talking about NMOS

subckt[i] is: MMM65 AR18 AR17 vdd vdd PSVTGP W=1.1u L=0.06u AS=0.198p AD=0.09075p PS=1.46u PD=0.165u 

drain is AR18 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.09075 
drain number is HS65_GS_NOR3X4,2, AD is 0.09075
We're talking about PMOS

subckt[i] is: MMM66 AR36 AR9 AR5 vdd PSVTGP W=1.1u L=0.06u AS=0.09075p AD=0.1809p PS=0.165u PD=1.46u 

drain is AR36 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.1809 
drain number is HS65_GS_NOR3X4,3, AD is 0.1809
We're talking about PMOS

subckt[i] is: MMM67 AR36 AR17 gnd gnd NSVTGP W=0.44u L=0.06u as=0.09375p ad=0.0726p ps=1.11667u pd=0.77u 

drain is AR36 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.0726 
drain number is HS65_GS_NOR3X4,4, AD is 0.0726
We're talking about NMOS

subckt[i] is: MMM92 AR5 AR13 AR18 vdd PSVTGP W=1.1u L=0.06u AS=0.09075p AD=0.09075p PS=0.165u PD=0.165u 

drain is AR5 
5th word is pmos or nmos: PSVTGP 
AD/ad drain area: 0.09075 
drain number is HS65_GS_NOR3X4,5, AD is 0.09075
We're talking about PMOS

subckt[i] is: MMM96 AR36 AR13 gnd gnd NSVTGP W=0.44u L=0.06u AS=0.09375p AD=0.044p PS=1.11667u PD=0.2u 

drain is AR36 
5th word is pmos or nmos: NSVTGP 
AD/ad drain area: 0.044 
drain number is HS65_GS_NOR3X4,6, AD is 0.044
We're talking about NMOS

		**********    Job completed at Sat Jan 31 23:35:12 IST 2015    **********
			*************** !! RUN SUCESSFULL !! ****************
*********Glitch introduced library 'glitch_CORE65GPSVT_selected_lib_vg.sp' created at /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/scripts/65nm_ngspice_scripts/glitch_CORE65GPSVT_selected_lib_vg.sp


DONE

	*******    Job started   at Sat Jan 31 23:35:17 IST 2015    **********
	******Giltched version of the library file and technology file included in the spice file
line is    HS65_GS_DFPQX4 indecoder_reg_2_ (.Q(indecoder[2]), 


line is    HS65_GS_DFPQX4 indecoder_reg_1_ (.Q(indecoder[1]), 


line is    HS65_GS_DFPQX4 indecoder_reg_0_ (.Q(indecoder[0]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_7_ (.Q(output_dec[7]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_6_ (.Q(output_dec[6]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_5_ (.Q(output_dec[5]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_4_ (.Q(output_dec[4]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_3_ (.Q(output_dec[3]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_2_ (.Q(output_dec[2]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_1_ (.Q(output_dec[1]), 


line is    HS65_GS_DFPQX4 outdecoder_reg_0_ (.Q(output_dec[0]), 


HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4
HS65_GS_DFPQX4

	********** Input output of the RTL file extracted
	*************Fills removed from the spice file
	*************Sub circuit instantiated in the spice file
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
printing..
length=10
indecoder_reg_2_
v(Xdecoder_op_ip.indecoder_reg_2_:Q)
indecoder_reg_1_
v(Xdecoder_op_ip.indecoder_reg_1_:Q)
indecoder_reg_0_
v(Xdecoder_op_ip.indecoder_reg_0_:Q)
outdecoder_reg_7_
v(Xdecoder_op_ip.outdecoder_reg_7_:Q)
outdecoder_reg_6_
v(Xdecoder_op_ip.outdecoder_reg_6_:Q)
outdecoder_reg_5_
v(Xdecoder_op_ip.outdecoder_reg_5_:Q)
outdecoder_reg_4_
v(Xdecoder_op_ip.outdecoder_reg_4_:Q)
outdecoder_reg_3_
v(Xdecoder_op_ip.outdecoder_reg_3_:Q)
outdecoder_reg_2_
v(Xdecoder_op_ip.outdecoder_reg_2_:Q)
outdecoder_reg_1_
v(Xdecoder_op_ip.outdecoder_reg_1_:Q)
outdecoder_reg_0_
v(Xdecoder_op_ip.outdecoder_reg_0_:Q)
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
1. Obtained DFF name is HS65_GS_DFPQX4
	********control statement written in the spice file

 SPICE FILE written named reference_spice.sp

***********Generated the jobscript.txt file in the current working directory.***********


***********This script will, by default execute /home/users/guptasonal/Fault_Project/Simulation/sim_65nm/scripts/65nm_ngspice_scripts/python_utility2_ngspice_yuva_65.py when copied to the Pune CDAC cluster through the job queue..***********

Done 1st script rtl+pnr

Done creating modelsim simulation file

Done modelsim simulation

***Created glitch library..

***Done modifying the spice file to make it simulatable. File available in current directory reference_spice.sp

