[11/15 12:22:27      0s] 
[11/15 12:22:27      0s] Cadence Innovus(TM) Implementation System.
[11/15 12:22:27      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/15 12:22:27      0s] 
[11/15 12:22:27      0s] Version:	v18.11-s100_1, built Mon Sep 17 18:39:52 PDT 2018
[11/15 12:22:27      0s] Options:	-common_ui 
[11/15 12:22:27      0s] Date:		Thu Nov 15 12:22:26 2018
[11/15 12:22:27      0s] Host:		sx4 (x86_64 w/Linux 2.6.18-417.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU X5560 @ 2.80GHz 8192KB)
[11/15 12:22:27      0s] OS:		CentOS release 5.11 (Final)
[11/15 12:22:27      0s] 
[11/15 12:22:27      0s] License:
[11/15 12:22:27      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[11/15 12:22:27      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[11/15 12:22:33      6s] 
[11/15 12:22:33      6s] ***************************************************************************************
[11/15 12:22:33      6s] ***************************************************************************************
[11/15 12:22:33      6s] 
[11/15 12:22:45     16s] @(#)CDS: Innovus v18.11-s100_1 (64bit) 09/17/2018 18:39 (Linux 2.6.18-194.el5)
[11/15 12:22:45     16s] @(#)CDS: NanoRoute 18.11-s100_1 NR180819-2237/18_11-UB (database version 2.30, 428.7.1) {superthreading v1.46}
[11/15 12:22:45     16s] @(#)CDS: AAE 18.11-s042 (64bit) 09/17/2018 (Linux 2.6.18-194.el5)
[11/15 12:22:45     16s] @(#)CDS: CTE 18.11-s039_1 () Aug 15 2018 09:54:48 ( )
[11/15 12:22:45     16s] @(#)CDS: SYNTECH 18.11-s016_1 () Aug 15 2018 09:49:01 ( )
[11/15 12:22:45     16s] @(#)CDS: CPE v18.11-s099
[11/15 12:22:45     16s] @(#)CDS: IQRC/TQRC 18.1.1-s552 (64bit) Sat May 19 16:19:10 PDT 2018 (Linux 2.6.18-194.el5)
[11/15 12:22:45     16s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[11/15 12:22:45     16s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/15 12:22:45     16s] @(#)CDS: RCDB 11.14
[11/15 12:22:45     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy.

[11/15 12:22:45     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy.
[11/15 12:22:45     16s] 
[11/15 12:22:45     16s] Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
[11/15 12:22:46     17s] Loading fill procedures ...
[11/15 12:22:47     18s] 
[11/15 12:22:47     18s] **INFO:  MMMC transition support version v31-84 
[11/15 12:22:47     18s] 
[11/15 12:22:49     20s] @innovus 1> source pr_easy.tcl
#@ Begin verbose source pr_easy.tcl
[11/15 12:23:04     20s] @file(pr_easy.tcl) 1: set_multi_cpu_usage -local_cpu 8
[11/15 12:23:04     20s] @file(pr_easy.tcl) 5: set TARGET_SKEW 1.750
[11/15 12:23:04     20s] @file(pr_easy.tcl) 6: set TARGET_TRANSITION 2.5
[11/15 12:23:04     20s] @file(pr_easy.tcl) 7: set MAX_LAYER 4
[11/15 12:23:04     20s] @file(pr_easy.tcl) 8: set REPORT_DIRpr reports
[11/15 12:23:04     20s] @file(pr_easy.tcl) 9: set RESULT_DIRpr results
[11/15 12:23:04     20s] @file(pr_easy.tcl) 10: set TOP_CELL_NAME raifes_dtm
[11/15 12:23:04     20s] @file(pr_easy.tcl) 15: set_db / .route_design_top_routing_layer $MAX_LAYER
[11/15 12:23:04     20s] @file(pr_easy.tcl) 16: set_db / .route_design_with_timing_driven 1
[11/15 12:23:04     20s] @file(pr_easy.tcl) 17: set_db / .extract_rc_engine pre_route
[11/15 12:23:04     20s] @file(pr_easy.tcl) 19: set_db init_ground_nets gndd!
[11/15 12:23:04     20s] @file(pr_easy.tcl) 20: set_db init_power_nets vddd!
[11/15 12:23:04     20s] @file(pr_easy.tcl) 22: source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
[11/15 12:23:04     20s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
[11/15 12:23:04     20s] @file(raifes_dtm.invs_setup.tcl) 14: source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
[11/15 12:23:04     20s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 16: if {[is_attribute flow_edit_wildcard_end_steps -obj_type root]} {set_db flow_edit_wildcard_end_steps {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 17: if {[is_attribute flow_edit_wildcard_start_steps -obj_type root]} {set_db flow_edit_wildcard_start_steps {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 18: if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 19: if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 20: if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 21: if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 22: if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 23: if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 24: if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 25: if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 26: if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 27: if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 28: if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 29: if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 35: if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 36: if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 37: if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 38: if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 39: if {[is_attribute flow_database_directory -obj_type root]} {set_db flow_database_directory dbs}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 40: if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 41: if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 42: if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 43: if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 44: if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 45: if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 46: if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 47: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 17a44532-2565-43e0-8290-2ce8fbaa2845}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 48: if {[is_attribute flow_overwrite_database -obj_type root]} {set_db flow_overwrite_database false}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 49: if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 50: if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 51: if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 52: if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 53: if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 54: if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 55: if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 56: if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 57: if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 58: if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 59: if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 60: if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
[11/15 12:23:04     20s] @file(raifes_dtm.flowkit_settings.tcl) 61: if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
[11/15 12:23:04     20s] #@ End verbose source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
[11/15 12:23:04     20s] @file(raifes_dtm.invs_setup.tcl) 16: source ../prINNO/INNO/raifes_dtm.invs_init.tcl
[11/15 12:23:05     20s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.invs_init.tcl
[11/15 12:23:05     20s] @file(raifes_dtm.invs_init.tcl) 9: read_mmmc ../prINNO/INNO/raifes_dtm.mmmc.tcl
[11/15 12:23:05     20s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.mmmc.tcl
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 8: create_library_set -name slow_ss_lib \
[11/15 12:23:05     20s]     -timing { /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib }
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 12: create_timing_condition -name slow_ss_timing \
[11/15 12:23:05     20s]     -opcond c4 \
[11/15 12:23:05     20s]     -opcond_library l035_db \
[11/15 12:23:05     20s]     -library_sets { slow_ss_lib }
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 16: create_timing_condition -name fast_ff_timing \
[11/15 12:23:05     20s]     -opcond c1 \
[11/15 12:23:05     20s]     -opcond_library l035_db \
[11/15 12:23:05     20s]     -library_sets { slow_ss_lib }
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 20: create_timing_condition -name typical_timing \
[11/15 12:23:05     20s]     -opcond c0 \
[11/15 12:23:05     20s]     -opcond_library l035_db \
[11/15 12:23:05     20s]     -library_sets { slow_ss_lib }
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 26: create_rc_corner -name rc_corner_slow \
[11/15 12:23:05     20s]     -temperature 150.0 \
[11/15 12:23:05     20s]     -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
[11/15 12:23:05     20s]     -pre_route_res 1.0 \
[11/15 12:23:05     20s]     -pre_route_cap 1.0 \
[11/15 12:23:05     20s]     -pre_route_clock_res 0.0 \
[11/15 12:23:05     20s]     -pre_route_clock_cap 0.0 \
[11/15 12:23:05     20s]     -post_route_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cross_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_cap {1.0 1.0 1.0}
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 38: create_rc_corner -name rc_corner_typ \
[11/15 12:23:05     20s]     -temperature 25.0 \
[11/15 12:23:05     20s]     -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
[11/15 12:23:05     20s]     -pre_route_res 1.0 \
[11/15 12:23:05     20s]     -pre_route_cap 1.0 \
[11/15 12:23:05     20s]     -pre_route_clock_res 0.0 \
[11/15 12:23:05     20s]     -pre_route_clock_cap 0.0 \
[11/15 12:23:05     20s]     -post_route_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cross_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_cap {1.0 1.0 1.0}
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 50: create_rc_corner -name rc_corner_fast \
[11/15 12:23:05     20s]     -temperature -40.0 \
[11/15 12:23:05     20s]     -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
[11/15 12:23:05     20s]     -pre_route_res 1.0 \
[11/15 12:23:05     20s]     -pre_route_cap 1.0 \
[11/15 12:23:05     20s]     -pre_route_clock_res 0.0 \
[11/15 12:23:05     20s]     -pre_route_clock_cap 0.0 \
[11/15 12:23:05     20s]     -post_route_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_cross_cap {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_res {1.0 1.0 1.0} \
[11/15 12:23:05     20s]     -post_route_clock_cap {1.0 1.0 1.0}
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 64: create_delay_corner -name slow_ss_delay \
[11/15 12:23:05     20s]     -early_timing_condition { slow_ss_timing } \
[11/15 12:23:05     20s]     -late_timing_condition { slow_ss_timing } \
[11/15 12:23:05     20s]     -early_rc_corner rc_corner_slow \
[11/15 12:23:05     20s]     -late_rc_corner rc_corner_slow
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 69: create_delay_corner -name fast_ff_delay \
[11/15 12:23:05     20s]     -early_timing_condition { fast_ff_timing } \
[11/15 12:23:05     20s]     -late_timing_condition { fast_ff_timing } \
[11/15 12:23:05     20s]     -early_rc_corner rc_corner_fast \
[11/15 12:23:05     20s]     -late_rc_corner rc_corner_fast
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 74: create_delay_corner -name typical_delay \
[11/15 12:23:05     20s]     -early_timing_condition { typical_timing } \
[11/15 12:23:05     20s]     -late_timing_condition { typical_timing } \
[11/15 12:23:05     20s]     -early_rc_corner rc_corner_typ \
[11/15 12:23:05     20s]     -late_rc_corner rc_corner_typ
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 81: create_constraint_mode -name timing_constraints \
[11/15 12:23:05     20s]     -sdc_files { ../prINNO/INNO//raifes_dtm.timing_constraints.sdc }
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 85: create_analysis_view -name slow_ss \
[11/15 12:23:05     20s]     -constraint_mode timing_constraints \
[11/15 12:23:05     20s]     -delay_corner slow_ss_delay
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 88: create_analysis_view -name fast_ff \
[11/15 12:23:05     20s]     -constraint_mode timing_constraints \
[11/15 12:23:05     20s]     -delay_corner fast_ff_delay
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 91: create_analysis_view -name typical \
[11/15 12:23:05     20s]     -constraint_mode timing_constraints \
[11/15 12:23:05     20s]     -delay_corner typical_delay
[11/15 12:23:05     20s] @file(raifes_dtm.mmmc.tcl) 96: set_analysis_view -setup { slow_ss } \
[11/15 12:23:05     20s]                   -hold { fast_ff }
[11/15 12:23:05     20s] #@ End verbose source ../prINNO/INNO/raifes_dtm.mmmc.tcl
[11/15 12:23:05     20s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[11/15 12:23:05     20s] 
[11/15 12:23:05     20s] Threads Configured:8
[11/15 12:23:05     21s] Reading slow_ss_lib timing library /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib.
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV5' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INVXL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF8' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF5' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND22' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND21OXL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2N1OXL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 12:23:05     21s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLD'. The cell will only be used for analysis. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
[11/15 12:23:05     21s] Read 146 cells in library L035dc.
[11/15 12:23:05     21s] Library reading multithread flow ended.
[11/15 12:23:05     21s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:23:05     21s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:23:05     21s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:23:05     21s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:23:05     21s] @file(raifes_dtm.invs_init.tcl) 11: read_physical -lef {/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef}
[11/15 12:23:05     21s] 
[11/15 12:23:05     21s] Loading LEF file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef ...
[11/15 12:23:05     21s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[11/15 12:23:05     21s] so you are unable to create rectilinear partition in a hierarchical flow.
[11/15 12:23:05     21s] Set DBUPerIGU to M2 pitch 1440.
[11/15 12:23:05     21s] 
[11/15 12:23:05     21s] viaInitial starts at Thu Nov 15 12:23:05 2018
[11/15 12:23:05     21s] viaInitial ends at Thu Nov 15 12:23:05 2018
[11/15 12:23:05     21s] @file(raifes_dtm.invs_init.tcl) 13: read_netlist ../prINNO/INNO/raifes_dtm.v
[11/15 12:23:05     21s] #% Begin Load netlist data ... (date=11/15 12:23:05, mem=471.4M)
[11/15 12:23:05     21s] *** Begin netlist parsing (mem=668.0M) ***
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'GNDTIE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'GNDTIE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'VDDTIE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'VDDTIE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'HOLD' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'HOLD' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'TLATX3' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'TLATX3' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT50E' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT50E' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT50' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT50' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT25E' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT25E' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT25' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT25' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTTE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTTE' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT' is defined in LEF but not in the timing library.
[11/15 12:23:05     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/15 12:23:05     21s] To increase the message display limit, refer to the product command reference manual.
[11/15 12:23:05     21s] Created 146 new cells from 1 timing libraries.
[11/15 12:23:05     21s] Reading netlist ...
[11/15 12:23:05     21s] Backslashed names will retain backslash and a trailing blank character.
[11/15 12:23:05     21s] Reading verilog netlist '../prINNO/INNO/raifes_dtm.v'
[11/15 12:23:05     21s] 
[11/15 12:23:05     21s] *** Memory Usage v#1 (Current mem = 667.977M, initial mem = 268.430M) ***
[11/15 12:23:05     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=668.0M) ***
[11/15 12:23:05     21s] #% End Load netlist data ... (date=11/15 12:23:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.1M, current mem=476.1M)
[11/15 12:23:05     21s] Top level cell is raifes_dtm.
[11/15 12:23:06     21s] Hooked 146 DB cells to tlib cells.
[11/15 12:23:06     21s] Starting recursive module instantiation check.
[11/15 12:23:06     21s] No recursion found.
[11/15 12:23:06     21s] Building hierarchical netlist for Cell raifes_dtm ...
[11/15 12:23:06     21s] *** Netlist is unique.
[11/15 12:23:06     21s] Setting Std. cell height to 13200 DBU (smallest netlist inst).
[11/15 12:23:06     21s] ** info: there are 161 modules.
[11/15 12:23:06     21s] ** info: there are 812 stdCell insts.
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] *** Memory Usage v#1 (Current mem = 677.391M, initial mem = 268.430M) ***
[11/15 12:23:06     22s] @file(raifes_dtm.invs_init.tcl) 15: init_design
[11/15 12:23:06     22s] Set Default Net Delay as 1000 ps.
[11/15 12:23:06     22s] Set Default Net Load as 0.5 pF. 
[11/15 12:23:06     22s] Set Default Input Pin Transition as 0.1 ps.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'blocksite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'tp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'tp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'bp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'bp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] Generated pitch 3.6 in MTL4 is different from 3.24 defined in technology file in preferred direction.
[11/15 12:23:06     22s] Extraction setup Started 
[11/15 12:23:06     22s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/15 12:23:06     22s] Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
[11/15 12:23:06     22s] Cap table was created using Encounter 05.20-s274_1.
[11/15 12:23:06     22s] Process name: L035MAX.
[11/15 12:23:06     22s] Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
[11/15 12:23:06     22s] Cap table was created using Encounter 05.20-s274_1.
[11/15 12:23:06     22s] Process name: L035MAX.
[11/15 12:23:06     22s] Importing multi-corner RC tables ... 
[11/15 12:23:06     22s] Summary of Active RC-Corners : 
[11/15 12:23:06     22s]  
[11/15 12:23:06     22s]  Analysis View: slow_ss
[11/15 12:23:06     22s]     RC-Corner Name        : rc_corner_slow
[11/15 12:23:06     22s]     RC-Corner Index       : 0
[11/15 12:23:06     22s]     RC-Corner Temperature : 150 Celsius
[11/15 12:23:06     22s]     RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
[11/15 12:23:06     22s]     RC-Corner PreRoute Res Factor         : 1
[11/15 12:23:06     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 12:23:06     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 12:23:06     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 12:23:06     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/15 12:23:06     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/15 12:23:06     22s]  
[11/15 12:23:06     22s]  Analysis View: fast_ff
[11/15 12:23:06     22s]     RC-Corner Name        : rc_corner_fast
[11/15 12:23:06     22s]     RC-Corner Index       : 1
[11/15 12:23:06     22s]     RC-Corner Temperature : -40 Celsius
[11/15 12:23:06     22s]     RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
[11/15 12:23:06     22s]     RC-Corner PreRoute Res Factor         : 1
[11/15 12:23:06     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 12:23:06     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 12:23:06     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 12:23:06     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 12:23:06     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/15 12:23:06     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/15 12:23:06     22s] Updating RC grid for preRoute extraction ...
[11/15 12:23:06     22s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:06     22s] Initializing multi-corner resistance tables ...
[11/15 12:23:06     22s] *Info: initialize multi-corner CTS.
[11/15 12:23:06     22s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:23:06     22s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:23:06     22s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:23:06     22s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:23:06     22s] Reading timing constraints file '../prINNO/INNO//raifes_dtm.timing_constraints.sdc' ...
[11/15 12:23:06     22s] Current (total cpu=0:00:22.4, real=0:00:40.0, peak res=618.9M, current mem=618.9M)
[11/15 12:23:06     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../prINNO/INNO//raifes_dtm.timing_constraints.sdc, Line 9).
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../prINNO/INNO//raifes_dtm.timing_constraints.sdc, Line 10).
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] raifes_dtm
[11/15 12:23:06     22s] INFO (CTE): Reading of timing constraints file ../prINNO/INNO//raifes_dtm.timing_constraints.sdc completed, with 2 WARNING
[11/15 12:23:06     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=636.5M, current mem=636.5M)
[11/15 12:23:06     22s] Current (total cpu=0:00:22.4, real=0:00:40.0, peak res=636.5M, current mem=636.5M)
[11/15 12:23:06     22s] Creating Cell Server ...(0, 1, 1, 1)
[11/15 12:23:06     22s] Summary for sequential cells identification: 
[11/15 12:23:06     22s]   Identified SBFF number: 21
[11/15 12:23:06     22s]   Identified MBFF number: 0
[11/15 12:23:06     22s]   Identified SB Latch number: 0
[11/15 12:23:06     22s]   Identified MB Latch number: 0
[11/15 12:23:06     22s]   Not identified SBFF number: 0
[11/15 12:23:06     22s]   Not identified MBFF number: 0
[11/15 12:23:06     22s]   Not identified SB Latch number: 0
[11/15 12:23:06     22s]   Not identified MB Latch number: 0
[11/15 12:23:06     22s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:06     22s] Total number of combinational cells: 111
[11/15 12:23:06     22s] Total number of sequential cells: 26
[11/15 12:23:06     22s] Total number of tristate cells: 3
[11/15 12:23:06     22s] Total number of level shifter cells: 0
[11/15 12:23:06     22s] Total number of power gating cells: 0
[11/15 12:23:06     22s] Total number of isolation cells: 0
[11/15 12:23:06     22s] Total number of power switch cells: 0[11/15 12:23:06     22s] Creating Cell Server, finished. 
[11/15 12:23:06     22s] 

[11/15 12:23:06     22s] Total number of pulse generator cells: 0
[11/15 12:23:06     22s] Total number of always on buffers: 0
[11/15 12:23:06     22s] Total number of retention cells: 0
[11/15 12:23:06     22s] List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
[11/15 12:23:06     22s] Total number of usable buffers: 6
[11/15 12:23:06     22s] List of unusable buffers:
[11/15 12:23:06     22s] Total number of unusable buffers: 0
[11/15 12:23:06     22s] List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
[11/15 12:23:06     22s] Total number of usable inverters: 6
[11/15 12:23:06     22s] List of unusable inverters:
[11/15 12:23:06     22s] Total number of unusable inverters: 0
[11/15 12:23:06     22s] List of identified usable delay cells:
[11/15 12:23:06     22s] Total number of identified usable delay cells: 0
[11/15 12:23:06     22s] List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
[11/15 12:23:06     22s] Total number of identified unusable delay cells: 7
[11/15 12:23:06     22s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[11/15 12:23:06     22s] Deleting Cell Server ...
[11/15 12:23:06     22s] #@ End verbose source ../prINNO/INNO/raifes_dtm.invs_init.tcl
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 20: read_metric -id current ../prINNO/INNO/raifes_dtm.metrics.json 
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 23: source ../prINNO/INNO/raifes_dtm.attrs.tcl
[11/15 12:23:06     22s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.attrs.tcl
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 1: if {! [is_attribute wlec_internal_to_write_lec_db_for_invocation -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_invocation}
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 2: if {! [is_attribute wlec_internal_to_write_lec_db_for_label -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_label}
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 3: if {! [is_attribute wlec_internal_to_write_lec_label_data -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_label_data}
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 4: set_db wlec_internal_to_write_lec_db_for_invocation {write_lec {raifes_dtm {fvdir fv/raifes_dtm current_label fv_map exit_at_end 1 dofile_replace 0 dofile_name fv/raifes_dtm/rtl_to_fv_map.do logfile_name fv/raifes_dtm/rtl_to_fv_map.log outdir {} verbose 0 save_session {} checkpoint {} no_dft 0 no_lp 0 sim_lib {} sim_plus_lib 0 env_vars {} pre_read {} pre_design_read {} pre_compare {} pre_exit {} dft_constraint_file {} cw_sim {} golden_cpf {} revised_cpf {} golden_1801 {} revised_1801 {} golden_design rtl revised_design fv/raifes_dtm/fv_map.v.gz revised_design_legacy {} hier_compare 1 flat_compare 0 no_insert_iso_in_dof 0 lp_ec_flow 0 lp_cpf_flow 0 lp_1801_flow 0 pipeline_comp_exists 0 need_retiming_lec 0 jtag_macro_exists_in_golden 0 cw_comp_list {} pipeline_comps {} vhdl_specified_as_golden {} hdl_param {} share_dp_analysis {} dft_constraints {} top_design_in_rtl raifes_dtm top_design_in_lec raifes_dtm start_time 1542275688573242 label_list {rtl fv_map} revised_design_normalized /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/synGENUS/fv/raifes_dtm/fv_map.v.gz imp_label_rev fv_map rtl_top {} auto_analyze true analyze_abort false analyze_setup false cg_declone_hier_compare true name_for_alias_flow original_name alias_flow true add_golden_driver_info true cut_point none add_noblack_box_retime_subdesign true parallel_threads 4 hier_comp_threshold 50 low_power_analysis false write_cpf_lp_ec_flow true use_cpf_for_library true stop_after_syn_eqn_mismatch false set_cdn_synth_root false composite_compare true ncprotect_keydb true uniquify true retimed_module_uniquify true use_io_pad true use_constant_function_timing_model true use_lec_model true one_hot_mux false g1_has_iso_inserted false use_extconst false golden_is_rtl 1 golden_cpf_files {} revised_cpf_files {} golden_1801_files {} revised_1801_files {} fvdir_list fv/raifes_dtm cw_vhdllib_list {} cw_model_list {} auto_verilog_detect_is_used {} all_clk tck all_test_clk {} pincon_rvz {} pincon_gdn {} rcv_vi_index 1 need_datapath_lec 1 hier_dofile_index 1}}}
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 5: set_db wlec_internal_to_write_lec_db_for_label {write_lec {raifes_dtm {fv_map {do_set_vars {{set env(RC_VERSION)     "17.22-s017_1"} {set env(CDN_SYNTH_ROOT) "/sw/lx_sw/lxcad/genus17.22.000/tools"} {set CDN_SYNTH_ROOT      "/sw/lx_sw/lxcad/genus17.22.000/tools"} {set env(CW_DIR) "/sw/lx_sw/lxcad/genus17.22.000/tools/lib/chipware"} {set CW_DIR      "/sw/lx_sw/lxcad/genus17.22.000/tools/lib/chipware"}} do_set_naming {{set_naming_style rc -golden} {set_naming_rule "%s\[%d\]" -instance_array -golden} {set_naming_rule "%s_reg" -register -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden}} do_set_hdl_options {{# Align LEC's treatment of mismatched port widths with constant} {# connections with Genus's. Genus message CDFG-467 and LEC message} {# HRC3.6 may indicate the presence of this issue. This option is} {# only available with LEC 17.20-d301 or later.} {set lec_version_required "17.20301"} if\ \{\$lec_version\ >=\ \$lec_version_required\}\ \{ {    set_hdl_options -const_port_extend} \} {set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"}} do_set_undriven {{set_undriven_signal Z -golden}} do_set_undefined {{# default is to error out when module definitions are missing} {set_undefined_cell black_box -noascend -both}} do_read_library {{add_search_path . /sw/lx_sw/lxcad/genus17.22.000/tools/lib/tech -library -both} {read_library -liberty -both   /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib}} do_read_design_golden {{delete_search_path -all -design -golden} {add_search_path /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src -design -golden} {read_design   -define SYNTHESIS -keep_unreach -merge bbox -golden -lastmod -noelab -verilog2k /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v} {elaborate_design -golden -root {raifes_dtm} -rootonly }} do_read_design_revised {{read_design -verilog95   -revised -lastmod -noelab fv/raifes_dtm/fv_map.v.gz} {elaborate_design -revised -root {raifes_dtm}}} do_uniquify {{uniquify -all -nolib -golden}} do_int_reports {report_design_data report_black_box} do_flatten {{set_flatten_model -seq_constant} {set_flatten_model -seq_constant_x_to 0} {set_flatten_model -nodff_to_dlat_zero} {set_flatten_model -nodff_to_dlat_feedback} {set_flatten_model -hier_seq_merge}} alias_file_name {singlebit {original_name fv/raifes_dtm/fv_map.singlebit.original_name.alias.json.gz hdl_name fv/raifes_dtm/fv_map.singlebit.hdl_name.alias.json.gz}} do_alias_mapping {{#add_name_alias fv/raifes_dtm/fv_map.singlebit.original_name.alias.json.gz -revised} {#set_mapping_method -alias -revised} {#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff -both}} revised_hier_compare 1 retimed_modules {} unresolved_modules {} partial_sum_outputs_modules {} lock true}}}}
[11/15 12:23:06     22s] @file(raifes_dtm.attrs.tcl) 6: set_db wlec_internal_to_write_lec_label_data {{calling_function write_lec top_design raifes_dtm label rtl fvdir fv/raifes_dtm filename N/A filename_absolute N/A} {calling_function write_lec top_design raifes_dtm label fv_map fvdir fv/raifes_dtm filename fv/raifes_dtm/fv_map.v.gz filename_absolute /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/synGENUS/fv/raifes_dtm/fv_map.v.gz}}
[11/15 12:23:06     22s] #@ End verbose source ../prINNO/INNO/raifes_dtm.attrs.tcl
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 28: source ../prINNO/INNO/raifes_dtm.mode
[11/15 12:23:06     22s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.mode
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 12: set_db timing_apply_default_primary_input_assertion false
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 13: set_db timing_clock_phase_propagation both
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 14: set_db timing_analysis_async_checks no_async
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 15: set_db extract_rc_layer_independent 1
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 16: set_db place_global_reorder_scan false
[11/15 12:23:06     22s] @file(raifes_dtm.mode) 17: set_db extract_rc_engine pre_route
[11/15 12:23:06     22s] #@ End verbose source ../prINNO/INNO/raifes_dtm.mode
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 32: if {[is_attribute -obj_type port original_name] && [is_attribute -obj_type pin original_name] && [is_attribute -obj_type pin is_phase_inverted]} {
[11/15 12:23:06     22s]   source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
[11/15 12:23:06     22s] }
[11/15 12:23:06     22s] #@ Begin verbose source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 1: set_db port:raifes_dtm/tck .original_name {tck}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 2: set_db port:raifes_dtm/tms .original_name {tms}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 3: set_db port:raifes_dtm/tdi .original_name {tdi}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 4: set_db {port:raifes_dtm/dmi_rdata[31]} .original_name {dmi_rdata[31]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 5: set_db {port:raifes_dtm/dmi_rdata[30]} .original_name {dmi_rdata[30]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 6: set_db {port:raifes_dtm/dmi_rdata[29]} .original_name {dmi_rdata[29]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 7: set_db {port:raifes_dtm/dmi_rdata[28]} .original_name {dmi_rdata[28]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 8: set_db {port:raifes_dtm/dmi_rdata[27]} .original_name {dmi_rdata[27]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 9: set_db {port:raifes_dtm/dmi_rdata[26]} .original_name {dmi_rdata[26]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 10: set_db {port:raifes_dtm/dmi_rdata[25]} .original_name {dmi_rdata[25]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 11: set_db {port:raifes_dtm/dmi_rdata[24]} .original_name {dmi_rdata[24]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 12: set_db {port:raifes_dtm/dmi_rdata[23]} .original_name {dmi_rdata[23]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 13: set_db {port:raifes_dtm/dmi_rdata[22]} .original_name {dmi_rdata[22]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 14: set_db {port:raifes_dtm/dmi_rdata[21]} .original_name {dmi_rdata[21]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 15: set_db {port:raifes_dtm/dmi_rdata[20]} .original_name {dmi_rdata[20]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 16: set_db {port:raifes_dtm/dmi_rdata[19]} .original_name {dmi_rdata[19]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 17: set_db {port:raifes_dtm/dmi_rdata[18]} .original_name {dmi_rdata[18]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 18: set_db {port:raifes_dtm/dmi_rdata[17]} .original_name {dmi_rdata[17]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 19: set_db {port:raifes_dtm/dmi_rdata[16]} .original_name {dmi_rdata[16]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 20: set_db {port:raifes_dtm/dmi_rdata[15]} .original_name {dmi_rdata[15]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 21: set_db {port:raifes_dtm/dmi_rdata[14]} .original_name {dmi_rdata[14]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 22: set_db {port:raifes_dtm/dmi_rdata[13]} .original_name {dmi_rdata[13]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 23: set_db {port:raifes_dtm/dmi_rdata[12]} .original_name {dmi_rdata[12]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 24: set_db {port:raifes_dtm/dmi_rdata[11]} .original_name {dmi_rdata[11]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 25: set_db {port:raifes_dtm/dmi_rdata[10]} .original_name {dmi_rdata[10]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 26: set_db {port:raifes_dtm/dmi_rdata[9]} .original_name {dmi_rdata[9]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 27: set_db {port:raifes_dtm/dmi_rdata[8]} .original_name {dmi_rdata[8]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 28: set_db {port:raifes_dtm/dmi_rdata[7]} .original_name {dmi_rdata[7]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 29: set_db {port:raifes_dtm/dmi_rdata[6]} .original_name {dmi_rdata[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 30: set_db {port:raifes_dtm/dmi_rdata[5]} .original_name {dmi_rdata[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 31: set_db {port:raifes_dtm/dmi_rdata[4]} .original_name {dmi_rdata[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 32: set_db {port:raifes_dtm/dmi_rdata[3]} .original_name {dmi_rdata[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 33: set_db {port:raifes_dtm/dmi_rdata[2]} .original_name {dmi_rdata[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 34: set_db {port:raifes_dtm/dmi_rdata[1]} .original_name {dmi_rdata[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 35: set_db {port:raifes_dtm/dmi_rdata[0]} .original_name {dmi_rdata[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 36: set_db port:raifes_dtm/dmi_error .original_name {dmi_error}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 37: set_db port:raifes_dtm/dmi_dm_busy .original_name {dmi_dm_busy}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 38: set_db {port:raifes_dtm/adc_data[15]} .original_name {adc_data[15]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 39: set_db {port:raifes_dtm/adc_data[14]} .original_name {adc_data[14]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 40: set_db {port:raifes_dtm/adc_data[13]} .original_name {adc_data[13]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 41: set_db {port:raifes_dtm/adc_data[12]} .original_name {adc_data[12]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 42: set_db {port:raifes_dtm/adc_data[11]} .original_name {adc_data[11]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 43: set_db {port:raifes_dtm/adc_data[10]} .original_name {adc_data[10]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 44: set_db {port:raifes_dtm/adc_data[9]} .original_name {adc_data[9]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 45: set_db {port:raifes_dtm/adc_data[8]} .original_name {adc_data[8]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 46: set_db {port:raifes_dtm/adc_data[7]} .original_name {adc_data[7]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 47: set_db {port:raifes_dtm/adc_data[6]} .original_name {adc_data[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 48: set_db {port:raifes_dtm/adc_data[5]} .original_name {adc_data[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 49: set_db {port:raifes_dtm/adc_data[4]} .original_name {adc_data[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 50: set_db {port:raifes_dtm/adc_data[3]} .original_name {adc_data[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 51: set_db {port:raifes_dtm/adc_data[2]} .original_name {adc_data[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 52: set_db {port:raifes_dtm/adc_data[1]} .original_name {adc_data[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 53: set_db {port:raifes_dtm/adc_data[0]} .original_name {adc_data[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 54: set_db port:raifes_dtm/tdo .original_name {tdo}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 55: set_db {port:raifes_dtm/dmi_addr[6]} .original_name {dmi_addr[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 56: set_db {port:raifes_dtm/dmi_addr[5]} .original_name {dmi_addr[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 57: set_db {port:raifes_dtm/dmi_addr[4]} .original_name {dmi_addr[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 58: set_db {port:raifes_dtm/dmi_addr[3]} .original_name {dmi_addr[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 59: set_db {port:raifes_dtm/dmi_addr[2]} .original_name {dmi_addr[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 60: set_db {port:raifes_dtm/dmi_addr[1]} .original_name {dmi_addr[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 61: set_db {port:raifes_dtm/dmi_addr[0]} .original_name {dmi_addr[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 62: set_db {port:raifes_dtm/dmi_wdata[31]} .original_name {dmi_wdata[31]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 63: set_db {port:raifes_dtm/dmi_wdata[30]} .original_name {dmi_wdata[30]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 64: set_db {port:raifes_dtm/dmi_wdata[29]} .original_name {dmi_wdata[29]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 65: set_db {port:raifes_dtm/dmi_wdata[28]} .original_name {dmi_wdata[28]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 66: set_db {port:raifes_dtm/dmi_wdata[27]} .original_name {dmi_wdata[27]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 67: set_db {port:raifes_dtm/dmi_wdata[26]} .original_name {dmi_wdata[26]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 68: set_db {port:raifes_dtm/dmi_wdata[25]} .original_name {dmi_wdata[25]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 69: set_db {port:raifes_dtm/dmi_wdata[24]} .original_name {dmi_wdata[24]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 70: set_db {port:raifes_dtm/dmi_wdata[23]} .original_name {dmi_wdata[23]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 71: set_db {port:raifes_dtm/dmi_wdata[22]} .original_name {dmi_wdata[22]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 72: set_db {port:raifes_dtm/dmi_wdata[21]} .original_name {dmi_wdata[21]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 73: set_db {port:raifes_dtm/dmi_wdata[20]} .original_name {dmi_wdata[20]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 74: set_db {port:raifes_dtm/dmi_wdata[19]} .original_name {dmi_wdata[19]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 75: set_db {port:raifes_dtm/dmi_wdata[18]} .original_name {dmi_wdata[18]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 76: set_db {port:raifes_dtm/dmi_wdata[17]} .original_name {dmi_wdata[17]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 77: set_db {port:raifes_dtm/dmi_wdata[16]} .original_name {dmi_wdata[16]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 78: set_db {port:raifes_dtm/dmi_wdata[15]} .original_name {dmi_wdata[15]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 79: set_db {port:raifes_dtm/dmi_wdata[14]} .original_name {dmi_wdata[14]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 80: set_db {port:raifes_dtm/dmi_wdata[13]} .original_name {dmi_wdata[13]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 81: set_db {port:raifes_dtm/dmi_wdata[12]} .original_name {dmi_wdata[12]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 82: set_db {port:raifes_dtm/dmi_wdata[11]} .original_name {dmi_wdata[11]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 83: set_db {port:raifes_dtm/dmi_wdata[10]} .original_name {dmi_wdata[10]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 84: set_db {port:raifes_dtm/dmi_wdata[9]} .original_name {dmi_wdata[9]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 85: set_db {port:raifes_dtm/dmi_wdata[8]} .original_name {dmi_wdata[8]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 86: set_db {port:raifes_dtm/dmi_wdata[7]} .original_name {dmi_wdata[7]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 87: set_db {port:raifes_dtm/dmi_wdata[6]} .original_name {dmi_wdata[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 88: set_db {port:raifes_dtm/dmi_wdata[5]} .original_name {dmi_wdata[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 89: set_db {port:raifes_dtm/dmi_wdata[4]} .original_name {dmi_wdata[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 90: set_db {port:raifes_dtm/dmi_wdata[3]} .original_name {dmi_wdata[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 91: set_db {port:raifes_dtm/dmi_wdata[2]} .original_name {dmi_wdata[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 92: set_db {port:raifes_dtm/dmi_wdata[1]} .original_name {dmi_wdata[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 93: set_db {port:raifes_dtm/dmi_wdata[0]} .original_name {dmi_wdata[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 94: set_db port:raifes_dtm/dmi_en .original_name {dmi_en}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 95: set_db port:raifes_dtm/dmi_wen .original_name {dmi_wen}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 96: set_db {port:raifes_dtm/adc_ctrl[15]} .original_name {adc_ctrl[15]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 97: set_db {port:raifes_dtm/adc_ctrl[14]} .original_name {adc_ctrl[14]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 98: set_db {port:raifes_dtm/adc_ctrl[13]} .original_name {adc_ctrl[13]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 99: set_db {port:raifes_dtm/adc_ctrl[12]} .original_name {adc_ctrl[12]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 100: set_db {port:raifes_dtm/adc_ctrl[11]} .original_name {adc_ctrl[11]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 101: set_db {port:raifes_dtm/adc_ctrl[10]} .original_name {adc_ctrl[10]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 102: set_db {port:raifes_dtm/adc_ctrl[9]} .original_name {adc_ctrl[9]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 103: set_db {port:raifes_dtm/adc_ctrl[8]} .original_name {adc_ctrl[8]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 104: set_db {port:raifes_dtm/adc_ctrl[7]} .original_name {adc_ctrl[7]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 105: set_db {port:raifes_dtm/adc_ctrl[6]} .original_name {adc_ctrl[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 106: set_db {port:raifes_dtm/adc_ctrl[5]} .original_name {adc_ctrl[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 107: set_db {port:raifes_dtm/adc_ctrl[4]} .original_name {adc_ctrl[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 108: set_db {port:raifes_dtm/adc_ctrl[3]} .original_name {adc_ctrl[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 109: set_db {port:raifes_dtm/adc_ctrl[2]} .original_name {adc_ctrl[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 110: set_db {port:raifes_dtm/adc_ctrl[1]} .original_name {adc_ctrl[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 111: set_db {port:raifes_dtm/adc_ctrl[0]} .original_name {adc_ctrl[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 112: set_db {port:raifes_dtm/puf_ctrl[31]} .original_name {puf_ctrl[31]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 113: set_db {port:raifes_dtm/puf_ctrl[30]} .original_name {puf_ctrl[30]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 114: set_db {port:raifes_dtm/puf_ctrl[29]} .original_name {puf_ctrl[29]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 115: set_db {port:raifes_dtm/puf_ctrl[28]} .original_name {puf_ctrl[28]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 116: set_db {port:raifes_dtm/puf_ctrl[27]} .original_name {puf_ctrl[27]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 117: set_db {port:raifes_dtm/puf_ctrl[26]} .original_name {puf_ctrl[26]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 118: set_db {port:raifes_dtm/puf_ctrl[25]} .original_name {puf_ctrl[25]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 119: set_db {port:raifes_dtm/puf_ctrl[24]} .original_name {puf_ctrl[24]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 120: set_db {port:raifes_dtm/puf_ctrl[23]} .original_name {puf_ctrl[23]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 121: set_db {port:raifes_dtm/puf_ctrl[22]} .original_name {puf_ctrl[22]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 122: set_db {port:raifes_dtm/puf_ctrl[21]} .original_name {puf_ctrl[21]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 123: set_db {port:raifes_dtm/puf_ctrl[20]} .original_name {puf_ctrl[20]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 124: set_db {port:raifes_dtm/puf_ctrl[19]} .original_name {puf_ctrl[19]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 125: set_db {port:raifes_dtm/puf_ctrl[18]} .original_name {puf_ctrl[18]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 126: set_db {port:raifes_dtm/puf_ctrl[17]} .original_name {puf_ctrl[17]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 127: set_db {port:raifes_dtm/puf_ctrl[16]} .original_name {puf_ctrl[16]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 128: set_db {port:raifes_dtm/puf_ctrl[15]} .original_name {puf_ctrl[15]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 129: set_db {port:raifes_dtm/puf_ctrl[14]} .original_name {puf_ctrl[14]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 130: set_db {port:raifes_dtm/puf_ctrl[13]} .original_name {puf_ctrl[13]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 131: set_db {port:raifes_dtm/puf_ctrl[12]} .original_name {puf_ctrl[12]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 132: set_db {port:raifes_dtm/puf_ctrl[11]} .original_name {puf_ctrl[11]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 133: set_db {port:raifes_dtm/puf_ctrl[10]} .original_name {puf_ctrl[10]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 134: set_db {port:raifes_dtm/puf_ctrl[9]} .original_name {puf_ctrl[9]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 135: set_db {port:raifes_dtm/puf_ctrl[8]} .original_name {puf_ctrl[8]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 136: set_db {port:raifes_dtm/puf_ctrl[7]} .original_name {puf_ctrl[7]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 137: set_db {port:raifes_dtm/puf_ctrl[6]} .original_name {puf_ctrl[6]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 138: set_db {port:raifes_dtm/puf_ctrl[5]} .original_name {puf_ctrl[5]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 139: set_db {port:raifes_dtm/puf_ctrl[4]} .original_name {puf_ctrl[4]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 140: set_db {port:raifes_dtm/puf_ctrl[3]} .original_name {puf_ctrl[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 141: set_db {port:raifes_dtm/puf_ctrl[2]} .original_name {puf_ctrl[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 142: set_db {port:raifes_dtm/puf_ctrl[1]} .original_name {puf_ctrl[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 143: set_db {port:raifes_dtm/puf_ctrl[0]} .original_name {puf_ctrl[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 144: set_db {port:raifes_dtm/debug_state[3]} .original_name {debug_state[3]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 145: set_db {port:raifes_dtm/debug_state[2]} .original_name {debug_state[2]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 146: set_db {port:raifes_dtm/debug_state[1]} .original_name {debug_state[1]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 147: set_db {port:raifes_dtm/debug_state[0]} .original_name {debug_state[0]}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 151: set_db {pin:raifes_dtm/DMI_reg[1]/Q} .original_name {DMI[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 152: set_db {pin:raifes_dtm/DMI_reg[28]/Q} .original_name {DMI[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 153: set_db {pin:raifes_dtm/DMI_reg[19]/Q} .original_name {DMI[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 154: set_db {pin:raifes_dtm/DMI_reg[21]/Q} .original_name {DMI[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 155: set_db {pin:raifes_dtm/DMI_reg[22]/Q} .original_name {DMI[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 156: set_db {pin:raifes_dtm/DMI_reg[23]/Q} .original_name {DMI[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 157: set_db {pin:raifes_dtm/DMI_reg[24]/Q} .original_name {DMI[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 158: set_db {pin:raifes_dtm/DMI_reg[25]/Q} .original_name {DMI[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 159: set_db {pin:raifes_dtm/DMI_reg[26]/Q} .original_name {DMI[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 160: set_db {pin:raifes_dtm/DMI_reg[27]/Q} .original_name {DMI[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 161: set_db {pin:raifes_dtm/DMI_reg[40]/Q} .original_name {DMI[40]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 162: set_db {pin:raifes_dtm/DMI_reg[29]/Q} .original_name {DMI[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 163: set_db {pin:raifes_dtm/DMI_reg[30]/Q} .original_name {DMI[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 164: set_db {pin:raifes_dtm/DMI_reg[31]/Q} .original_name {DMI[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 165: set_db {pin:raifes_dtm/DMI_reg[32]/Q} .original_name {DMI[32]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 166: set_db {pin:raifes_dtm/DMI_reg[33]/Q} .original_name {DMI[33]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 167: set_db {pin:raifes_dtm/DMI_reg[2]/Q} .original_name {DMI[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 168: set_db {pin:raifes_dtm/DMI_reg[3]/Q} .original_name {DMI[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 169: set_db {pin:raifes_dtm/DMI_reg[34]/Q} .original_name {DMI[34]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 170: set_db {pin:raifes_dtm/DMI_reg[39]/Q} .original_name {DMI[39]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 171: set_db {pin:raifes_dtm/DMI_reg[0]/Q} .original_name {DMI[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 172: set_db {pin:raifes_dtm/DMI_reg[36]/Q} .original_name {DMI[36]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 173: set_db {pin:raifes_dtm/DMI_reg[37]/Q} .original_name {DMI[37]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 174: set_db {pin:raifes_dtm/DMI_reg[20]/Q} .original_name {DMI[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 175: set_db {pin:raifes_dtm/DMI_reg[38]/Q} .original_name {DMI[38]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 176: set_db {pin:raifes_dtm/DMI_reg[4]/Q} .original_name {DMI[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 177: set_db {pin:raifes_dtm/DMI_reg[18]/Q} .original_name {DMI[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 178: set_db {pin:raifes_dtm/DMI_reg[17]/Q} .original_name {DMI[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 179: set_db {pin:raifes_dtm/DMI_reg[16]/Q} .original_name {DMI[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 180: set_db {pin:raifes_dtm/DMI_reg[15]/Q} .original_name {DMI[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 181: set_db {pin:raifes_dtm/DMI_reg[14]/Q} .original_name {DMI[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 182: set_db {pin:raifes_dtm/DMI_reg[13]/Q} .original_name {DMI[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 183: set_db {pin:raifes_dtm/DMI_reg[12]/Q} .original_name {DMI[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 184: set_db {pin:raifes_dtm/DMI_reg[11]/Q} .original_name {DMI[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 185: set_db {pin:raifes_dtm/DMI_reg[10]/Q} .original_name {DMI[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 186: set_db {pin:raifes_dtm/DMI_reg[9]/Q} .original_name {DMI[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 187: set_db {pin:raifes_dtm/DMI_reg[8]/Q} .original_name {DMI[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 188: set_db {pin:raifes_dtm/DMI_reg[7]/Q} .original_name {DMI[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 189: set_db {pin:raifes_dtm/DMI_reg[6]/Q} .original_name {DMI[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 190: set_db {pin:raifes_dtm/DMI_reg[5]/Q} .original_name {DMI[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 191: set_db {pin:raifes_dtm/DMI_reg[35]/Q} .original_name {DMI[35]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 192: set_db pin:raifes_dtm/tdo_r_reg/Q .original_name {tdo_r/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 193: set_db {pin:raifes_dtm/DTM_reg[5]/Q} .original_name {DTM[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 194: set_db {pin:raifes_dtm/ADCDATA_reg[2]/Q} .original_name {ADCDATA[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 195: set_db {pin:raifes_dtm/ADCDATA_reg[3]/Q} .original_name {ADCDATA[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 196: set_db {pin:raifes_dtm/ADCDATA_reg[4]/Q} .original_name {ADCDATA[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 197: set_db {pin:raifes_dtm/ADCDATA_reg[5]/Q} .original_name {ADCDATA[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 198: set_db {pin:raifes_dtm/ADCDATA_reg[6]/Q} .original_name {ADCDATA[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 199: set_db {pin:raifes_dtm/ADCDATA_reg[1]/Q} .original_name {ADCDATA[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 200: set_db {pin:raifes_dtm/state_reg[0]/Q} .original_name {state[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 201: set_db {pin:raifes_dtm/ADCDATA_reg[9]/Q} .original_name {ADCDATA[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 202: set_db {pin:raifes_dtm/ADCDATA_reg[10]/Q} .original_name {ADCDATA[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 203: set_db {pin:raifes_dtm/ADCDATA_reg[11]/Q} .original_name {ADCDATA[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 204: set_db {pin:raifes_dtm/ADCDATA_reg[12]/Q} .original_name {ADCDATA[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 205: set_db {pin:raifes_dtm/ADCDATA_reg[13]/Q} .original_name {ADCDATA[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 206: set_db {pin:raifes_dtm/ADCDATA_reg[14]/Q} .original_name {ADCDATA[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 207: set_db {pin:raifes_dtm/DTM_reg[22]/Q} .original_name {DTM[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 208: set_db {pin:raifes_dtm/ADCDATA_reg[15]/Q} .original_name {ADCDATA[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 209: set_db {pin:raifes_dtm/ADCDATA_reg[0]/Q} .original_name {ADCDATA[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 210: set_db {pin:raifes_dtm/DTM_reg[2]/Q} .original_name {DTM[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 211: set_db {pin:raifes_dtm/DTM_reg[3]/Q} .original_name {DTM[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 212: set_db {pin:raifes_dtm/DTM_reg[7]/Q} .original_name {DTM[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 213: set_db {pin:raifes_dtm/DTM_reg[8]/Q} .original_name {DTM[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 214: set_db {pin:raifes_dtm/DTM_reg[9]/Q} .original_name {DTM[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 215: set_db {pin:raifes_dtm/DTM_reg[10]/Q} .original_name {DTM[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 216: set_db {pin:raifes_dtm/DTM_reg[11]/Q} .original_name {DTM[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 217: set_db {pin:raifes_dtm/DTM_reg[12]/Q} .original_name {DTM[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 218: set_db {pin:raifes_dtm/DTM_reg[14]/Q} .original_name {DTM[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 219: set_db {pin:raifes_dtm/DTM_reg[15]/Q} .original_name {DTM[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 220: set_db {pin:raifes_dtm/DTM_reg[18]/Q} .original_name {DTM[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 221: set_db {pin:raifes_dtm/DTM_reg[24]/Q} .original_name {DTM[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 222: set_db {pin:raifes_dtm/ADCDATA_reg[7]/Q} .original_name {ADCDATA[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 223: set_db {pin:raifes_dtm/DTM_reg[20]/Q} .original_name {DTM[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 224: set_db {pin:raifes_dtm/DTM_reg[21]/Q} .original_name {DTM[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 225: set_db {pin:raifes_dtm/DTM_reg[16]/Q} .original_name {DTM[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 226: set_db {pin:raifes_dtm/DTM_reg[17]/Q} .original_name {DTM[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 227: set_db {pin:raifes_dtm/DTM_reg[23]/Q} .original_name {DTM[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 228: set_db {pin:raifes_dtm/DTM_reg[1]/Q} .original_name {DTM[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 229: set_db {pin:raifes_dtm/DTM_reg[19]/Q} .original_name {DTM[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 230: set_db {pin:raifes_dtm/DTM_reg[30]/Q} .original_name {DTM[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 231: set_db {pin:raifes_dtm/DTM_reg[26]/Q} .original_name {DTM[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 232: set_db {pin:raifes_dtm/DTM_reg[27]/Q} .original_name {DTM[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 233: set_db {pin:raifes_dtm/DTM_reg[0]/Q} .original_name {DTM[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 234: set_db {pin:raifes_dtm/DTM_reg[4]/Q} .original_name {DTM[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 235: set_db {pin:raifes_dtm/DTM_reg[6]/Q} .original_name {DTM[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 236: set_db {pin:raifes_dtm/DTM_reg[13]/Q} .original_name {DTM[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 237: set_db {pin:raifes_dtm/DTM_reg[28]/Q} .original_name {DTM[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 238: set_db {pin:raifes_dtm/DTM_reg[25]/Q} .original_name {DTM[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 239: set_db {pin:raifes_dtm/DTM_reg[29]/Q} .original_name {DTM[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 240: set_db {pin:raifes_dtm/ADCDATA_reg[8]/Q} .original_name {ADCDATA[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 241: set_db {pin:raifes_dtm/ADCCTRL_reg[13]/Q} .original_name {ADCCTRL[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 242: set_db {pin:raifes_dtm/ADCCTRL_reg[6]/Q} .original_name {ADCCTRL[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 243: set_db {pin:raifes_dtm/ADCCTRL_reg[8]/Q} .original_name {ADCCTRL[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 244: set_db {pin:raifes_dtm/ADCCTRL_reg[4]/Q} .original_name {ADCCTRL[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 245: set_db {pin:raifes_dtm/ADCCTRL_reg[1]/Q} .original_name {ADCCTRL[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 246: set_db {pin:raifes_dtm/ADCCTRL_reg[0]/Q} .original_name {ADCCTRL[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 247: set_db {pin:raifes_dtm/ADCCTRL_reg[11]/Q} .original_name {ADCCTRL[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 248: set_db {pin:raifes_dtm/ADCCTRL_reg[9]/Q} .original_name {ADCCTRL[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 249: set_db {pin:raifes_dtm/ADCCTRL_reg[7]/Q} .original_name {ADCCTRL[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 250: set_db {pin:raifes_dtm/ADCCTRL_reg[5]/Q} .original_name {ADCCTRL[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 251: set_db {pin:raifes_dtm/DTM_reg[31]/Q} .original_name {DTM[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 252: set_db {pin:raifes_dtm/ADCCTRL_reg[3]/Q} .original_name {ADCCTRL[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 253: set_db {pin:raifes_dtm/ADCCTRL_reg[12]/Q} .original_name {ADCCTRL[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 254: set_db {pin:raifes_dtm/ADCCTRL_reg[10]/Q} .original_name {ADCCTRL[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 255: set_db {pin:raifes_dtm/ADCCTRL_reg[14]/Q} .original_name {ADCCTRL[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 256: set_db {pin:raifes_dtm/ADCCTRL_reg[2]/Q} .original_name {ADCCTRL[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 257: set_db {pin:raifes_dtm/IDCODE_reg[1]/Q} .original_name {IDCODE[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 258: set_db {pin:raifes_dtm/IDCODE_reg[2]/Q} .original_name {IDCODE[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 259: set_db {pin:raifes_dtm/IDCODE_reg[3]/Q} .original_name {IDCODE[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 260: set_db {pin:raifes_dtm/IDCODE_reg[21]/Q} .original_name {IDCODE[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 261: set_db {pin:raifes_dtm/IDCODE_reg[22]/Q} .original_name {IDCODE[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 262: set_db {pin:raifes_dtm/IDCODE_reg[23]/Q} .original_name {IDCODE[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 263: set_db {pin:raifes_dtm/IDCODE_reg[24]/Q} .original_name {IDCODE[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 264: set_db {pin:raifes_dtm/IDCODE_reg[25]/Q} .original_name {IDCODE[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 265: set_db {pin:raifes_dtm/IDCODE_reg[26]/Q} .original_name {IDCODE[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 266: set_db {pin:raifes_dtm/IDCODE_reg[27]/Q} .original_name {IDCODE[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 267: set_db {pin:raifes_dtm/IDCODE_reg[30]/Q} .original_name {IDCODE[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 268: set_db {pin:raifes_dtm/IDCODE_reg[0]/Q} .original_name {IDCODE[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 269: set_db {pin:raifes_dtm/IDCODE_reg[12]/Q} .original_name {IDCODE[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 270: set_db {pin:raifes_dtm/IDCODE_reg[4]/Q} .original_name {IDCODE[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 271: set_db {pin:raifes_dtm/state_reg[1]/Q} .original_name {state[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 272: set_db {pin:raifes_dtm/IDCODE_reg[5]/Q} .original_name {IDCODE[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 273: set_db {pin:raifes_dtm/state_reg[3]/Q} .original_name {state[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 274: set_db {pin:raifes_dtm/IDCODE_reg[6]/Q} .original_name {IDCODE[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 275: set_db {pin:raifes_dtm/IDCODE_reg[28]/Q} .original_name {IDCODE[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 276: set_db {pin:raifes_dtm/IDCODE_reg[7]/Q} .original_name {IDCODE[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 277: set_db {pin:raifes_dtm/IDCODE_reg[8]/Q} .original_name {IDCODE[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 278: set_db {pin:raifes_dtm/IDCODE_reg[9]/Q} .original_name {IDCODE[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 279: set_db {pin:raifes_dtm/IDCODE_reg[20]/Q} .original_name {IDCODE[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 280: set_db {pin:raifes_dtm/IDCODE_reg[10]/Q} .original_name {IDCODE[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 281: set_db {pin:raifes_dtm/IDCODE_reg[13]/Q} .original_name {IDCODE[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 282: set_db {pin:raifes_dtm/IDCODE_reg[14]/Q} .original_name {IDCODE[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 283: set_db {pin:raifes_dtm/IDCODE_reg[15]/Q} .original_name {IDCODE[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 284: set_db {pin:raifes_dtm/IDCODE_reg[17]/Q} .original_name {IDCODE[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 285: set_db {pin:raifes_dtm/IDCODE_reg[29]/Q} .original_name {IDCODE[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 286: set_db {pin:raifes_dtm/IDCODE_reg[16]/Q} .original_name {IDCODE[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 287: set_db {pin:raifes_dtm/IDCODE_reg[11]/Q} .original_name {IDCODE[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 288: set_db {pin:raifes_dtm/IDCODE_reg[18]/Q} .original_name {IDCODE[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 289: set_db {pin:raifes_dtm/IDCODE_reg[19]/Q} .original_name {IDCODE[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 290: set_db {pin:raifes_dtm/IR_shift_reg[0]/Q} .original_name {IR_shift[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 291: set_db {pin:raifes_dtm/ADCCTRL_reg[15]/Q} .original_name {ADCCTRL[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 292: set_db {pin:raifes_dtm/PUFCTRL_reg[20]/Q} .original_name {PUFCTRL[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 293: set_db {pin:raifes_dtm/PUFCTRL_reg[0]/Q} .original_name {PUFCTRL[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 294: set_db {pin:raifes_dtm/PUFCTRL_reg[1]/Q} .original_name {PUFCTRL[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 295: set_db {pin:raifes_dtm/PUFCTRL_reg[8]/Q} .original_name {PUFCTRL[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 296: set_db {pin:raifes_dtm/PUFCTRL_reg[2]/Q} .original_name {PUFCTRL[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 297: set_db {pin:raifes_dtm/PUFCTRL_reg[22]/Q} .original_name {PUFCTRL[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 298: set_db {pin:raifes_dtm/PUFCTRL_reg[14]/Q} .original_name {PUFCTRL[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 299: set_db {pin:raifes_dtm/PUFCTRL_reg[17]/Q} .original_name {PUFCTRL[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 300: set_db {pin:raifes_dtm/PUFCTRL_reg[4]/Q} .original_name {PUFCTRL[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 301: set_db {pin:raifes_dtm/PUFCTRL_reg[24]/Q} .original_name {PUFCTRL[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 302: set_db {pin:raifes_dtm/PUFCTRL_reg[29]/Q} .original_name {PUFCTRL[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 303: set_db {pin:raifes_dtm/PUFCTRL_reg[9]/Q} .original_name {PUFCTRL[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 304: set_db {pin:raifes_dtm/PUFCTRL_reg[10]/Q} .original_name {PUFCTRL[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 305: set_db {pin:raifes_dtm/PUFCTRL_reg[11]/Q} .original_name {PUFCTRL[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 306: set_db {pin:raifes_dtm/PUFCTRL_reg[13]/Q} .original_name {PUFCTRL[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 307: set_db {pin:raifes_dtm/PUFCTRL_reg[15]/Q} .original_name {PUFCTRL[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 308: set_db {pin:raifes_dtm/PUFCTRL_reg[16]/Q} .original_name {PUFCTRL[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 309: set_db {pin:raifes_dtm/PUFCTRL_reg[3]/Q} .original_name {PUFCTRL[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 310: set_db {pin:raifes_dtm/PUFCTRL_reg[19]/Q} .original_name {PUFCTRL[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 311: set_db {pin:raifes_dtm/PUFCTRL_reg[21]/Q} .original_name {PUFCTRL[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 312: set_db {pin:raifes_dtm/PUFCTRL_reg[25]/Q} .original_name {PUFCTRL[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 313: set_db {pin:raifes_dtm/PUFCTRL_reg[30]/Q} .original_name {PUFCTRL[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 314: set_db {pin:raifes_dtm/PUFCTRL_reg[27]/Q} .original_name {PUFCTRL[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 315: set_db {pin:raifes_dtm/PUFCTRL_reg[23]/Q} .original_name {PUFCTRL[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 316: set_db {pin:raifes_dtm/PUFCTRL_reg[12]/Q} .original_name {PUFCTRL[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 317: set_db {pin:raifes_dtm/PUFCTRL_reg[18]/Q} .original_name {PUFCTRL[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 318: set_db {pin:raifes_dtm/PUFCTRL_reg[5]/Q} .original_name {PUFCTRL[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 319: set_db {pin:raifes_dtm/PUFCTRL_reg[26]/Q} .original_name {PUFCTRL[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 320: set_db {pin:raifes_dtm/PUFCTRL_reg[28]/Q} .original_name {PUFCTRL[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 321: set_db {pin:raifes_dtm/PUFCTRL_reg[7]/Q} .original_name {PUFCTRL[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 322: set_db {pin:raifes_dtm/PUFCTRL_reg[6]/Q} .original_name {PUFCTRL[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 323: set_db {pin:raifes_dtm/dmi_addr_reg[2]/Q} .original_name {dmi_addr[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 324: set_db pin:raifes_dtm/dmi_wen_reg/Q .original_name {dmi_wen/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 325: set_db {pin:raifes_dtm/dmi_wdata_reg[2]/Q} .original_name {dmi_wdata[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 326: set_db {pin:raifes_dtm/dmi_wdata_reg[10]/Q} .original_name {dmi_wdata[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 327: set_db {pin:raifes_dtm/dmi_wdata_reg[6]/Q} .original_name {dmi_wdata[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 328: set_db {pin:raifes_dtm/dmi_wdata_reg[21]/Q} .original_name {dmi_wdata[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 329: set_db {pin:raifes_dtm/dmi_wdata_reg[20]/Q} .original_name {dmi_wdata[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 330: set_db {pin:raifes_dtm/dmi_wdata_reg[19]/Q} .original_name {dmi_wdata[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 331: set_db {pin:raifes_dtm/dmi_wdata_reg[17]/Q} .original_name {dmi_wdata[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 332: set_db {pin:raifes_dtm/dmi_wdata_reg[16]/Q} .original_name {dmi_wdata[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 333: set_db {pin:raifes_dtm/dmi_wdata_reg[15]/Q} .original_name {dmi_wdata[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 334: set_db {pin:raifes_dtm/dmi_wdata_reg[28]/Q} .original_name {dmi_wdata[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 335: set_db {pin:raifes_dtm/dmi_wdata_reg[13]/Q} .original_name {dmi_wdata[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 336: set_db {pin:raifes_dtm/dmi_wdata_reg[12]/Q} .original_name {dmi_wdata[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 337: set_db {pin:raifes_dtm/dmi_addr_reg[1]/Q} .original_name {dmi_addr[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 338: set_db pin:raifes_dtm/dmi_en_reg/Q .original_name {dmi_en/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 339: set_db {pin:raifes_dtm/dmi_addr_reg[0]/Q} .original_name {dmi_addr[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 340: set_db {pin:raifes_dtm/dmi_wdata_reg[14]/Q} .original_name {dmi_wdata[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 341: set_db {pin:raifes_dtm/dmi_wdata_reg[31]/Q} .original_name {dmi_wdata[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 342: set_db {pin:raifes_dtm/dmi_wdata_reg[30]/Q} .original_name {dmi_wdata[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 343: set_db {pin:raifes_dtm/dmi_wdata_reg[29]/Q} .original_name {dmi_wdata[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 344: set_db {pin:raifes_dtm/dmi_wdata_reg[0]/Q} .original_name {dmi_wdata[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 345: set_db {pin:raifes_dtm/dmi_wdata_reg[1]/Q} .original_name {dmi_wdata[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 346: set_db {pin:raifes_dtm/dmi_wdata_reg[3]/Q} .original_name {dmi_wdata[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 347: set_db {pin:raifes_dtm/dmi_wdata_reg[4]/Q} .original_name {dmi_wdata[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 348: set_db {pin:raifes_dtm/dmi_wdata_reg[5]/Q} .original_name {dmi_wdata[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 349: set_db {pin:raifes_dtm/dmi_wdata_reg[7]/Q} .original_name {dmi_wdata[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 350: set_db {pin:raifes_dtm/dmi_wdata_reg[8]/Q} .original_name {dmi_wdata[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 351: set_db {pin:raifes_dtm/dmi_wdata_reg[9]/Q} .original_name {dmi_wdata[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 352: set_db {pin:raifes_dtm/dmi_wdata_reg[24]/Q} .original_name {dmi_wdata[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 353: set_db {pin:raifes_dtm/dmi_wdata_reg[25]/Q} .original_name {dmi_wdata[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 354: set_db {pin:raifes_dtm/dmi_addr_reg[6]/Q} .original_name {dmi_addr[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 355: set_db {pin:raifes_dtm/dmi_addr_reg[3]/Q} .original_name {dmi_addr[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 356: set_db {pin:raifes_dtm/dmi_wdata_reg[11]/Q} .original_name {dmi_wdata[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 357: set_db {pin:raifes_dtm/dmi_addr_reg[4]/Q} .original_name {dmi_addr[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 358: set_db {pin:raifes_dtm/dmi_wdata_reg[27]/Q} .original_name {dmi_wdata[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 359: set_db {pin:raifes_dtm/dmi_addr_reg[5]/Q} .original_name {dmi_addr[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 360: set_db {pin:raifes_dtm/dmi_wdata_reg[26]/Q} .original_name {dmi_wdata[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 361: set_db {pin:raifes_dtm/dmi_wdata_reg[22]/Q} .original_name {dmi_wdata[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 362: set_db {pin:raifes_dtm/dmi_wdata_reg[18]/Q} .original_name {dmi_wdata[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 363: set_db {pin:raifes_dtm/dmi_wdata_reg[23]/Q} .original_name {dmi_wdata[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 364: set_db {pin:raifes_dtm/state_reg[2]/Q} .original_name {state[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 365: set_db {pin:raifes_dtm/PUFCTRL_reg[31]/Q} .original_name {PUFCTRL[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 366: set_db {pin:raifes_dtm/adc_ctrl_reg[13]/Q} .original_name {adc_ctrl[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 367: set_db {pin:raifes_dtm/adc_ctrl_reg[14]/Q} .original_name {adc_ctrl[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 368: set_db {pin:raifes_dtm/adc_ctrl_reg[9]/Q} .original_name {adc_ctrl[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 369: set_db {pin:raifes_dtm/adc_ctrl_reg[1]/Q} .original_name {adc_ctrl[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 370: set_db {pin:raifes_dtm/adc_ctrl_reg[10]/Q} .original_name {adc_ctrl[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 371: set_db {pin:raifes_dtm/adc_ctrl_reg[15]/Q} .original_name {adc_ctrl[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 372: set_db {pin:raifes_dtm/adc_ctrl_reg[2]/Q} .original_name {adc_ctrl[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 373: set_db {pin:raifes_dtm/adc_ctrl_reg[12]/Q} .original_name {adc_ctrl[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 374: set_db {pin:raifes_dtm/adc_ctrl_reg[11]/Q} .original_name {adc_ctrl[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 375: set_db {pin:raifes_dtm/adc_ctrl_reg[8]/Q} .original_name {adc_ctrl[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 376: set_db {pin:raifes_dtm/adc_ctrl_reg[7]/Q} .original_name {adc_ctrl[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 377: set_db {pin:raifes_dtm/adc_ctrl_reg[6]/Q} .original_name {adc_ctrl[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 378: set_db {pin:raifes_dtm/adc_ctrl_reg[5]/Q} .original_name {adc_ctrl[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 379: set_db {pin:raifes_dtm/adc_ctrl_reg[4]/Q} .original_name {adc_ctrl[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 380: set_db {pin:raifes_dtm/adc_ctrl_reg[3]/Q} .original_name {adc_ctrl[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 381: set_db {pin:raifes_dtm/adc_ctrl_reg[0]/Q} .original_name {adc_ctrl[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 382: set_db {pin:raifes_dtm/IDCODE_reg[31]/Q} .original_name {IDCODE[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 383: set_db {pin:raifes_dtm/puf_ctrl_reg[26]/Q} .original_name {puf_ctrl[26]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 384: set_db {pin:raifes_dtm/puf_ctrl_reg[19]/Q} .original_name {puf_ctrl[19]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 385: set_db {pin:raifes_dtm/puf_ctrl_reg[9]/Q} .original_name {puf_ctrl[9]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 386: set_db {pin:raifes_dtm/puf_ctrl_reg[15]/Q} .original_name {puf_ctrl[15]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 387: set_db {pin:raifes_dtm/puf_ctrl_reg[16]/Q} .original_name {puf_ctrl[16]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 388: set_db {pin:raifes_dtm/puf_ctrl_reg[20]/Q} .original_name {puf_ctrl[20]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 389: set_db {pin:raifes_dtm/puf_ctrl_reg[10]/Q} .original_name {puf_ctrl[10]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 390: set_db {pin:raifes_dtm/puf_ctrl_reg[12]/Q} .original_name {puf_ctrl[12]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 391: set_db {pin:raifes_dtm/puf_ctrl_reg[30]/Q} .original_name {puf_ctrl[30]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 392: set_db {pin:raifes_dtm/puf_ctrl_reg[27]/Q} .original_name {puf_ctrl[27]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 393: set_db {pin:raifes_dtm/puf_ctrl_reg[18]/Q} .original_name {puf_ctrl[18]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 394: set_db {pin:raifes_dtm/puf_ctrl_reg[31]/Q} .original_name {puf_ctrl[31]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 395: set_db {pin:raifes_dtm/IR_shift_reg[1]/Q} .original_name {IR_shift[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 396: set_db {pin:raifes_dtm/IR_shift_reg[3]/Q} .original_name {IR_shift[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 397: set_db {pin:raifes_dtm/IR_reg[2]/Q} .original_name {IR[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 398: set_db {pin:raifes_dtm/IR_shift_reg[2]/Q} .original_name {IR_shift[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 399: set_db {pin:raifes_dtm/puf_ctrl_reg[8]/Q} .original_name {puf_ctrl[8]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 400: set_db {pin:raifes_dtm/puf_ctrl_reg[25]/Q} .original_name {puf_ctrl[25]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 401: set_db {pin:raifes_dtm/puf_ctrl_reg[21]/Q} .original_name {puf_ctrl[21]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 402: set_db {pin:raifes_dtm/puf_ctrl_reg[17]/Q} .original_name {puf_ctrl[17]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 403: set_db {pin:raifes_dtm/puf_ctrl_reg[14]/Q} .original_name {puf_ctrl[14]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 404: set_db {pin:raifes_dtm/IR_reg[1]/Q} .original_name {IR[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 405: set_db {pin:raifes_dtm/puf_ctrl_reg[22]/Q} .original_name {puf_ctrl[22]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 406: set_db {pin:raifes_dtm/puf_ctrl_reg[29]/Q} .original_name {puf_ctrl[29]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 407: set_db {pin:raifes_dtm/puf_ctrl_reg[23]/Q} .original_name {puf_ctrl[23]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 408: set_db {pin:raifes_dtm/puf_ctrl_reg[0]/Q} .original_name {puf_ctrl[0]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 409: set_db {pin:raifes_dtm/puf_ctrl_reg[6]/Q} .original_name {puf_ctrl[6]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 410: set_db {pin:raifes_dtm/puf_ctrl_reg[24]/Q} .original_name {puf_ctrl[24]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 411: set_db {pin:raifes_dtm/puf_ctrl_reg[1]/Q} .original_name {puf_ctrl[1]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 412: set_db {pin:raifes_dtm/puf_ctrl_reg[2]/Q} .original_name {puf_ctrl[2]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 413: set_db {pin:raifes_dtm/puf_ctrl_reg[11]/Q} .original_name {puf_ctrl[11]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 414: set_db {pin:raifes_dtm/puf_ctrl_reg[7]/Q} .original_name {puf_ctrl[7]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 415: set_db {pin:raifes_dtm/puf_ctrl_reg[5]/Q} .original_name {puf_ctrl[5]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 416: set_db {pin:raifes_dtm/puf_ctrl_reg[4]/Q} .original_name {puf_ctrl[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 417: set_db {pin:raifes_dtm/puf_ctrl_reg[3]/Q} .original_name {puf_ctrl[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 418: set_db {pin:raifes_dtm/puf_ctrl_reg[13]/Q} .original_name {puf_ctrl[13]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 419: set_db {pin:raifes_dtm/puf_ctrl_reg[28]/Q} .original_name {puf_ctrl[28]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 420: set_db {pin:raifes_dtm/IR_shift_reg[4]/Q} .original_name {IR_shift[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 421: set_db {pin:raifes_dtm/IR_reg[3]/Q} .original_name {IR[3]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 422: set_db {pin:raifes_dtm/IR_reg[4]/Q} .original_name {IR[4]/q}
[11/15 12:23:06     22s] @file(raifes_dtm.wnm_attrs.tcl) 423: set_db {pin:raifes_dtm/IR_reg[0]/Q} .original_name {IR[0]/q}
[11/15 12:23:06     22s] #@ End verbose source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 36: eval_enc { set edi_pe::pegConsiderMacroLayersUnblocked 1 }
[11/15 12:23:06     22s] @file(raifes_dtm.invs_setup.tcl) 37: eval_enc { set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1 }
[11/15 12:23:06     22s] #@ End verbose source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
[11/15 12:23:06     22s] @file(pr_easy.tcl) 23: set init_design_uniquify {1}
[11/15 12:23:06     22s] @file(pr_easy.tcl) 24: source floorplan.tcl
[11/15 12:23:06     22s] #@ Begin verbose source floorplan.tcl
[11/15 12:23:06     22s] @file(floorplan.tcl) 1: set HEIGHT 500
[11/15 12:23:06     22s] @file(floorplan.tcl) 2: set WIDTH 410
[11/15 12:23:06     22s] @file(floorplan.tcl) 4: create_floorplan -flip s -die_size $WIDTH $HEIGHT 17 17 17 17 
[11/15 12:23:06     22s] Adjusting die size togrid(PlacementGrid): width :410.4 height : 500.28
[11/15 12:23:06     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 17.280000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/15 12:23:06     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 17.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/15 12:23:06     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 17.280000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/15 12:23:06     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 17.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'blocksite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'tp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'tp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'bp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] **WARN: (IMPFP-3961):	The techSite 'bp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/15 12:23:06     22s] Type 'man IMPFP-3961' for more detail.
[11/15 12:23:06     22s] Generated pitch 3.6 in MTL4 is different from 3.24 defined in technology file in preferred direction.
[11/15 12:23:06     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/15 12:23:06     22s] @file(floorplan.tcl) 5: read_io_file  -no_die_size_adjust ./raifes_dtm.io
[11/15 12:23:06     22s] Reading IO assignment file "./raifes_dtm.io" ...
[11/15 12:23:06     22s] @file(floorplan.tcl) 7: set_db add_rings_stacked_via_top_layer MTL2
[11/15 12:23:06     22s] @file(floorplan.tcl) 8: set_db add_rings_stacked_via_bottom_layer MTL1 
[11/15 12:23:06     22s] @file(floorplan.tcl) 10: create_pg_pin -on_die -net vddd!
[11/15 12:23:06     22s] @file(floorplan.tcl) 11: create_pg_pin -on_die -net gndd!
[11/15 12:23:06     22s] @file(floorplan.tcl) 13: add_rings -nets {vddd! gndd!} \
[11/15 12:23:06     22s] -layer {top MTL1 bottom MTL1 left MTL2 right MTL2} \
[11/15 12:23:06     22s] -offset 2 \
[11/15 12:23:06     22s] -spacing 2 \
[11/15 12:23:06     22s] -width 5 \
[11/15 12:23:06     22s] -jog_distance 0.72 \
[11/15 12:23:06     22s] -threshold 0.72
[11/15 12:23:06     22s] #% Begin add_rings (date=11/15 12:23:06, mem=660.7M)
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 846.4M)
[11/15 12:23:06     22s] Ring generation is complete.
[11/15 12:23:06     22s] vias are now being generated.
[11/15 12:23:06     22s] add_rings created 8 wires.
[11/15 12:23:06     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/15 12:23:06     22s] +--------+----------------+----------------+
[11/15 12:23:06     22s] |  Layer |     Created    |     Deleted    |
[11/15 12:23:06     22s] +--------+----------------+----------------+
[11/15 12:23:06     22s] |  MTL1  |        4       |       NA       |
[11/15 12:23:06     22s] |  VIA1  |        8       |        0       |
[11/15 12:23:06     22s] |  MTL2  |        4       |       NA       |
[11/15 12:23:06     22s] +--------+----------------+----------------+
[11/15 12:23:06     22s] #% End add_rings (date=11/15 12:23:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.6M, current mem=662.6M)
[11/15 12:23:06     22s] @file(floorplan.tcl) 22: connect_global_net vddd! -type pg_pin -pin_base_name vddd! -all 
[11/15 12:23:06     22s] @file(floorplan.tcl) 23: connect_global_net gndd! -type pg_pin -pin_base_name gndd! -all 
[11/15 12:23:06     22s] @file(floorplan.tcl) 25: connect_global_net vddd! -type tie_hi -all 
[11/15 12:23:06     22s] @file(floorplan.tcl) 26: connect_global_net gndd! -type tie_lo -all 
[11/15 12:23:06     22s] @file(floorplan.tcl) 27: commit_global_net_rules
[11/15 12:23:06     22s] *** Checked 4 GNC rules.
[11/15 12:23:06     22s] *** Applying global-net connections...
[11/15 12:23:06     22s] net ignore based on current view = 0
[11/15 12:23:06     22s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[11/15 12:23:06     22s] #@ End verbose source floorplan.tcl
[11/15 12:23:06     22s] @file(pr_easy.tcl) 26: set_db / .design_process_node 180
[11/15 12:23:06     22s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/15 12:23:06     22s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/15 12:23:06     22s] 	For post_route extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in post_route extraction extract_rc_effort_level low is relative_only.
[11/15 12:23:06     22s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[11/15 12:23:06     22s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[11/15 12:23:06     22s] Updating process node dependent CCOpt properties for the 180nm process node.
[11/15 12:23:06     22s] @file(pr_easy.tcl) 27: set_db / .design_flow_effort standard
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] @file(pr_easy.tcl) 29: set_db / .place_global_clock_gate_aware false
[11/15 12:23:06     22s] @file(pr_easy.tcl) 30: set_db / .place_global_cong_effort medium
[11/15 12:23:06     22s] @file(pr_easy.tcl) 31: set_db / .place_global_solver_effort medium
[11/15 12:23:06     22s] @file(pr_easy.tcl) 33: set_db / .design_early_clock_flow true
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] @file(pr_easy.tcl) 34: set_db / .opt_useful_skew true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 35: set_db / .opt_effort medium
[11/15 12:23:06     22s] @file(pr_easy.tcl) 37: set_db / .ccopt_override_min_skew_target true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 38: set_db / .cts_buffer_cells {BF BF2 BF3 BF4 BF5 BF8}
[11/15 12:23:06     22s] @file(pr_easy.tcl) 39: set_db / .cts_inverter_cells {INV INV2 INV3 INV4 INV5}
[11/15 12:23:06     22s] @file(pr_easy.tcl) 41: set_db / .cts_target_max_transition_time $TARGET_TRANSITION
[11/15 12:23:06     22s] @file(pr_easy.tcl) 43: set_db / .reorder_scan_clock_aware true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 44: set_db / .reorder_scan_effort medium
[11/15 12:23:06     22s] @file(pr_easy.tcl) 46: set_db / .route_design_with_timing_driven true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 47: set_db / .reorder_scan_swap_effort medium
[11/15 12:23:06     22s] @file(pr_easy.tcl) 49: set_db / .write_def_lef_out_version 5.6
[11/15 12:23:06     22s] @file(pr_easy.tcl) 50: set_db / .write_def_include_lef_vias true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 51: set_db / .write_def_include_lef_ndr true
[11/15 12:23:06     22s] @file(pr_easy.tcl) 52: set_db / .generate_special_via_parameterized_via_only true
[11/15 12:23:06     22s] generate_special_via_parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[11/15 12:23:06     22s] @file(pr_easy.tcl) 53: set_db / .route_design_detail_post_route_wire_widen widen
[11/15 12:23:06     22s] @file(pr_easy.tcl) 54: set_db / .route_design_detail_post_route_wire_widen_rule LayerWidth
[11/15 12:23:06     22s] @file(pr_easy.tcl) 55: set_db / .route_design_detail_min_length_for_widen_wire 0.1 
[11/15 12:23:06     22s] @file(pr_easy.tcl) 56: set_db / .opt_area_recovery false
[11/15 12:23:06     22s] @file(pr_easy.tcl) 61: delete_buffer_trees
[11/15 12:23:06     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.6 mem=846.4M
[11/15 12:23:06     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.6 mem=846.4M
[11/15 12:23:06     22s] *** Start delete_buffer_trees ***
[11/15 12:23:06     22s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:23:06     22s] 
[11/15 12:23:06     22s] Info: Detect buffers to remove automatically.
[11/15 12:23:06     22s] Analyzing netlist ...
[11/15 12:23:06     22s] Updating netlist
[11/15 12:23:07     22s] AAE DB initialization (MEM=1011.09 CPU=0:00:00.2 REAL=0:00:01.0) 
[11/15 12:23:07     23s] siFlow : Timing analysis mode is single, using late cdB files
[11/15 12:23:07     23s] Start AAE Lib Loading. (MEM=1011.09)
[11/15 12:23:07     23s] End AAE Lib Loading. (MEM=1030.17 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 12:23:07     23s] 
[11/15 12:23:07     23s] *summary: 98 instances (buffers/inverters) removed
[11/15 12:23:07     23s] *** Finish delete_buffer_trees (0:00:00.6) ***
[11/15 12:23:07     23s] @file(pr_easy.tcl) 62: delete_clock_trees [get_db clocks]
[11/15 12:23:07     23s] No clock trees defined.
[11/15 12:23:07     23s] @file(pr_easy.tcl) 64: place_opt_design
[11/15 12:23:07     23s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/15 12:23:07     23s] 'set_default_switching_activity' finished successfully.
[11/15 12:23:07     23s] *** Starting GigaPlace ***
[11/15 12:23:07     23s] **INFO: user set placement options
[11/15 12:23:07     23s] root: { place_global_clock_gate_aware {false} place_global_cong_effort {medium} place_global_reorder_scan {false}}
[11/15 12:23:07     23s] **INFO: user set opt options
[11/15 12:23:07     23s] root: { opt_area_recovery {false} opt_useful_skew {true}}
[11/15 12:23:07     23s] #optDebug: fT-E <X 2 3 1 0>
[11/15 12:23:07     23s] #optDebug: fT-E <X 2 3 1 0>
[11/15 12:23:07     23s] #optDebug: fT-S <1 2 3 1 0>
[11/15 12:23:07     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1032.2M
[11/15 12:23:07     23s] #spOpts: N=180 
[11/15 12:23:07     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1032.2M
[11/15 12:23:07     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1032.2M
[11/15 12:23:07     23s] Core basic site is standard
[11/15 12:23:07     23s] Use One level site array because memory saving is note enough.
[11/15 12:23:07     23s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:07     23s] SiteArray: use 36,540 bytes
[11/15 12:23:07     23s] SiteArray: current memory after site array memory allocatiion 1032.2M
[11/15 12:23:07     23s] SiteArray: FP blocked sites are writable
[11/15 12:23:07     23s] Estimated cell power/ground rail width = 1.650 um
[11/15 12:23:07     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:07     23s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1032.2M
[11/15 12:23:07     23s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1032.2M
[11/15 12:23:07     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.009, MEM:1064.2M
[11/15 12:23:07     23s] OPERPROF:     Starting CMU at level 3, MEM:1064.2M
[11/15 12:23:07     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1064.2M
[11/15 12:23:07     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1064.2M
[11/15 12:23:07     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1064.2MB).
[11/15 12:23:07     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1064.2M
[11/15 12:23:07     23s] Begin: Create ccopt clock spec
[11/15 12:23:07     23s] Creating clock tree spec for modes (timing configs): timing_constraints
[11/15 12:23:07     23s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/15 12:23:07     23s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:07     23s] Summary for sequential cells identification: 
[11/15 12:23:07     23s]   Identified SBFF number: 21
[11/15 12:23:07     23s]   Identified MBFF number: 0
[11/15 12:23:07     23s]   Identified SB Latch number: 0
[11/15 12:23:07     23s]   Identified MB Latch number: 0
[11/15 12:23:07     23s]   Not identified SBFF number: 0
[11/15 12:23:07     23s]   Not identified MBFF number: 0
[11/15 12:23:07     23s]   Not identified SB Latch number: 0
[11/15 12:23:07     23s]   Not identified MB Latch number: 0
[11/15 12:23:07     23s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:07     23s]  Visiting view : slow_ss
[11/15 12:23:07     23s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:07     23s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:07     23s]  Visiting view : fast_ff
[11/15 12:23:07     23s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:07     23s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:07     23s]  Setting StdDelay to 118.40
[11/15 12:23:07     23s] Creating Cell Server, finished. 
[11/15 12:23:07     23s] 
[11/15 12:23:07     23s] Reset timing graph...
[11/15 12:23:07     23s] Ignoring AAE DB Resetting ...
[11/15 12:23:07     23s] Reset timing graph done.
[11/15 12:23:07     23s] Ignoring AAE DB Resetting ...
[11/15 12:23:07     23s] Analyzing clock structure...
[11/15 12:23:07     23s] Analyzing clock structure done.
[11/15 12:23:07     23s] Reset timing graph...
[11/15 12:23:07     23s] Ignoring AAE DB Resetting ...
[11/15 12:23:07     23s] Reset timing graph done.
[11/15 12:23:07     23s] Wrote: .temp_ccopt_internal_auto_27379.spec
[11/15 12:23:07     23s] Extracting original clock gating for SYSCLK...
[11/15 12:23:07     23s]   clock_tree SYSCLK contains 273 sinks and 0 clock gates.
[11/15 12:23:07     23s]   Extraction for SYSCLK complete.
[11/15 12:23:07     23s] Extracting original clock gating for SYSCLK done.
[11/15 12:23:07     23s] The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
[11/15 12:23:07     23s] Checking clock tree convergence...
[11/15 12:23:07     23s] Checking clock tree convergence done.
[11/15 12:23:07     23s] End: Create ccopt clock spec
[11/15 12:23:07     23s] Clock Net NDR statistics after committing ccopt net attributes: --------------------------------------------------------------------------------
[11/15 12:23:07     23s]                 Count | NDR-name                         Net Type        Bottom-Pref  Top-Pref     Extra-Space  Shield-Nets
[11/15 12:23:07     23s]                     2 | default                          Clock leaf      3            4            1            -
[11/15 12:23:07     23s] (commit_clock_tree_route_attributes): Committed routing attributes to 2 clock nets from 1 route_types.
[11/15 12:23:07     23s] Done: commit ccopt clock tree net attributes.
[11/15 12:23:07     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 12:23:07     23s] [check_scan_connected]: number of scan connected with missing definition = 37, number of scan = 94, number of sequential = 273, percentage of missing scan cell = 13.55% (37 / 273)
[11/15 12:23:07     23s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 13.55% flops. Placement and timing QoR can be severely impacted in this case!
[11/15 12:23:07     23s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[11/15 12:23:07     23s] no activity file in design. spp won't run.
[11/15 12:23:07     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.8 mem=1072.2M
[11/15 12:23:07     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.8 mem=1072.2M
[11/15 12:23:07     23s] *** Start delete_buffer_trees ***
[11/15 12:23:07     23s] Info: Detect buffers to remove automatically.
[11/15 12:23:07     23s] Analyzing netlist ...
[11/15 12:23:07     23s] Updating netlist
[11/15 12:23:07     23s] 
[11/15 12:23:07     23s] *summary: 1 instances (buffers/inverters) removed
[11/15 12:23:07     23s] *** Finish delete_buffer_trees (0:00:00.1) ***
[11/15 12:23:07     23s] Deleting Cell Server ...
[11/15 12:23:07     23s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:23:07     23s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:23:07     23s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1072.2M
[11/15 12:23:07     23s] Deleted 0 physical inst  (cell - / prefix -).
[11/15 12:23:07     23s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] Extracting standard cell pins and blockage ...... 
[11/15 12:23:07     23s] Pin and blockage extraction finished
[11/15 12:23:07     23s] Extracting macro/IO cell pins and blockage ...... 
[11/15 12:23:07     23s] no activity file in design. spp won't run.
[11/15 12:23:07     23s] Pin and blockage extraction finished
[11/15 12:23:07     23s] No user-set net weight.
[11/15 12:23:07     23s] Options: pinGuide congEffort=medium gpeffort=medium 
[11/15 12:23:07     23s] #spOpts: N=180 minPadR=1.1 
[11/15 12:23:07     23s] #std cell=713 (0 fixed + 713 movable) #block=0 (0 floating + 0 preplaced)
[11/15 12:23:07     23s] #ioInst=0 #net=766 #term=2686 #term/net=3.51, #fixedIo=147, #floatIo=0, #fixedPin=146, #floatPin=0
[11/15 12:23:07     23s] stdCell: 713 single + 0 double + 0 multi
[11/15 12:23:07     23s] Total standard cell length = 10.3550 (mm), area = 0.1367 (mm^2)
[11/15 12:23:07     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1072.2M
[11/15 12:23:07     23s] Core basic site is standard
[11/15 12:23:07     23s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:07     23s] SiteArray: use 36,540 bytes
[11/15 12:23:07     23s] SiteArray: current memory after site array memory allocatiion 1072.2M
[11/15 12:23:07     23s] SiteArray: FP blocked sites are writable
[11/15 12:23:07     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:07     23s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF: Starting pre-place ADS at level 1, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] ADSU 0.787 -> 0.845
[11/15 12:23:07     23s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1072.2M
[11/15 12:23:07     23s] Average module density = 0.845.
[11/15 12:23:07     23s] Density for the design = 0.845.
[11/15 12:23:07     23s]        = stdcell_area 7191 sites (136687 um^2) / alloc_area 8515 sites (161853 um^2).
[11/15 12:23:07     23s] Pin Density = 0.2940.
[11/15 12:23:07     23s]             = total # of pins 2686 / total area 9135.
[11/15 12:23:07     23s] OPERPROF: Starting spMPad at level 1, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Starting spContextMPad at level 2, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] Initial padding reaches pin density 0.676 for top
[11/15 12:23:07     23s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.250
[11/15 12:23:07     23s] InitPadU 0.845 -> 0.950 for top
[11/15 12:23:07     23s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/15 12:23:07     23s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1072.2M
[11/15 12:23:07     23s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1072.2M
[11/15 12:23:07     23s] === lastAutoLevel = 6 
[11/15 12:23:07     23s] OPERPROF: Starting spInitNetWt at level 1, MEM:1072.2M
[11/15 12:23:07     23s] 0 delay mode for cte enabled initNetWt.
[11/15 12:23:07     23s] no activity file in design. spp won't run.
[11/15 12:23:07     23s] [spp] 0
[11/15 12:23:07     23s] [adp] 0:1:1:3
[11/15 12:23:07     23s] 0 delay mode for cte disabled initNetWt.
[11/15 12:23:07     23s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.019, MEM:1072.2M
[11/15 12:23:07     23s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/15 12:23:07     23s] OPERPROF: Starting npMain at level 1, MEM:1072.2M
[11/15 12:23:08     23s] OPERPROF:   Starting npPlace at level 2, MEM:1132.2M
[11/15 12:23:09     23s] Iteration  1: Total net bbox = 6.218e+04 (2.89e+04 3.33e+04)
[11/15 12:23:09     23s]               Est.  stn bbox = 6.529e+04 (3.02e+04 3.51e+04)
[11/15 12:23:09     23s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1117.9M
[11/15 12:23:09     23s] Iteration  2: Total net bbox = 6.218e+04 (2.89e+04 3.33e+04)
[11/15 12:23:09     23s]               Est.  stn bbox = 6.529e+04 (3.02e+04 3.51e+04)
[11/15 12:23:09     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1117.9M
[11/15 12:23:09     23s] exp_mt_sequential is set from setPlaceMode option to 1
[11/15 12:23:09     23s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/15 12:23:09     23s] place_exp_mt_interval set to default 32
[11/15 12:23:09     23s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/15 12:23:09     24s] Iteration  3: Total net bbox = 3.984e+04 (1.79e+04 2.19e+04)
[11/15 12:23:09     24s]               Est.  stn bbox = 4.652e+04 (2.06e+04 2.59e+04)
[11/15 12:23:09     24s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     24s] Iteration  4: Total net bbox = 4.765e+04 (2.15e+04 2.62e+04)
[11/15 12:23:09     24s]               Est.  stn bbox = 5.514e+04 (2.45e+04 3.07e+04)
[11/15 12:23:09     24s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     25s] Iteration  5: Total net bbox = 4.709e+04 (2.21e+04 2.50e+04)
[11/15 12:23:09     25s]               Est.  stn bbox = 5.561e+04 (2.59e+04 2.97e+04)
[11/15 12:23:09     25s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     25s] OPERPROF:   Finished npPlace at level 2, CPU:1.150, REAL:0.430, MEM:1150.9M
[11/15 12:23:09     25s] OPERPROF: Finished npMain at level 1, CPU:1.160, REAL:1.441, MEM:1150.9M
[11/15 12:23:09     25s] OPERPROF: Starting npMain at level 1, MEM:1150.9M
[11/15 12:23:09     25s] OPERPROF:   Starting npPlace at level 2, MEM:1150.9M
[11/15 12:23:09     25s] Iteration  6: Total net bbox = 4.892e+04 (2.28e+04 2.61e+04)
[11/15 12:23:09     25s]               Est.  stn bbox = 5.785e+04 (2.67e+04 3.11e+04)
[11/15 12:23:09     25s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     25s] Iteration  7: Total net bbox = 5.204e+04 (2.40e+04 2.80e+04)
[11/15 12:23:09     25s]               Est.  stn bbox = 6.122e+04 (2.80e+04 3.32e+04)
[11/15 12:23:09     25s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     26s] Iteration  8: Total net bbox = 5.427e+04 (2.50e+04 2.92e+04)
[11/15 12:23:09     26s]               Est.  stn bbox = 6.349e+04 (2.91e+04 3.44e+04)
[11/15 12:23:09     26s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1246.9M
[11/15 12:23:09     26s] OPERPROF:   Finished npPlace at level 2, CPU:1.110, REAL:0.432, MEM:1150.9M
[11/15 12:23:09     26s] OPERPROF: Finished npMain at level 1, CPU:1.110, REAL:0.443, MEM:1150.9M
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1150.9M
[11/15 12:23:09     26s] Starting Early Global Route rough congestion estimation: mem = 1150.9M
[11/15 12:23:09     26s] (I)       Reading DB...
[11/15 12:23:09     26s] (I)       Read data from FE... (mem=1151.9M)
[11/15 12:23:09     26s] (I)       Read nodes and places... (mem=1151.9M)
[11/15 12:23:09     26s] (I)       Done Read nodes and places (cpu=0.010s, mem=1151.9M)
[11/15 12:23:09     26s] (I)       Read nets... (mem=1151.9M)
[11/15 12:23:09     26s] (I)       Done Read nets (cpu=0.000s, mem=1151.9M)
[11/15 12:23:09     26s] (I)       Done Read data from FE (cpu=0.010s, mem=1151.9M)
[11/15 12:23:09     26s] (I)       before initializing RouteDB syMemory usage = 1151.9 MB
[11/15 12:23:09     26s] (I)       congestionReportName   : 
[11/15 12:23:09     26s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:09     26s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:09     26s] (I)       doTrackAssignment      : 1
[11/15 12:23:09     26s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:09     26s] (I)       numThreads             : 8
[11/15 12:23:09     26s] (I)       bufferingAwareRouting  : false
[11/15 12:23:09     26s] [NR-eGR] honorMsvRouteConstraint: false
[11/15 12:23:09     26s] (I)       honorPin               : false
[11/15 12:23:09     26s] (I)       honorPinGuide          : true
[11/15 12:23:09     26s] (I)       honorPartition         : false
[11/15 12:23:09     26s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:09     26s] (I)       allowPartitionCrossover: false
[11/15 12:23:09     26s] (I)       honorSingleEntry       : true
[11/15 12:23:09     26s] (I)       honorSingleEntryStrong : true
[11/15 12:23:09     26s] (I)       handleViaSpacingRule   : false
[11/15 12:23:09     26s] (I)       handleEolSpacingRule   : false
[11/15 12:23:09     26s] (I)       PDConstraint           : none
[11/15 12:23:09     26s] (I)       expBetterNDRHandling   : false
[11/15 12:23:09     26s] [NR-eGR] honorClockSpecNDR      : 0
[11/15 12:23:09     26s] (I)       routingEffortLevel     : 3
[11/15 12:23:09     26s] (I)       effortLevel            : standard
[11/15 12:23:09     26s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:09     26s] [NR-eGR] maxRouteLayer          : 4
[11/15 12:23:09     26s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:09     26s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:09     26s] (I)       numRowsPerGCell        : 2
[11/15 12:23:09     26s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:09     26s] (I)       multiThreadingTA       : 1
[11/15 12:23:09     26s] (I)       optimizationMode       : false
[11/15 12:23:09     26s] (I)       routeSecondPG          : false
[11/15 12:23:09     26s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:09     26s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:09     26s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:09     26s] (I)       scenicBound            : 1.15
[11/15 12:23:09     26s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:09     26s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:09     26s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:09     26s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:09     26s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:09     26s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:09     26s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:09     26s] (I)       localRouteEffort       : 1.00
[11/15 12:23:09     26s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:09     26s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:09     26s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:09     26s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:09     26s] (I)       routeVias              : 
[11/15 12:23:09     26s] (I)       readTROption           : true
[11/15 12:23:09     26s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:09     26s] [NR-eGR] numTracksPerClockWire  : 0
[11/15 12:23:09     26s] (I)       routeSelectedNetsOnly  : false
[11/15 12:23:09     26s] (I)       clkNetUseMaxDemand     : true
[11/15 12:23:09     26s] (I)       extraDemandForClocks   : 0
[11/15 12:23:09     26s] (I)       steinerRemoveLayers    : false
[11/15 12:23:09     26s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:09     26s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:09     26s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:09     26s] (I)       spanningTreeRefinement : false
[11/15 12:23:09     26s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:09     26s] (I)       starting read tracks
[11/15 12:23:09     26s] (I)       build grid graph
[11/15 12:23:09     26s] (I)       build grid graph start
[11/15 12:23:09     26s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:09     26s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:09     26s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:09     26s] [NR-eGR] MTL4 has single uniform track structure
[11/15 12:23:09     26s] (I)       build grid graph end
[11/15 12:23:09     26s] (I)       numViaLayers=4
[11/15 12:23:09     26s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:09     26s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:09     26s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:09     26s] (I)       end build via table
[11/15 12:23:09     26s] [NR-eGR] Read 12 PG shapes in 0.000 seconds
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:09     26s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:09     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 12:23:09     26s] (I)       readDataFromPlaceDB
[11/15 12:23:09     26s] (I)       Read net information..
[11/15 12:23:09     26s] [NR-eGR] Read numTotalNets=766  numIgnoredNets=0
[11/15 12:23:09     26s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] (I)       read default dcut vias
[11/15 12:23:09     26s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:09     26s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:09     26s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:09     26s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:09     26s] (I)       Start initializing grid graph
[11/15 12:23:09     26s] (I)       End initializing grid graph
[11/15 12:23:09     26s] (I)       Model blockages into capacity
[11/15 12:23:09     26s] (I)       Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[11/15 12:23:09     26s] (I)       Num blockages on layer 1: 12
[11/15 12:23:09     26s] (I)       Num blockages on layer 2: 0
[11/15 12:23:09     26s] (I)       Num blockages on layer 3: 0
[11/15 12:23:09     26s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] (I)       Number of ignored nets = 0
[11/15 12:23:09     26s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of clock nets = 2.  Ignored: No
[11/15 12:23:09     26s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:09     26s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:09     26s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1151.9 MB
[11/15 12:23:09     26s] (I)       Ndr track 0 does not exist
[11/15 12:23:09     26s] (I)       Ndr track 0 does not exist
[11/15 12:23:09     26s] (I)       Layer1  viaCost=300.00
[11/15 12:23:09     26s] (I)       Layer2  viaCost=200.00
[11/15 12:23:09     26s] (I)       Layer3  viaCost=300.00
[11/15 12:23:09     26s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:09     26s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:09     26s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:09     26s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:09     26s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:09     26s] (I)       GCell width         : 26400  (dbu)
[11/15 12:23:09     26s] (I)       GCell height        : 26400  (dbu)
[11/15 12:23:09     26s] (I)       Grid                :    16    19     4
[11/15 12:23:09     26s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:09     26s] (I)       Vertical capacity   :     0 26400     0 26400
[11/15 12:23:09     26s] (I)       Horizontal capacity :     0     0 26400     0
[11/15 12:23:09     26s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:09     26s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:09     26s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:09     26s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:09     26s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:09     26s] (I)       Num tracks per GCell: 26.40 18.33 20.00  7.33
[11/15 12:23:09     26s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:09     26s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:09     26s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:09     26s] (I)       --------------------------------------------------------
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:09     26s] [NR-eGR] Rule id: 0  Nets: 2 
[11/15 12:23:09     26s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:09     26s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:09     26s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:09     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:09     26s] [NR-eGR] Rule id: 1  Nets: 764 
[11/15 12:23:09     26s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:09     26s] (I)       Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:09     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:09     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:09     26s] [NR-eGR] ========================================
[11/15 12:23:09     26s] [NR-eGR] 
[11/15 12:23:09     26s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:09     26s] (I)       blocked tracks on layer2 : = 304 / 5415 (5.61%)
[11/15 12:23:09     26s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:09     26s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:09     26s] (I)       After initializing earlyGlobalRoute syMemory usage = 1151.9 MB
[11/15 12:23:09     26s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:09     26s] (I)       ============= Initialization =============
[11/15 12:23:09     26s] (I)       numLocalWires=982  numGlobalNetBranches=320  numLocalNetBranches=171
[11/15 12:23:09     26s] (I)       totalPins=2686  totalGlobalPin=2028 (75.50%)
[11/15 12:23:09     26s] (I)       total 2D Cap : 13328 = (6048 H, 7280 V)
[11/15 12:23:09     26s] (I)       ============  Phase 1a Route ============
[11/15 12:23:09     26s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:09     26s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/15 12:23:09     26s] (I)       Usage: 2427 = (1174 H, 1253 V) = (19.41% H, 17.21% V) = (3.099e+04um H, 3.308e+04um V)
[11/15 12:23:09     26s] (I)       
[11/15 12:23:09     26s] (I)       ============  Phase 1b Route ============
[11/15 12:23:09     26s] (I)       Usage: 2427 = (1174 H, 1253 V) = (19.41% H, 17.21% V) = (3.099e+04um H, 3.308e+04um V)
[11/15 12:23:09     26s] (I)       
[11/15 12:23:09     26s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/15 12:23:09     26s] 
[11/15 12:23:09     26s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/15 12:23:09     26s] Finished Early Global Route rough congestion estimation: mem = 1151.9M
[11/15 12:23:09     26s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.022, MEM:1151.9M
[11/15 12:23:09     26s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/15 12:23:09     26s] OPERPROF: Starting CDPad at level 1, MEM:1151.9M
[11/15 12:23:09     26s] CDPadU 0.950 -> 0.950
[11/15 12:23:09     26s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF: Starting npMain at level 1, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Starting npPlace at level 2, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.005, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.015, MEM:1151.9M
[11/15 12:23:09     26s] Global placement CDP skipped at cutLevel 7.
[11/15 12:23:09     26s] Iteration  9: Total net bbox = 5.590e+04 (2.68e+04 2.91e+04)
[11/15 12:23:09     26s]               Est.  stn bbox = 6.520e+04 (3.09e+04 3.43e+04)
[11/15 12:23:09     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.9M
[11/15 12:23:09     26s] Iteration 10: Total net bbox = 5.590e+04 (2.68e+04 2.91e+04)
[11/15 12:23:09     26s]               Est.  stn bbox = 6.520e+04 (3.09e+04 3.43e+04)
[11/15 12:23:09     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.9M
[11/15 12:23:09     26s] [adp] clock
[11/15 12:23:09     26s] [adp] weight, nr nets, wire length
[11/15 12:23:09     26s] [adp]      0        2  1523.491000
[11/15 12:23:09     26s] [adp] data
[11/15 12:23:09     26s] [adp] weight, nr nets, wire length
[11/15 12:23:09     26s] [adp]      0      764  54371.824000
[11/15 12:23:09     26s] [adp] 0.000000|0.000000|0.000000
[11/15 12:23:09     26s] Iteration 11: Total net bbox = 5.590e+04 (2.68e+04 2.91e+04)
[11/15 12:23:09     26s]               Est.  stn bbox = 6.520e+04 (3.09e+04 3.43e+04)
[11/15 12:23:09     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.9M
[11/15 12:23:09     26s] Finished Global Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1151.9M)
[11/15 12:23:09     26s] Solver runtime cpu: 0:00:02.2 real: 0:00:00.8
[11/15 12:23:09     26s] Core Placement runtime cpu: 0:00:02.3 real: 0:00:02.0
[11/15 12:23:09     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1151.9M
[11/15 12:23:09     26s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:09     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1151.9M
[11/15 12:23:09     26s] Core basic site is standard
[11/15 12:23:09     26s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:09     26s] SiteArray: use 36,540 bytes
[11/15 12:23:09     26s] SiteArray: current memory after site array memory allocatiion 1151.9M
[11/15 12:23:09     26s] SiteArray: FP blocked sites are writable
[11/15 12:23:09     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:09     26s] OPERPROF:         Starting RoutingBlockageFromWrireViaStBox at level 5, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:         Finished RoutingBlockageFromWrireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.004, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:       Starting CMU at level 4, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1151.9M
[11/15 12:23:09     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1151.9MB).
[11/15 12:23:09     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1151.9M
[11/15 12:23:09     26s] *** Starting place_detail (0:00:26.3 mem=1151.9M) ***
[11/15 12:23:09     26s] Total net bbox length = 5.804e+04 (2.891e+04 2.913e+04) (ext = 2.272e+04)
[11/15 12:23:09     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:09     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1151.9M
[11/15 12:23:09     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1151.9M
[11/15 12:23:09     26s] Starting refinePlace ...
[11/15 12:23:09     26s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 12:23:09     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1151.9MB) @(0:00:26.3 - 0:00:26.3).
[11/15 12:23:09     26s] Move report: preRPlace moves 713 insts, mean move: 4.39 um, max move: 23.13 um
[11/15 12:23:09     26s] 	Max move on inst (puf_ctrl_reg[6]): (120.95, 120.02) --> (113.76, 135.96)
[11/15 12:23:09     26s] 	Length: 23 sites, height: 1 rows, site name: standard, cell type: DFMH
[11/15 12:23:09     26s] wireLenOptFixPriorityInst 0 inst fixed
[11/15 12:23:09     26s] tweakage running in 8 threads.
[11/15 12:23:09     26s] Placement tweakage begins.
[11/15 12:23:09     26s] wire length = 7.222e+04
[11/15 12:23:10     26s] wire length = 6.784e+04
[11/15 12:23:10     26s] Placement tweakage ends.
[11/15 12:23:10     26s] Move report: tweak moves 193 insts, mean move: 13.68 um, max move: 55.68 um
[11/15 12:23:10     26s] 	Max move on inst (g11228__5703): (207.36, 267.96) --> (204.48, 215.16)
[11/15 12:23:10     26s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=1151.9MB) @(0:00:26.3 - 0:00:26.4).
[11/15 12:23:10     26s] 
[11/15 12:23:10     26s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:23:10     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:10     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1151.9MB) @(0:00:26.4 - 0:00:26.4).
[11/15 12:23:10     26s] Move report: Detail placement moves 713 insts, mean move: 7.38 um, max move: 55.42 um
[11/15 12:23:10     26s] 	Max move on inst (g11106): (208.67, 213.85) --> (207.36, 267.96)
[11/15 12:23:10     26s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1151.9MB
[11/15 12:23:10     26s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:10     26s]   maximum (X+Y) =        55.42 um
[11/15 12:23:10     26s]   inst (g11106) with max move: (208.668, 213.847) -> (207.36, 267.96)
[11/15 12:23:10     26s]   mean    (X+Y) =         7.38 um
[11/15 12:23:10     26s] Summary Report:
[11/15 12:23:10     26s] Instances move: 713 (out of 713 movable)
[11/15 12:23:10     26s] Instances flipped: 0
[11/15 12:23:10     26s] Mean displacement: 7.38 um
[11/15 12:23:10     26s] Max displacement: 55.42 um (Instance: g11106) (208.668, 213.847) -> (207.36, 267.9[11/15 12:23:10     26s] Total instances moved : 713
6)
[11/15 12:23:10     26s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: INV3
[11/15 12:23:10     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.097, MEM:1151.9M
[11/15 12:23:10     26s] Total net bbox length = 5.523e+04 (2.538e+04 2.985e+04) (ext = 2.236e+04)
[11/15 12:23:10     26s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1151.9MB
[11/15 12:23:10     26s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1151.9MB) @(0:00:26.3 - 0:00:26.4).
[11/15 12:23:10     26s] *** Finished place_detail (0:00:26.4 mem=1151.9M) ***
[11/15 12:23:10     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.103, MEM:1151.9M
[11/15 12:23:10     26s] *** Finished Initial Placement (cpu=0:00:02.5, real=0:00:03.0, mem=1151.9M) ***
[11/15 12:23:10     26s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:10     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1151.9M
[11/15 12:23:10     26s] Core basic site is standard
[11/15 12:23:10     26s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:10     26s] SiteArray: use 36,540 bytes
[11/15 12:23:10     26s] SiteArray: current memory after site array memory allocatiion 1151.9M
[11/15 12:23:10     26s] SiteArray: FP blocked sites are writable
[11/15 12:23:10     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:10     26s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1151.9M
[11/15 12:23:10     26s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1151.9M
[11/15 12:23:10     26s] default core: bins with density > 0.750 = 66.67 % ( 8 / 12 )
[11/15 12:23:10     26s] Density distribution unevenness ratio = 2.629%
[11/15 12:23:10     26s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:10     26s] UM:                                                                   final
[11/15 12:23:10     26s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:10     26s] UM:                                                                   global_place
[11/15 12:23:10     26s] [PSP]    Started earlyGlobalRoute kernel
[11/15 12:23:10     26s] [PSP]    Initial Peak syMemory usage = 1151.9 MB
[11/15 12:23:10     26s] (I)       Reading DB...
[11/15 12:23:10     26s] (I)       Read data from FE... (mem=1151.9M)
[11/15 12:23:10     26s] (I)       Read nodes and places... (mem=1151.9M)
[11/15 12:23:10     26s] (I)       Done Read nodes and places (cpu=0.010s, mem=1151.9M)
[11/15 12:23:10     26s] (I)       Read nets... (mem=1151.9M)
[11/15 12:23:10     26s] (I)       Done Read nets (cpu=0.000s, mem=1151.9M)
[11/15 12:23:10     26s] (I)       Done Read data from FE (cpu=0.010s, mem=1151.9M)
[11/15 12:23:10     26s] (I)       before initializing RouteDB syMemory usage = 1151.9 MB
[11/15 12:23:10     26s] (I)       congestionReportName   : 
[11/15 12:23:10     26s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:10     26s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:10     26s] (I)       doTrackAssignment      : 1
[11/15 12:23:10     26s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:10     26s] (I)       numThreads             : 8
[11/15 12:23:10     26s] (I)       bufferingAwareRouting  : false
[11/15 12:23:10     26s] (I)       [11/15 12:23:10     26s] [NR-eGR] honorMsvRouteConstraint: false
honorPin               : false
[11/15 12:23:10     26s] (I)       honorPinGuide          : true
[11/15 12:23:10     26s] (I)       honorPartition         : false
[11/15 12:23:10     26s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:10     26s] (I)       allowPartitionCrossover: false
[11/15 12:23:10     26s] (I)       honorSingleEntry       : true
[11/15 12:23:10     26s] (I)       honorSingleEntryStrong : true
[11/15 12:23:10     26s] (I)       handleViaSpacingRule   : false
[11/15 12:23:10     26s] (I)       handleEolSpacingRule   : false
[11/15 12:23:10     26s] (I)       PDConstraint           : none
[11/15 12:23:10     26s] (I)       expBetterNDRHandling   : false
[11/15 12:23:10     26s] (I)       routingEffortLevel     : 3
[11/15 12:23:10     26s] (I)       effortLevel            : standard
[11/15 12:23:10     26s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:10     26s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:10     26s] (I)       numRowsPerGCell        : 1
[11/15 12:23:10     26s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:10     26s] (I)       multiThreadingTA       : 1
[11/15 12:23:10     26s] (I)       [11/15 12:23:10     26s] [NR-eGR] honorClockSpecNDR      : 0
[11/15 12:23:10     26s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:10     26s] [NR-eGR] maxRouteLayer          : 4
optimizationMode       : false
[11/15 12:23:10     26s] (I)       routeSecondPG          : false
[11/15 12:23:10     26s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:10     26s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:10     26s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:10     26s] (I)       scenicBound            : 1.15
[11/15 12:23:10     26s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:10     26s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:10     26s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:10     26s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:10     26s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:10     26s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:10     26s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:10     26s] (I)       localRouteEffort       : 1.00
[11/15 12:23:10     26s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:10     26s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:10     26s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:10     26s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:10     26s] (I)       routeVias              : 
[11/15 12:23:10     26s] (I)       readTROption           : true
[11/15 12:23:10     26s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:10     26s] (I)       [11/15 12:23:10     26s] [NR-eGR] numTracksPerClockWire  : 0
routeSelectedNetsOnly  : false
[11/15 12:23:10     26s] (I)       clkNetUseMaxDemand     : true
[11/15 12:23:10     26s] (I)       extraDemandForClocks   : 0
[11/15 12:23:10     26s] (I)       steinerRemoveLayers    : false
[11/15 12:23:10     26s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:10     26s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:10     26s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:10     26s] (I)       spanningTreeRefinement : false
[11/15 12:23:10     26s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:10     26s] (I)       starting read tracks
[11/15 12:23:10     26s] (I)       build grid graph
[11/15 12:23:10     26s] (I)       build grid graph start
[11/15 12:23:10     26s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:10     26s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:10     26s] [NR-eGR] [11/15 12:23:10     26s] (I)       build grid graph end
MTL3 has single uniform track structure
[11/15 12:23:10     26s] [NR-eGR] MTL4 has single uniform track structure
[11/15 12:23:10     26s] (I)       numViaLayers=4
[11/15 12:23:10     26s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:10     26s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:10     26s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:10     26s] (I)       end build via table
[11/15 12:23:10     26s] [NR-eGR] Read 12 PG shapes in 0.000 seconds
[11/15 12:23:10     26s] 
[11/15 12:23:10     26s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:10     26s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:10     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 12:23:10     26s] (I)       readDataFromPlaceDB
[11/15 12:23:10     26s] (I)       Read net information..
[11/15 12:23:10     26s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:10     26s] 
[11/15 12:23:10     26s] (I)       read default dcut vias
[11/15 12:23:10     26s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:10     26s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:10     26s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:10     26s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:10     26s] (I)       Start initializing grid graph
[11/15 12:23:10     26s] (I)       End initializing grid graph
[11/15 12:23:10     26s] (I)       Model blockages into capacity
[11/15 12:23:10     26s] (I)       Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[11/15 12:23:10     26s] [NR-eGR] Read numTotalNets=766  numIgnoredNets=0
[11/15 12:23:10     26s] (I)       Num blockages on layer 1: 12
[11/15 12:23:10     26s] (I)       Num blockages on layer 2: 0
[11/15 12:23:10     26s] (I)       Num blockages on layer 3: 0
[11/15 12:23:10     26s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:10     26s] 
[11/15 12:23:10     26s] (I)       Number of ignored nets = 0
[11/15 12:23:10     26s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of clock nets = 2.  Ignored: No
[11/15 12:23:10     26s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:10     26s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:10     26s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1151.9 MB
[11/15 12:23:10     26s] (I)       Ndr track 0 does not exist
[11/15 12:23:10     26s] (I)       Ndr track 0 does not exist
[11/15 12:23:10     26s] (I)       Layer1  viaCost=300.00
[11/15 12:23:10     26s] (I)       Layer2  viaCost=200.00
[11/15 12:23:10     26s] (I)       Layer3  viaCost=300.00
[11/15 12:23:10     26s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:10     26s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:10     26s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:10     26s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:10     26s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:10     26s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:10     26s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:10     26s] (I)       Grid                :    31    38     4
[11/15 12:23:10     26s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:10     26s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:10     26s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:10     26s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:10     26s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:10     26s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:10     26s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:10     26s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:10     26s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:10     26s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:10     26s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:10     26s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:10     26s] (I)       --------------------------------------------------------
[11/15 12:23:10     26s] 
[11/15 12:23:10     26s] (I)       [11/15 12:23:10     26s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:10     26s] [NR-eGR] Rule id: 0id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
  Nets: 2 
[11/15 12:23:10     26s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:10     26s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:10     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:10     26s] [NR-eGR] Rule id: 1  Nets: 764 
[11/15 12:23:10     26s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:10     26s] (I)       Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:10     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:10     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:10     26s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:10     26s] [NR-eGR] ========================================
[11/15 12:23:10     26s] [NR-eGR] 
[11/15 12:23:10     26s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:10     26s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:10     26s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:10     26s] (I)       After initializing earlyGlobalRoute syMemory usage = 1151.9 MB
[11/15 12:23:10     26s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:10     26s] (I)       ============= Initialization =============
[11/15 12:23:10     26s] (I)       totalPins=2779  totalGlobalPin=2589 (93.16%)
[11/15 12:23:10     26s] (I)       total 2D Cap : 16050 = (11718 H, 4332 V)
[11/15 12:23:10     26s] (I)       [11/15 12:23:10     26s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
============  Phase 1a Route ============
[11/15 12:23:10     26s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:10     26s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/15 12:23:10     26s] (I)       Usage: 494 = (243 H, 251 V) = (2.07% H, 5.79% V) = (3.208e+03um H, 3.313e+03um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1b Route ============
[11/15 12:23:10     26s] (I)       Phase 1b runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 494 = (243 H, 251 V) = (2.07% H, 5.79% V) = (3.208e+03um H, 3.313e+03um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 6.520800e+03um
[11/15 12:23:10     26s] (I)       ============  Phase 1c Route ============
[11/15 12:23:10     26s] (I)       Level2 Grid: 7 x 8
[11/15 12:23:10     26s] (I)       Phase 1c runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 494 = (243 H, 251 V) = (2.07% H, 5.79% V) = (3.208e+03um H, 3.313e+03um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1d Route ============
[11/15 12:23:10     26s] (I)       Phase 1d runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 494 = (243 H, 251 V) = (2.07% H, 5.79% V) = (3.208e+03um H, 3.313e+03um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1e Route ============
[11/15 12:23:10     26s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 494 = (243 H, 251 V) = (2.07% H, 5.79% V) = (3.208e+03um H, 3.313e+03um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 6.520800e+03um
[11/15 12:23:10     26s] [NR-eGR] 
[11/15 12:23:10     26s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:10     26s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:10     26s] (I)       ============  Phase 1a Route ============
[11/15 12:23:10     26s] [NR-eGR] Layer group 2: route 764 net(s) in layer range [2, 4]
[11/15 12:23:10     26s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 4866 = (2306 H, 2560 V) = (19.68% H, 17.57% V) = (3.044e+04um H, 3.379e+04um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1b Route ============
[11/15 12:23:10     26s] (I)       Usage: 4866 = (2306 H, 2560 V) = (19.68% H, 17.57% V) = (3.044e+04um H, 3.379e+04um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       earlyGlobalRoute overflow of layer group 2: 1.75% H + 0.00% V. EstWL: 5.771040e+04um
[11/15 12:23:10     26s] (I)       ============  Phase 1c Route ============
[11/15 12:23:10     26s] (I)       Usage: 4866 = (2306 H, 2560 V) = (19.68% H, 17.57% V) = (3.044e+04um H, 3.379e+04um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1d Route ============
[11/15 12:23:10     26s] (I)       Usage: 4866 = (2306 H, 2560 V) = (19.68% H, 17.57% V) = (3.044e+04um H, 3.379e+04um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] (I)       ============  Phase 1e Route ============
[11/15 12:23:10     26s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:10     26s] (I)       Usage: 4866 = (2306 H, 2560 V) = (19.68% H, 17.57% V) = (3.044e+04um H, 3.379e+04um V)
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 1.75% H + 0.00% V. EstWL: 5.771040e+04um
[11/15 12:23:10     26s] [NR-eGR] 
[11/15 12:23:10     26s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:10     26s] (I)       ============  Phase 1l Route ============
[11/15 12:23:10     26s] (I)       
[11/15 12:23:10     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:10     26s] [NR-eGR]                        OverCon            
[11/15 12:23:10     26s] [NR-eGR]                         #Gcell     %Gcell
[11/15 12:23:10     26s] [NR-eGR]       Layer                (2)    OverCon 
[11/15 12:23:10     26s] [NR-eGR] ----------------------------------------------
[11/15 12:23:10     26s] [NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:10     26s] [NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:10     26s] [NR-eGR]    MTL3  (3)         2( 0.18%)   ( 0.18%) 
[11/15 12:23:10     26s] [NR-eGR]    MTL4  (4)         3( 0.26%)   ( 0.26%) 
[11/15 12:23:10     26s] [NR-eGR] ----------------------------------------------
[11/15 12:23:10     26s] [NR-eGR] Total                5( 0.15%)   ( 0.15%) 
[11/15 12:23:10     26s] [NR-eGR] 
[11/15 12:23:10     26s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/15 12:23:10     26s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:10     26s] (I)       ============= track Assignment ============
[11/15 12:23:10     26s] (I)       extract Global 3D Wires
[11/15 12:23:10     26s] (I)       Extract Global WL : time=0.00
[11/15 12:23:10     26s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:10     26s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:10     26s] (I)       Run Multi-thread track assignment
[11/15 12:23:10     26s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.17% H + 0.00% V
[11/15 12:23:10     26s] [NR-eGR] Overflow after earlyGlobalRoute 0.20% H + 0.00% V
[11/15 12:23:10     26s] (I)       Kernel real time=0.01 seconds
[11/15 12:23:10     26s] (I)       End Greedy Track Assignment
[11/15 12:23:10     26s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:10     26s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 2633
[11/15 12:23:10     26s] [NR-eGR]   MTL2  (2V) length: 3.211672e+04um, number of vias: 3794
[11/15 12:23:10     26s] [NR-eGR]   MTL3  (3H) length: 3.234604e+04um, number of vias: 466
[11/15 12:23:10     26s] [NR-eGR]   MTL4  (4V) length: 4.513080e+03um, number of vias: 0
[11/15 12:23:10     26s] [NR-eGR] Total length: 6.897584e+04um, number of vias: 6893
[11/15 12:23:10     26s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:10     26s] [NR-eGR] Total eGR-routed clock nets wire length: 7.046920e+03um 
[11/15 12:23:10     26s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:10     26s] [NR-eGR] End Peak syMemory usage = 1147.9 MB
[11/15 12:23:10     26s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[11/15 12:23:10     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:1147.9M
[11/15 12:23:10     26s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:10     26s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:23:10     26s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:10     26s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:23:10     26s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:23:10     26s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:10     26s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:23:10     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1149.9M
[11/15 12:23:10     26s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 13.55% flops. Placement and timing QoR can be severely impacted in this case!
[11/15 12:23:10     26s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[11/15 12:23:10     26s] ***** Total cpu  0:0:3
[11/15 12:23:10     26s] ***** Total real time  0:0:3
[11/15 12:23:10     26s] **place_design ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1149.9M **
[11/15 12:23:10     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 12:23:10     26s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:10     26s] UM:                                                                   final
[11/15 12:23:10     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1149.9M
[11/15 12:23:10     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1149.9M
[11/15 12:23:10     26s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1149.9M
[11/15 12:23:10     26s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1149.9M
[11/15 12:23:10     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1149.9M
[11/15 12:23:10     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1149.9M
[11/15 12:23:10     27s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:10     27s] UM:          4.53              4                                      place_design
[11/15 12:23:10     27s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:23:10     27s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:23:10     27s] GigaOpt running with 8 threads.
[11/15 12:23:10     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1149.9M
[11/15 12:23:10     27s] #spOpts: N=180 minPadR=1.1 
[11/15 12:23:10     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1149.9M
[11/15 12:23:10     27s] Core basic site is standard
[11/15 12:23:10     27s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:10     27s] SiteArray: use 36,540 bytes
[11/15 12:23:10     27s] SiteArray: current memory after site array memory allocatiion 1149.9M
[11/15 12:23:10     27s] SiteArray: FP blocked sites are writable
[11/15 12:23:10     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:10     27s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:     Starting CMU at level 3, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1149.9M
[11/15 12:23:10     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1149.9M
[11/15 12:23:10     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1149.9MB).
[11/15 12:23:10     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1149.9M
[11/15 12:23:10     27s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:10     27s] Summary for sequential cells identification: 
[11/15 12:23:10     27s]   Identified SBFF number: 21
[11/15 12:23:10     27s]   Identified MBFF number: 0
[11/15 12:23:10     27s]   Identified SB Latch number: 0
[11/15 12:23:10     27s]   Identified MB Latch number: 0
[11/15 12:23:10     27s]   Not identified SBFF number: 0
[11/15 12:23:10     27s]   Not identified MBFF number: 0
[11/15 12:23:10     27s]   Not identified SB Latch number: 0
[11/15 12:23:10     27s]   Not identified MB Latch number: 0
[11/15 12:23:10     27s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:10     27s]  Visiting view : slow_ss
[11/15 12:23:10     27s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:10     27s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:10     27s]  Visiting view : fast_ff
[11/15 12:23:10     27s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:10     27s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:10     27s]  Setting StdDelay to 118.40
[11/15 12:23:10     27s] Creating Cell Server, finished. 
[11/15 12:23:10     27s] 
[11/15 12:23:10     27s] Updating RC grid for preRoute extraction ...
[11/15 12:23:10     27s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:10     27s] Initializing multi-corner resistance tables ...
[11/15 12:23:10     27s] 
[11/15 12:23:10     27s] Creating Lib Analyzer ...
[11/15 12:23:10     27s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:10     27s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:10     27s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:10     27s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:10     27s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:10     27s] 
[11/15 12:23:12     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.8 mem=1157.9M
[11/15 12:23:12     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.8 mem=1157.9M
[11/15 12:23:12     28s] Creating Lib Analyzer, finished. 
[11/15 12:23:12     28s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/15 12:23:12     28s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/15 12:23:12     28s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 766.6M, totSessionCpu=0:00:29 **
[11/15 12:23:12     28s] *** Change effort level medium to high ***
[11/15 12:23:12     28s] *** opt_design -pre_cts ***
[11/15 12:23:12     28s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 12:23:12     28s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 12:23:12     28s] Hold Target Slack: user slack 0
[11/15 12:23:12     28s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 12:23:12     28s] Type 'man IMPOPT-3195' for more detail.
[11/15 12:23:12     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1157.9M
[11/15 12:23:12     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1157.9M
[11/15 12:23:12     28s] Deleting Cell Server ...
[11/15 12:23:12     28s] Deleting Lib Analyzer.
[11/15 12:23:12     28s] Multi-VT timing optimization disabled based on library information.
[11/15 12:23:12     28s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:12     28s] Summary for sequential cells identification: 
[11/15 12:23:12     28s]   Identified SBFF number: 21
[11/15 12:23:12     28s]   Identified MBFF number: 0
[11/15 12:23:12     28s]   Identified SB Latch number: 0
[11/15 12:23:12     28s]   Identified MB Latch number: 0
[11/15 12:23:12     28s]   Not identified SBFF number: 0
[11/15 12:23:12     28s]   Not identified MBFF number: 0
[11/15 12:23:12     28s]   Not identified SB Latch number: 0
[11/15 12:23:12     28s]   Not identified MB Latch number: 0
[11/15 12:23:12     28s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:12     28s]  Visiting view : slow_ss
[11/15 12:23:12     28s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:12     28s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:12     28s]  Visiting view : fast_ff
[11/15 12:23:12     28s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:12     28s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:12     28s]  Setting StdDelay to 118.40
[11/15 12:23:12     28s] Creating Cell Server, finished. 
[11/15 12:23:12     28s] 
[11/15 12:23:12     28s] Deleting Cell Server ...
[11/15 12:23:12     28s] Start to check current routing status for nets...
[11/15 12:23:12     28s] All nets are already routed correctly.
[11/15 12:23:12     28s] End to check current routing status for nets (mem=1157.9M)
[11/15 12:23:12     28s] Extraction called for design 'raifes_dtm' of instances=713 and nets=769 using extraction engine 'pre_route' .
[11/15 12:23:12     28s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:12     28s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:12     28s] RCMode: PreRoute
[11/15 12:23:12     28s]       RC Corner Indexes            0       1   
[11/15 12:23:12     28s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:12     28s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:12     28s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:12     28s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:12     28s] Shrink Factor                : 1.00000
[11/15 12:23:12     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:12     28s] Using capacitance table file ...
[11/15 12:23:12     28s] Updating RC grid for preRoute extraction ...
[11/15 12:23:12     28s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:12     28s] Initializing multi-corner resistance tables ...
[11/15 12:23:12     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1151.910M)
[11/15 12:23:12     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1151.9M
[11/15 12:23:12     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1151.9M
[11/15 12:23:12     28s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1151.9M
[11/15 12:23:12     28s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1151.9M
[11/15 12:23:12     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.004, MEM:1151.9M
[11/15 12:23:12     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.005, MEM:1151.9M
[11/15 12:23:12     29s] #################################################################################
[11/15 12:23:12     29s] # Design Stage: PreRoute
[11/15 12:23:12     29s] # Design Name: raifes_dtm
[11/15 12:23:12     29s] # Design Mode: 180nm
[11/15 12:23:12     29s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:12     29s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:12     29s] # Signoff Settings: SI Off 
[11/15 12:23:12     29s] #################################################################################
[11/15 12:23:12     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1246.3M, InitMEM = 1245.3M)
[11/15 12:23:12     29s] Calculate delays in Single mode...
[11/15 12:23:12     29s] Start delay calculation (fullDC) (8 T). (MEM=1265.5)
[11/15 12:23:13     29s] End AAE Lib Interpolated Model. (MEM=1265.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:13     29s] First Iteration Infinite Tw... 
[11/15 12:23:13     30s] Total number of fetched objects 766
[11/15 12:23:13     30s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:13     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:13     30s] End delay calculation. (MEM=1603.43 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:23:13     30s] End delay calculation (fullDC). (MEM=1577.89 CPU=0:00:00.8 REAL=0:00:01.0)
[11/15 12:23:13     30s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1577.9M) ***
[11/15 12:23:13     30s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:30.6 mem=1333.3M)
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] ------------------------------------------------------------
[11/15 12:23:13     30s]              Initial Summary                             
[11/15 12:23:13     30s] ------------------------------------------------------------
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] Setup views included:
[11/15 12:23:13     30s]  slow_ss 
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] +--------------------+---------+
[11/15 12:23:13     30s] |     Setup mode     |   all   |
[11/15 12:23:13     30s] +--------------------+---------+
[11/15 12:23:13     30s] |           WNS (ns):| 14.970  |
[11/15 12:23:13     30s] |           TNS (ns):|  0.000  |
[11/15 12:23:13     30s] |    Violating Paths:|    0    |
[11/15 12:23:13     30s] |          All Paths:|   503   |
[11/15 12:23:13     30s] +--------------------+---------+
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] +----------------+-------------------------------+------------------+
[11/15 12:23:13     30s] |                |              Real             |       Total      |
[11/15 12:23:13     30s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:13     30s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:13     30s] +----------------+------------------+------------+------------------+
[11/15 12:23:13     30s] |   max_cap      |     91 (91)      |   -0.869   |     93 (272)     |
[11/15 12:23:13     30s] |   max_tran     |     93 (303)     |   -8.365   |     93 (393)     |
[11/15 12:23:13     30s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:13     30s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:13     30s] +----------------+------------------+------------+------------------+
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] Density: 78.719%
[11/15 12:23:13     30s] ------------------------------------------------------------
[11/15 12:23:13     30s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 934.8M, totSessionCpu=0:00:31 **
[11/15 12:23:13     30s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/15 12:23:13     30s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:13     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.7 mem=1338.8M
[11/15 12:23:13     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1338.8M
[11/15 12:23:13     30s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:13     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:     Starting CMU at level 3, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1338.8M
[11/15 12:23:13     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1338.8MB).
[11/15 12:23:13     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.008, MEM:1338.8M
[11/15 12:23:13     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.7 mem=1338.8M
[11/15 12:23:13     30s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:13     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.7 mem=1338.8M
[11/15 12:23:13     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1338.8M
[11/15 12:23:13     30s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:13     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:     Starting CMU at level 3, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1338.8M
[11/15 12:23:13     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1338.8M
[11/15 12:23:13     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1338.8MB).
[11/15 12:23:13     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1338.8M
[11/15 12:23:13     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.8 mem=1338.8M
[11/15 12:23:13     30s] set_db ccopt_up_skew_band_size_ideal_mode 1.0
[11/15 12:23:13     30s] set_db ccopt_down_skew_band_size_ideal_mode 1.0
[11/15 12:23:13     30s] set_db ccopt_useful_skew_clock_gate_movement_limit auto
[11/15 12:23:13     30s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:13     30s] Summary for sequential cells identification: 
[11/15 12:23:13     30s]   Identified SBFF number: 21
[11/15 12:23:13     30s]   Identified MBFF number: 0
[11/15 12:23:13     30s]   Identified SB Latch number: 0
[11/15 12:23:13     30s]   Identified MB Latch number: 0
[11/15 12:23:13     30s]   Not identified SBFF number: 0
[11/15 12:23:13     30s]   Not identified MBFF number: 0
[11/15 12:23:13     30s]   Not identified SB Latch number: 0
[11/15 12:23:13     30s]   Not identified MB Latch number: 0
[11/15 12:23:13     30s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:13     30s]  Visiting view : slow_ss
[11/15 12:23:13     30s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:13     30s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:13     30s]  Visiting view : fast_ff
[11/15 12:23:13     30s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:13     30s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:13     30s]  Setting StdDelay to 118.40
[11/15 12:23:13     30s] Creating Cell Server, finished. 
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] 
[11/15 12:23:13     30s] Creating Lib Analyzer ...
[11/15 12:23:13     30s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:13     30s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:13     30s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:13     30s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:13     30s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:13     30s] 
[11/15 12:23:15     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.4 mem=1364.8M
[11/15 12:23:15     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.4 mem=1364.8M
[11/15 12:23:15     32s] Creating Lib Analyzer, finished. 
[11/15 12:23:15     32s] Setting ::DelayCal::PrerouteDcFastMode 0
[11/15 12:23:15     32s] CCOpt: Pre-existing ccopt clock spec ...
[11/15 12:23:15     32s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[11/15 12:23:15     32s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[11/15 12:23:15     32s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[11/15 12:23:15     32s] set_db cts_clock_gating_cells *
[11/15 12:23:15     32s] set_db cts_trim_cell_lists true
[11/15 12:23:15     32s] CCOpt: Starting fast clustering ...
[11/15 12:23:15     32s] 
[11/15 12:23:15     32s] Positive (advancing) pin insertion delays
[11/15 12:23:15     32s] =========================================
[11/15 12:23:15     32s] 
[11/15 12:23:15     32s] Found 0 advances (0.000% of 273 clock tree sinks)
[11/15 12:23:15     32s] 
[11/15 12:23:15     32s] Negative (delaying) pin insertion delays
[11/15 12:23:15     32s] ========================================
[11/15 12:23:15     32s] 
[11/15 12:23:15     32s] Found 0 delays (0.000% of 273 clock tree sinks)
[11/15 12:23:15     32s] 
[11/15 12:23:15     32s] Leaving CCOpt scope - Initializing power interface...
[11/15 12:23:15     32s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:15     32s] Validating CTS configuration...
[11/15 12:23:15     32s] Checking module port directions...
[11/15 12:23:15     32s] Leaving CCOpt scope...
[11/15 12:23:15     32s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:15     32s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:15     32s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:15     32s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:15     32s] Non-default CCOpt properties:
[11/15 12:23:15     32s] approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
[11/15 12:23:15     32s] buffer_cells is set for at least one key
[11/15 12:23:15     32s] clock_gating_cells is set for at least one key
[11/15 12:23:15     32s] cts_def_lock_clock_network_after_resynthesis: 0 (default: true)
[11/15 12:23:15     32s] keep_test_enables_connected_throughout_icts: true (default: false)
[11/15 12:23:15     32s] manage_local_overskew: true (default: false)
[11/15 12:23:15     32s] reduce_clock_tree_power_after_constraint_analysis: true (default: false)
[11/15 12:23:15     32s] skip_reclustering_to_reduce_power: true (default: false)
[11/15 12:23:15     32s] skip_reducing_total_underdelay: false (default: true)
[11/15 12:23:15     32s] trim_cell_lists: true (default: false)
[11/15 12:23:15     32s] down_skew_band_size_ideal_mode: 1 (default: 0.5)
[11/15 12:23:15     32s] enable_locked_node_check_failure: 0 (default: true)
[11/15 12:23:15     32s] inverter_cells is set for at least one key
[11/15 12:23:15     32s] override_minimum_skew_target: 1 (default: false)
[11/15 12:23:15     32s] route_type is set for at least one key
[11/15 12:23:15     32s] source_driver is set for at least one key
[11/15 12:23:15     32s] target_max_trans is set for at least one key
[11/15 12:23:15     32s] up_skew_band_size_ideal_mode: 1 (default: 0.5)
[11/15 12:23:15     32s] useful_skew_clock_gate_movement_limit: auto (default: 10)
[11/15 12:23:15     32s] useful_skew_implement_move_sinks_up_into_windows: false (default: true)
[11/15 12:23:15     32s] Using cell based legalization.
ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:15     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1364.8M
[11/15 12:23:15     32s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:15     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.8M
[11/15 12:23:15     32s] OPERPROF:     Starting CMU at level 3, MEM:1364.8M
[11/15 12:23:15     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1364.8M
[11/15 12:23:15     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1364.8M
[11/15 12:23:15     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1364.8MB).
[11/15 12:23:15     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1364.8M
[11/15 12:23:15     32s] (I)       Load db... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Read data from FE... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Read nodes and places... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Number of ignored instance 0
[11/15 12:23:15     32s] (I)       numMoveCells=713, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:15     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] (I)       Read rows... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Done Read rows (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] (I)       Done Read data from FE (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] (I)       Done Load db (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] (I)       Constructing placeable region... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Constructing bin map
[11/15 12:23:15     32s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:15     32s] (I)       Done constructing bin map
[11/15 12:23:15     32s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:15     32s] (I)       Compute region effective width... (mem=1364.8M)
[11/15 12:23:15     32s] (I)       Done Compute region effective width (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1364.8M)
[11/15 12:23:15     32s] Route type trimming info:
[11/15 12:23:15     32s]   No route type modifications were made.
[11/15 12:23:15     32s] Accumulated time to calculate placeable region: 0
[11/15 12:23:15     32s] (I)       Initializing Steiner engine. 
[11/15 12:23:15     32s] End AAE Lib Interpolated Model. (MEM=1364.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:15     32s] Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:23:15     32s] Original list had 6 cells:
[11/15 12:23:15     32s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:15     32s] Library trimming was not able to trim any cells:
[11/15 12:23:15     32s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:15     32s] Accumulated time to calculate placeable region: 0
[11/15 12:23:15     32s] Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:23:15     32s] Original list had 5 cells:
[11/15 12:23:15     32s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:15     32s] Library trimming was not able to trim any cells:
[11/15 12:23:15     32s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:15     32s] Accumulated time to calculate placeable region: 0
[11/15 12:23:17     34s] Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:23:17     34s] Non-default CCOpt properties:
[11/15 12:23:17     34s]   route_type (leaf): default_route_type_leaf (default: default)
[11/15 12:23:17     34s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 12:23:17     34s]   route_type (top): default_route_type_nonleaf (default: default)
[11/15 12:23:17     34s]   source_driver: BF/A BF/O (default: )
[11/15 12:23:17     34s] For power domain auto-default:
[11/15 12:23:17     34s]   Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:17     34s]   Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:23:17     34s]   Clock gates: TLATX3 
[11/15 12:23:17     34s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:23:17     34s] Top Routing info:
[11/15 12:23:17     34s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:17     34s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:17     34s] Trunk Routing info:
[11/15 12:23:17     34s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:17     34s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:17     34s] Leaf Routing info:
[11/15 12:23:17     34s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:17     34s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:17     34s] For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:23:17     34s]   Slew time target (leaf):    2.500ns
[11/15 12:23:17     34s]   Slew time target (trunk):   2.500ns
[11/15 12:23:17     34s]   Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:23:17     34s]   Buffer unit delay: 1.028ns
[11/15 12:23:17     34s]   Buffer max distance: 10240.000um
[11/15 12:23:17     34s] Fastest wire driving cells and distances:
[11/15 12:23:17     34s]   Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
[11/15 12:23:17     34s]   Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
[11/15 12:23:17     34s]   Clock gate: {lib_cell:TLATX3, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=3346.996um, saturatedSlew=2.162ns, speed=1672.077um per ns, cellArea=96.545um^2 per 1000um}
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] Logic Sizing Table:
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] ----------------------------------------------------------
[11/15 12:23:17     34s] Cell    Instance count    Source    Eligible library cells
[11/15 12:23:17     34s] ----------------------------------------------------------
[11/15 12:23:17     34s]   (empty table)
[11/15 12:23:17     34s] ----------------------------------------------------------
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:23:17     34s]   Sources:                     pin tck
[11/15 12:23:17     34s]   Total number of sinks:       273
[11/15 12:23:17     34s]   Delay constrained sinks:     273
[11/15 12:23:17     34s]   Non-leaf sinks:              0
[11/15 12:23:17     34s]   Ignore pins:                 0
[11/15 12:23:17     34s]  Timing corner slow_ss_delay:setup.late:
[11/15 12:23:17     34s]   Skew target:                 1.028ns
[11/15 12:23:17     34s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] Via Selection for Estimated Routes (rule default):
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] ----------------------------------------------------------------------
[11/15 12:23:17     34s] Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:23:17     34s] Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:23:17     34s] ----------------------------------------------------------------------
[11/15 12:23:17     34s] MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:23:17     34s] MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:23:17     34s] MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:23:17     34s] ----------------------------------------------------------------------
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] No ideal or dont_touch nets found in the clock tree
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Validating CTS configuration
[11/15 12:23:17     34s] CCOpt configuration status: all checks passed.
[11/15 12:23:17     34s] Using cell based legalization.
[11/15 12:23:17     34s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/15 12:23:17     34s] No exclusion drivers are needed.
[11/15 12:23:17     34s] Antenna diode management...
[11/15 12:23:17     34s]   Found 0 antenna diodes in the clock trees.
[11/15 12:23:17     34s]   
[11/15 12:23:17     34s] Antenna diode management done.
[11/15 12:23:17     34s] Adding driver cells for primary IOs...
[11/15 12:23:17     34s]   
[11/15 12:23:17     34s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:17     34s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/15 12:23:17     34s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:17     34s]     (empty table)
[11/15 12:23:17     34s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:17     34s]   
[11/15 12:23:17     34s]   
[11/15 12:23:17     34s] Adding driver cells for primary IOs done.
[11/15 12:23:17     34s] Adding driver cell for primary IO roots...
[11/15 12:23:17     34s] Adding driver cell for primary IO roots done.
[11/15 12:23:17     34s] ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:17     34s] Updating latch analysis...
[11/15 12:23:17     34s]   Leaving CCOpt scope - Updating latch analysis...
[11/15 12:23:17     34s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Leaving CCOpt scope - Updating latch analysis
[11/15 12:23:17     34s] Updating latch analysis done.
[11/15 12:23:17     34s] Validating CTS configuration...
[11/15 12:23:17     34s] Leaving CCOpt scope...
[11/15 12:23:17     34s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:17     34s] Using cell based legalization.
ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:17     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1402.9M
[11/15 12:23:17     34s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:17     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1402.9M
[11/15 12:23:17     34s] OPERPROF:     Starting CMU at level 3, MEM:1402.9M
[11/15 12:23:17     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1402.9M
[11/15 12:23:17     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1402.9M
[11/15 12:23:17     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9MB).
[11/15 12:23:17     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1402.9M
[11/15 12:23:17     34s] (I)       Load db... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Read data from FE... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Read nodes and places... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Number of ignored instance 0
[11/15 12:23:17     34s] (I)       numMoveCells=713, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:17     34s] (I)       Done Read nodes and places (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] (I)       Read rows... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Done Read rows (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] (I)       Done Read data from FE (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] (I)       Done Load db (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] (I)       Constructing placeable region... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Constructing bin map
[11/15 12:23:17     34s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:17     34s] (I)       Done constructing bin map
[11/15 12:23:17     34s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:17     34s] (I)       Compute region effective width... (mem=1402.9M)
[11/15 12:23:17     34s] (I)       Done Compute region effective width (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1402.9M)
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] 
[11/15 12:23:17     34s] No ideal or dont_touch nets found in the clock tree
[11/15 12:23:17     34s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Validating CTS configuration
[11/15 12:23:17     34s] CCOpt configuration status: all checks passed.
[11/15 12:23:17     34s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:17     34s] End AAE Lib Interpolated Model. (MEM=1402.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:17     34s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] Using cell based legalization.
[11/15 12:23:17     34s] Maximizing clock DAG abstraction...
[11/15 12:23:17     34s] Maximizing clock DAG abstraction done.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] Synthesizing clock trees...
[11/15 12:23:17     34s]   Preparing To Balance...
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s]   ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:17     34s]   ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:17     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1412.5M
[11/15 12:23:17     34s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:17     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1412.5M
[11/15 12:23:17     34s] OPERPROF:     Starting CMU at level 3, MEM:1412.5M
[11/15 12:23:17     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1412.5M
[11/15 12:23:17     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1412.5M
[11/15 12:23:17     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1412.5MB).
[11/15 12:23:17     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1412.5M
[11/15 12:23:17     34s]   Merging duplicate siblings in DAG...
[11/15 12:23:17     34s]     Clock DAG stats before merging:
[11/15 12:23:17     34s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[11/15 12:23:17     34s]       cell areas       : b=0.000um^2, i=38.016um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.016um^2
[11/15 12:23:17     34s]     Clock DAG library cell distribution before merging {count}:
[11/15 12:23:17     34s]        Invs: INV: 1 
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   before merging
[11/15 12:23:17     34s]     Resynthesising clock tree into netlist...
[11/15 12:23:17     34s]       Reset timing graph...
[11/15 12:23:17     34s] Ignoring AAE DB Resetting ...
[11/15 12:23:17     34s]       Reset timing graph done.
[11/15 12:23:17     34s]     Resynthesising clock tree into netlist done.
[11/15 12:23:17     34s]     
[11/15 12:23:17     34s]     Disconnecting clock tree from netlist...
[11/15 12:23:17     34s]     Disconnecting clock tree from netlist done.
[11/15 12:23:17     34s]   Merging duplicate siblings in DAG done.
[11/15 12:23:17     34s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Preparing To Balance
[11/15 12:23:17     34s]   CCOpt::Phase::Construction...
[11/15 12:23:17     34s]   Stage::Clustering...
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:17     34s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:17     34s]   Clustering...
[11/15 12:23:17     34s]     Initialize for clustering...
[11/15 12:23:17     34s]     Clock DAG stats before clustering:
[11/15 12:23:17     34s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[11/15 12:23:17     34s]       cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
[11/15 12:23:17     34s]     Clock DAG library cell distribution before clustering {count}:
[11/15 12:23:17     34s]        Invs: INV5: 1 
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   before clustering
[11/15 12:23:17     34s]     Computing max distances from locked parents...
[11/15 12:23:17     34s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/15 12:23:17     34s]     Computing max distances from locked parents done.
[11/15 12:23:17     34s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:17     34s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     34s] UM:                                                                   Initialize for clustering
[11/15 12:23:17     34s]     Bottom-up phase...
[11/15 12:23:17     34s]     Clustering clock_tree SYSCLK...
[11/15 12:23:17     34s] Accumulated time to calculate placeable region: 0
[11/15 12:23:17     34s] (I)       Initializing Steiner engine. 
[11/15 12:23:17     34s]       Rebuilding timing graph...
[11/15 12:23:17     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1388.7M, InitMEM = 1388.7M)
[11/15 12:23:17     35s]       Rebuilding timing graph done.
[11/15 12:23:17     35s] End AAE Lib Interpolated Model. (MEM=1402.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:17     35s] Accumulated time to calculate placeable region: 0
[11/15 12:23:17     35s] Accumulated time to calculate placeable region: 0
[11/15 12:23:17     35s]       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:17     35s]       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:17     35s]     Clustering clock_tree SYSCLK done.
[11/15 12:23:17     35s]     Clock DAG stats after bottom-up phase:
[11/15 12:23:17     35s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:17     35s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:17     35s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/15 12:23:17     35s]        Bufs: BF8: 3 
[11/15 12:23:17     35s]        Invs: INV5: 1 
[11/15 12:23:17     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     35s] UM:                                                                   after bottom-up phase
[11/15 12:23:17     35s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/15 12:23:17     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:17     35s] UM:                                                                   Bottom-up phase
[11/15 12:23:17     35s]     Legalizing clock trees...
[11/15 12:23:17     35s]     Resynthesising clock tree into netlist...
[11/15 12:23:17     35s]       Reset timing graph...
[11/15 12:23:17     35s] Ignoring AAE DB Resetting ...
[11/15 12:23:17     35s]       Reset timing graph done.
[11/15 12:23:17     35s]     Resynthesising clock tree into netlist done.
[11/15 12:23:17     35s]     Commiting net attributes....
[11/15 12:23:17     35s]     Commiting net attributes. done.
[11/15 12:23:17     35s]     Leaving CCOpt scope - ClockRefiner...
[11/15 12:23:17     35s]     ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:17     35s] Assigned high priority to 277 cells.
[11/15 12:23:17     35s]     Performing a single pass refine place with FGC disabled for datapath.
[11/15 12:23:17     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1503.8M
[11/15 12:23:17     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1503.8M
[11/15 12:23:18     35s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:18     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:       Starting CMU at level 4, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1503.8M
[11/15 12:23:18     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1503.8MB).
[11/15 12:23:18     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.006, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.006, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF: Starting RefinePlace at level 1, MEM:1503.8M
[11/15 12:23:18     35s] *** Starting place_detail (0:00:35.3 mem=1503.8M) ***
[11/15 12:23:18     35s] Total net bbox length = 5.608e+04 (2.591e+04 3.017e+04) (ext = 2.255e+04)
[11/15 12:23:18     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:18     35s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1503.8M
[11/15 12:23:18     35s] Starting refinePlace ...
[11/15 12:23:18     35s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 12:23:18     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB) @(0:00:35.3 - 0:00:35.3).
[11/15 12:23:18     35s] Move report: preRPlace moves 37 insts, mean move: 6.93 um, max move: 21.84 um
[11/15 12:23:18     35s] 	Max move on inst (IDCODE_reg[0]): (256.32, 360.36) --> (247.68, 373.56)
[11/15 12:23:18     35s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFSH
[11/15 12:23:18     35s] wireLenOptFixPriorityInst 273 inst fixed
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:23:18     35s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:18     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB) @(0:00:35.3 - 0:00:35.4).
[11/15 12:23:18     35s] Move report: Detail placement moves 37 insts, mean move: 6.93 um, max move: 21.84 um
[11/15 12:23:18     35s] 	Max move on inst (IDCODE_reg[0]): (256.32, 360.36) --> (247.68, 373.56)
[11/15 12:23:18     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.8MB
[11/15 12:23:18     35s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:18     35s]   maximum (X+Y) =        21.84 um
[11/15 12:23:18     35s]   inst (IDCODE_reg[0]) with max move: (256.32, 360.36) -> (247.68, 373.56)
[11/15 12:23:18     35s]   mean    (X+Y) =         6.93 um
[11/15 12:23:18     35s] Summary Report:
[11/15 12:23:18     35s] Instances move: 37 (out of 716 movable)
[11/15 12:23:18     35s] Instances flipped: 0
[11/15 12:23:18     35s] Mean displacement: 6.93 um
[11/15 12:23:18     35s] Max displacement: 21.84 um (Instance: IDCODE_reg[0]) (256.32, 360.36) -> (247.68, 373.56)
[11/15 12:23:18     35s] Total instances moved : 37
[11/15 12:23:18     35s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFSH
[11/15 12:23:18     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:1503.8M
[11/15 12:23:18     35s] Total net bbox length = 5.607e+04 (2.593e+04 3.014e+04) (ext = 2.255e+04)
[11/15 12:23:18     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.8MB
[11/15 12:23:18     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB) @(0:00:35.3 - 0:00:35.4).
[11/15 12:23:18     35s] *** Finished place_detail (0:00:35.4 mem=1503.8M) ***
[11/15 12:23:18     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.025, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.8M
[11/15 12:23:18     35s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:18     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Starting CMU at level 3, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1503.8M
[11/15 12:23:18     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB).
[11/15 12:23:18     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1503.8M
[11/15 12:23:18     35s] Moved 0 and flipped 0 of 4 clock instances (excluding sinks) during refinement
[11/15 12:23:18     35s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/15 12:23:18     35s]     Moved 19, flipped 4 and cell swapped 0 of 277 clock instance(s) during refinement.
[11/15 12:23:18     35s]     The largest move was 21.8 microns for IDCODE_reg[0].
[11/15 12:23:18     35s] Moved 19 and flipped 4 of 273 clock sinks during refinement.
[11/15 12:23:18     35s] The largest move for clock sinks was 21.8 microns. The inst with this movement was IDCODE_reg[0]
[11/15 12:23:18     35s] Revert refine place priority changes on 277 cells.
[11/15 12:23:18     35s]     ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:18     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.8M
[11/15 12:23:18     35s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:18     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Starting CMU at level 3, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1503.8M
[11/15 12:23:18     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB).
[11/15 12:23:18     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1503.8M
[11/15 12:23:18     35s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[11/15 12:23:18     35s]     Disconnecting clock tree from netlist...
[11/15 12:23:18     35s]     Disconnecting clock tree from netlist done.
[11/15 12:23:18     35s]     ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:18     35s]     ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:18     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.8M
[11/15 12:23:18     35s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:18     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Starting CMU at level 3, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1503.8M
[11/15 12:23:18     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1503.8M
[11/15 12:23:18     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.8MB).
[11/15 12:23:18     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1503.8M
[11/15 12:23:18     35s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:18     35s]     Rebuilding timing graph...
[11/15 12:23:18     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1503.8M, InitMEM = 1503.8M)
[11/15 12:23:18     35s]     Rebuilding timing graph done.
[11/15 12:23:18     35s] End AAE Lib Interpolated Model. (MEM=1518 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:18     35s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     Clock tree legalization - Histogram:
[11/15 12:23:18     35s]     ====================================
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     --------------------------------
[11/15 12:23:18     35s]     Movement (um)    Number of cells
[11/15 12:23:18     35s]     --------------------------------
[11/15 12:23:18     35s]       (empty table)
[11/15 12:23:18     35s]     --------------------------------
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     Clock tree legalization - There are no Movements:
[11/15 12:23:18     35s]     =================================================
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     ---------------------------------------------
[11/15 12:23:18     35s]     Movement (um)    Desired     Achieved    Node
[11/15 12:23:18     35s]                      location    location    
[11/15 12:23:18     35s]     ---------------------------------------------
[11/15 12:23:18     35s]       (empty table)
[11/15 12:23:18     35s]     ---------------------------------------------
[11/15 12:23:18     35s]     
[11/15 12:23:18     35s]     Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Legalizing clock trees
[11/15 12:23:18     35s]     Clock DAG stats after 'Clustering':
[11/15 12:23:18     35s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:18     35s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:18     35s]       cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:18     35s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:18     35s]       wire capacitance : top=0.000pF, trunk=0.122pF, leaf=1.700pF, total=1.822pF
[11/15 12:23:18     35s]       wire lengths     : top=0.000um, trunk=609.400um, leaf=6897.230um, total=7506.630um
[11/15 12:23:18     35s]     Clock DAG net violations after 'Clustering': none
[11/15 12:23:18     35s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/15 12:23:18     35s]       Trunk : target=2.500ns count=2 avg=0.716ns sd=0.592ns min=0.298ns max=1.135ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]       Leaf  : target=2.500ns count=3 avg=1.369ns sd=0.723ns min=0.947ns max=2.204ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/15 12:23:18     35s]        Bufs: BF8: 3 
[11/15 12:23:18     35s]        Invs: INV5: 1 
[11/15 12:23:18     35s]     Primary reporting skew group after 'Clustering':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.249, max=1.414, avg=1.355, sd=0.076], skew [0.165 vs 1.028], 100% {1.249, 1.414} (wid=0.014 ws=0.006) (gid=1.400 gs=0.161)
[11/15 12:23:18     35s]     Skew group summary after 'Clustering':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.249, max=1.414, avg=1.355, sd=0.076], skew [0.165 vs 1.028], 100% {1.249, 1.414} (wid=0.014 ws=0.006) (gid=1.400 gs=0.161)
[11/15 12:23:18     35s]     Clock network insertion delays are now [1.249ns, 1.414ns] average 1.355ns std.dev 0.076ns
[11/15 12:23:18     35s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:18     35s]     Legalizer new API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:18     35s]   Clustering done. (took cpu=0:00:01.0 real=0:00:00.8)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Clustering
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] Post-Clustering Statistics Report
[11/15 12:23:18     35s] =================================
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] Fanout Statistics:
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------------
[11/15 12:23:18     35s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/15 12:23:18     35s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------------
[11/15 12:23:18     35s] Trunk         3       1.667       1         3        1.155      {2 <= 1, 1 <= 3}
[11/15 12:23:18     35s] Leaf          3      91.000      88        95        3.606      {1 <= 88, 1 <= 90, 1 <= 96}
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------------
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] Clustering Failure Statistics:
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] --------------------------------
[11/15 12:23:18     35s] Net Type    Clusters    Clusters
[11/15 12:23:18     35s]             Tried       Failed
[11/15 12:23:18     35s] --------------------------------
[11/15 12:23:18     35s] Trunk          1           0
[11/15 12:23:18     35s] Leaf           2           0
[11/15 12:23:18     35s] --------------------------------
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] Clustering Partition Statistics:
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------
[11/15 12:23:18     35s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/15 12:23:18     35s]             Fraction    Fraction    Count        Size       Size    Size    Size
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------
[11/15 12:23:18     35s] Trunk        0.000       1.000          1          3.000      3       3       0.000
[11/15 12:23:18     35s] Leaf         1.000       0.000          1        178.000    178     178       0.000
[11/15 12:23:18     35s] -------------------------------------------------------------------------------------
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] 
[11/15 12:23:18     35s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:18     35s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:18     35s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:18     35s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:18     35s]   Stage::Clustering done. (took cpu=0:00:01.0 real=0:00:00.8)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Stage::Clustering
[11/15 12:23:18     35s]   Stage::DRV Fixing...
[11/15 12:23:18     35s]   Fixing clock tree slew time and max cap violations...
[11/15 12:23:18     35s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:18     35s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:18     35s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:18     35s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:18     35s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:18     35s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:18     35s]       cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:18     35s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:18     35s]       wire capacitance : top=0.000pF, trunk=0.122pF, leaf=1.700pF, total=1.822pF
[11/15 12:23:18     35s]       wire lengths     : top=0.000um, trunk=609.400um, leaf=6897.230um, total=7506.630um
[11/15 12:23:18     35s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/15 12:23:18     35s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:18     35s]       Trunk : target=2.500ns count=2 avg=0.716ns sd=0.592ns min=0.298ns max=1.135ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]       Leaf  : target=2.500ns count=3 avg=1.369ns sd=0.723ns min=0.947ns max=2.204ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/15 12:23:18     35s]        Bufs: BF8: 3 
[11/15 12:23:18     35s]        Invs: INV5: 1 
[11/15 12:23:18     35s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     35s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     35s]     Clock network insertion delays are now [1.250ns, 1.415ns] average 1.356ns std.dev 0.076ns
[11/15 12:23:18     35s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:18     35s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:18     35s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Fixing clock tree slew time and max cap violations
[11/15 12:23:18     35s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/15 12:23:18     35s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:18     35s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:18     35s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:18     35s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:18     35s]       cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:18     35s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:18     35s]       wire capacitance : top=0.000pF, trunk=0.122pF, leaf=1.700pF, total=1.822pF
[11/15 12:23:18     35s]       wire lengths     : top=0.000um, trunk=609.400um, leaf=6897.230um, total=7506.630um
[11/15 12:23:18     35s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/15 12:23:18     35s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:18     35s]       Trunk : target=2.500ns count=2 avg=0.716ns sd=0.592ns min=0.298ns max=1.135ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]       Leaf  : target=2.500ns count=3 avg=1.369ns sd=0.723ns min=0.947ns max=2.204ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     35s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/15 12:23:18     35s]        Bufs: BF8: 3 
[11/15 12:23:18     35s]        Invs: INV5: 1 
[11/15 12:23:18     35s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     35s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:18     35s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     35s]     Clock network insertion delays are now [1.250ns, 1.415ns] average 1.356ns std.dev 0.076ns
[11/15 12:23:18     35s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:18     35s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:18     35s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[11/15 12:23:18     35s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:18     35s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     35s] UM:                                                                   Stage::DRV Fixing
[11/15 12:23:18     35s]   Stage::Insertion Delay Reduction...
[11/15 12:23:18     35s]   Removing unnecessary root buffering...
[11/15 12:23:18     35s] Accumulated time to calculate placeable region: 0
[11/15 12:23:18     36s] Accumulated time to calculate placeable region: 0
[11/15 12:23:18     36s] Accumulated time to calculate placeable region: 0
[11/15 12:23:18     36s] Accumulated time to calculate placeable region: 0
[11/15 12:23:18     36s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/15 12:23:18     36s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:18     36s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:18     36s]       cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:18     36s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:18     36s]       wire capacitance : top=0.000pF, trunk=0.122pF, leaf=1.700pF, total=1.822pF
[11/15 12:23:18     36s]       wire lengths     : top=0.000um, trunk=609.400um, leaf=6897.230um, total=7506.630um
[11/15 12:23:18     36s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/15 12:23:18     36s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/15 12:23:18     36s]       Trunk : target=2.500ns count=2 avg=0.716ns sd=0.592ns min=0.298ns max=1.135ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     36s]       Leaf  : target=2.500ns count=3 avg=1.369ns sd=0.723ns min=0.947ns max=2.204ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:18     36s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/15 12:23:18     36s]        Bufs: BF8: 3 
[11/15 12:23:18     36s]        Invs: INV5: 1 
[11/15 12:23:18     36s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[11/15 12:23:18     36s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     36s]     Skew group summary after 'Removing unnecessary root buffering':
[11/15 12:23:18     36s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.250, max=1.415, avg=1.356, sd=0.076], skew [0.165 vs 1.028], 100% {1.250, 1.415} (wid=0.014 ws=0.006) (gid=1.401 gs=0.161)
[11/15 12:23:18     36s]     Clock network insertion delays are now [1.250ns, 1.415ns] average 1.356ns std.dev 0.076ns
[11/15 12:23:18     36s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:18     36s]     Legalizer new API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:18     36s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:18     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     36s] UM:                                                                   Removing unnecessary root buffering
[11/15 12:23:18     36s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 12:23:18     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     36s] UM:                                                                   Stage::Insertion Delay Reduction
[11/15 12:23:18     36s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.5 real=0:00:01.2)
[11/15 12:23:18     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     36s] UM:                                                                   CCOpt::Phase::Construction
[11/15 12:23:18     36s]   CCOpt::Phase::Implementation...
[11/15 12:23:18     36s]   Stage::Updating netlist...
[11/15 12:23:18     36s]   Reset timing graph...
[11/15 12:23:18     36s] Ignoring AAE DB Resetting ...
[11/15 12:23:18     36s]   Reset timing graph done.
[11/15 12:23:18     36s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:18     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     36s] UM:                                                                   Stage::Updating netlist
[11/15 12:23:18     36s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:18     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:18     36s] UM:                                                                   CCOpt::Phase::Implementation
[11/15 12:23:18     36s]   CCOpt::Phase::Routing...
[11/15 12:23:18     36s]   Routing unrouted datapath nets connected to clock instances...
[11/15 12:23:18     36s] 
[11/15 12:23:18     36s] Footprint cell information for calculating maxBufDist
[11/15 12:23:18     36s] *info: There are 6 candidate Buffer cells
[11/15 12:23:18     36s] *info: There are 6 candidate Inverter cells
[11/15 12:23:18     36s] 
[11/15 12:23:19     36s]     Routed 0 unrouted datapath nets connected to clock instances
[11/15 12:23:19     36s]   Routing unrouted datapath nets connected to clock instances done.
[11/15 12:23:19     36s]   Leaving CCOpt scope - extractRC...
[11/15 12:23:19     36s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:23:19     36s] Extraction called for design 'raifes_dtm' of instances=716 and nets=772 using extraction engine 'pre_route' .
[11/15 12:23:19     36s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:19     36s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:19     36s] RCMode: PreRoute
[11/15 12:23:19     36s]       RC Corner Indexes            0       1   
[11/15 12:23:19     36s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:19     36s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     36s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     36s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     36s] Shrink Factor                : 1.00000
[11/15 12:23:19     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:19     36s] Using capacitance table file ...
[11/15 12:23:19     36s] Updating RC grid for preRoute extraction ...
[11/15 12:23:19     36s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:19     36s] Initializing multi-corner resistance tables ...
[11/15 12:23:19     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1297.250M)
[11/15 12:23:19     36s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:23:19     36s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:19     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     36s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:23:19     36s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:19     36s]   Rebuilding timing graph...
[11/15 12:23:19     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1370.4M, InitMEM = 1370.4M)
[11/15 12:23:19     36s]   Rebuilding timing graph done.
[11/15 12:23:19     36s] End AAE Lib Interpolated Model. (MEM=1386.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:19     36s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:19     36s]   Clock DAG stats after routing clock trees:
[11/15 12:23:19     36s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:19     36s]     cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:19     36s]     cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:19     36s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:19     36s]     wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.791pF, total=1.915pF
[11/15 12:23:19     36s]     wire lengths     : top=0.000um, trunk=609.400um, leaf=6897.230um, total=7506.630um
[11/15 12:23:19     36s]   Clock DAG net violations after routing clock trees: none
[11/15 12:23:19     36s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/15 12:23:19     36s]     Trunk : target=2.500ns count=2 avg=0.721ns sd=0.597ns min=0.299ns max=1.143ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:19     36s]     Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.741ns min=0.964ns max=2.253ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:19     36s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/15 12:23:19     36s]      Bufs: BF8: 3 
[11/15 12:23:19     36s]      Invs: INV5: 1 
[11/15 12:23:19     36s]   Primary reporting skew group after routing clock trees:
[11/15 12:23:19     36s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.259, max=1.422, avg=1.364, sd=0.075], skew [0.163 vs 1.028], 100% {1.259, 1.422} (wid=0.014 ws=0.006) (gid=1.408 gs=0.159)
[11/15 12:23:19     36s]   Skew group summary after routing clock trees:
[11/15 12:23:19     36s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.259, max=1.422, avg=1.364, sd=0.075], skew [0.163 vs 1.028], 100% {1.259, 1.422} (wid=0.014 ws=0.006) (gid=1.408 gs=0.159)
[11/15 12:23:19     36s]   Clock network insertion delays are now [1.259ns, 1.422ns] average 1.364ns std.dev 0.075ns
[11/15 12:23:19     36s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/15 12:23:19     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     36s] UM:                                                                   CCOpt::Phase::Routing
[11/15 12:23:19     36s]   Post-balance tidy up or trial balance steps...
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG stats at end of CTS:
[11/15 12:23:19     36s]   ==============================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   --------------------------------------------------------------
[11/15 12:23:19     36s]   Cell type                     Count    Area        Capacitance
[11/15 12:23:19     36s]   --------------------------------------------------------------
[11/15 12:23:19     36s]   Buffers                         3      1083.456       0.127
[11/15 12:23:19     36s]   Inverters                       1       133.056       0.067
[11/15 12:23:19     36s]   Integrated Clock Gates          0         0.000       0.000
[11/15 12:23:19     36s]   Non-Integrated Clock Gates      0         0.000       0.000
[11/15 12:23:19     36s]   Clock Logic                     0         0.000       0.000
[11/15 12:23:19     36s]   All                             4      1216.512       0.194
[11/15 12:23:19     36s]   --------------------------------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG wire lengths at end of CTS:
[11/15 12:23:19     36s]   =====================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   --------------------
[11/15 12:23:19     36s]   Type     Wire Length
[11/15 12:23:19     36s]   --------------------
[11/15 12:23:19     36s]   Top          0.000
[11/15 12:23:19     36s]   Trunk      609.400
[11/15 12:23:19     36s]   Leaf      6897.230
[11/15 12:23:19     36s]   Total     7506.630
[11/15 12:23:19     36s]   --------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG capacitances at end of CTS:
[11/15 12:23:19     36s]   =====================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   --------------------------------
[11/15 12:23:19     36s]   Type     Gate     Wire     Total
[11/15 12:23:19     36s]   --------------------------------
[11/15 12:23:19     36s]   Top      0.000    0.000    0.000
[11/15 12:23:19     36s]   Trunk    0.194    0.124    0.319
[11/15 12:23:19     36s]   Leaf     2.422    1.791    4.213
[11/15 12:23:19     36s]   Total    2.617    1.915    4.532
[11/15 12:23:19     36s]   --------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG sink capacitances at end of CTS:
[11/15 12:23:19     36s]   ==========================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   --------------------------------------------------------
[11/15 12:23:19     36s]   Count    Total    Average    Std. Dev.    Min      Max
[11/15 12:23:19     36s]   --------------------------------------------------------
[11/15 12:23:19     36s]    273     2.422     0.009       0.000      0.009    0.009
[11/15 12:23:19     36s]   --------------------------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG net violations at end of CTS:
[11/15 12:23:19     36s]   =======================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   None
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/15 12:23:19     36s]   ====================================================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/15 12:23:19     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   Trunk       2.500       2       0.721       0.597      0.299    1.143    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}         -
[11/15 12:23:19     36s]   Leaf        2.500       3       1.397       0.741      0.964    2.253    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}         -
[11/15 12:23:19     36s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock DAG library cell distribution at end of CTS:
[11/15 12:23:19     36s]   ==================================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   ---------------------------------------
[11/15 12:23:19     36s]   Name    Type        Inst     Inst Area 
[11/15 12:23:19     36s]                       Count    (um^2)
[11/15 12:23:19     36s]   ---------------------------------------
[11/15 12:23:19     36s]   BF8     buffer        3       1083.456
[11/15 12:23:19     36s]   INV5    inverter      1        133.056
[11/15 12:23:19     36s]   ---------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Primary reporting skew group summary at end of CTS:
[11/15 12:23:19     36s]   ===================================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.259     1.422     0.163       1.028         0.006           0.005           1.364        0.075     100% {1.259, 1.422}
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Skew group summary at end of CTS:
[11/15 12:23:19     36s]   =================================
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.259     1.422     0.163       1.028         0.006           0.005           1.364        0.075     100% {1.259, 1.422}
[11/15 12:23:19     36s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Clock network insertion delays are now [1.259ns, 1.422ns] average 1.364ns std.dev 0.075ns
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Found a total of 0 clock tree pins with a slew violation.
[11/15 12:23:19     36s]   
[11/15 12:23:19     36s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:19     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     36s] UM:                                                                   Post-balance tidy up or trial balance steps
[11/15 12:23:19     36s] Synthesizing clock trees done.
[11/15 12:23:19     36s] Validating CTS configuration...
[11/15 12:23:19     36s] Leaving CCOpt scope...
[11/15 12:23:19     36s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:19     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     36s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:19     36s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:19     36s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:19     36s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:19     36s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:19     36s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:19     36s] 
[11/15 12:23:19     36s] 
[11/15 12:23:19     36s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:19     37s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     37s] UM:                                                                   Validating CTS configuration
[11/15 12:23:19     37s] CCOpt configuration status: all checks passed.
[11/15 12:23:19     37s] Connecting clock gate test enables...
[11/15 12:23:19     37s] Connecting clock gate test enables done.
[11/15 12:23:19     37s] Leaving CCOpt scope - trialRoute...
[11/15 12:23:19     37s] ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:19     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.1 mem=1529.6M
[11/15 12:23:19     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.1 mem=1529.6M
[11/15 12:23:19     37s] [PSP]    Started earlyGlobalRoute kernel
[11/15 12:23:19     37s] [PSP]    Initial Peak syMemory usage = 1529.6 MB
[11/15 12:23:19     37s] (I)       Reading DB...
[11/15 12:23:19     37s] (I)       Read data from FE... (mem=1529.6M)
[11/15 12:23:19     37s] (I)       Read nodes and places... (mem=1529.6M)
[11/15 12:23:19     37s] (I)       Number of ignored instance 0
[11/15 12:23:19     37s] (I)       numMoveCells=716, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:19     37s] (I)       Done Read nodes and places (cpu=0.000s, mem=1529.6M)
[11/15 12:23:19     37s] (I)       Read nets... (mem=1529.6M)
[11/15 12:23:19     37s] (I)       numNets=769  ignoredNets=0
[11/15 12:23:19     37s] (I)       Done Read nets (cpu=0.010s, mem=1529.6M)
[11/15 12:23:19     37s] (I)       Read rows... (mem=1529.6M)
[11/15 12:23:19     37s] (I)       Read 35 std rows and 0 non-std rows
[11/15 12:23:19     37s] (I)       Done Read rows (cpu=0.000s, mem=1529.6M)
[11/15 12:23:19     37s] (I)       Identified Clock instances: Flop 273, Clock buffer/inverter 4, Gate 0
[11/15 12:23:19     37s] (I)       Done Read data from FE (cpu=0.010s, mem=1529.6M)
[11/15 12:23:19     37s] (I)       before initializing RouteDB syMemory usage = 1529.6 MB
[11/15 12:23:19     37s] (I)       congestionReportName   : 
[11/15 12:23:19     37s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:19     37s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:19     37s] (I)       doTrackAssignment      : 1
[11/15 12:23:19     37s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:19     37s] (I)       numThreads             : 8
[11/15 12:23:19     37s] (I)       bufferingAwareRouting  : true
[11/15 12:23:19     37s] (I)       honorPin               : false
[11/15 12:23:19     37s] (I)       honorPinGuide          : true
[11/15 12:23:19     37s] (I)       honorPartition         : false
[11/15 12:23:19     37s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:19     37s] (I)       allowPartitionCrossover: false
[11/15 12:23:19     37s] (I)       honorSingleEntry       : true
[11/15 12:23:19     37s] (I)       honorSingleEntryStrong : true
[11/15 12:23:19     37s] (I)       handleViaSpacingRule   : false
[11/15 12:23:19     37s] (I)       handleEolSpacingRule   : false
[11/15 12:23:19     37s] (I)       PDConstraint           : none
[11/15 12:23:19     37s] (I)       expBetterNDRHandling   : false
[11/15 12:23:19     37s] (I)       [11/15 12:23:19     37s] [NR-eGR] honorClockSpecNDR      : 0
[11/15 12:23:19     37s] (I)       effortLevel            : standard
[11/15 12:23:19     37s] (I)       [11/15 12:23:19     37s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:19     37s] [NR-eGR] mrelaxedTopLayerCeiling : 127
[11/15 12:23:19     37s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:19     37s] (I)       numRowsPerGCell        : 1
[11/15 12:23:19     37s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:19     37s] (I)       multiThreadingTA       : 1
[11/15 12:23:19     37s] (I)       optimizationMode       : false
[11/15 12:23:19     37s] (I)       routeSecondPG          : false
[11/15 12:23:19     37s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:19     37s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:19     37s] (I)       punchThroughDistance   : 8781.99
[11/15 12:23:19     37s] (I)       scenicBound            : 1.15
[11/15 12:23:19     37s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:19     37s] (I)       source-to-sink ratio   : 0.30
[11/15 12:23:19     37s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:19     37s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:19     37s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:19     37s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:19     37s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:19     37s] (I)       localRouteEffort       : 1.00
[11/15 12:23:19     37s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:19     37s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:19     37s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:19     37s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:19     37s] (I)       routeVias              : 
[11/15 12:23:19     37s] (I)       readTROption           : true
[11/15 12:23:19     37s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:19     37s] (I)       routeSelectedNetsOnly  : false
[11/15 12:23:19     37s] [NR-eGR] numTracksPerClockWire  : 0
[11/15 12:23:19     37s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:19     37s] (I)       extraDemandForClocks   : 0
[11/15 12:23:19     37s] (I)       steinerRemoveLayers    : false
[11/15 12:23:19     37s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:19     37s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:19     37s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:19     37s] (I)       spanningTreeRefinement : false
[11/15 12:23:19     37s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:19     37s] (I)       starting read tracks
[11/15 12:23:19     37s] (I)       build grid graph
[11/15 12:23:19     37s] (I)       build grid graph start
[11/15 12:23:19     37s] (I)       build grid graph end
[11/15 12:23:19     37s] (I)       TL4 has single uniform track structure
numViaLayers=4
[11/15 12:23:19     37s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:19     37s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:19     37s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:19     37s] (I)       end build via table
[11/15 12:23:19     37s] [NR-eGR] Read 12 PG shapes in 0.000 seconds
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:19     37s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:19     37s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 836
[11/15 12:23:19     37s] (I)       readDataFromPlaceDB
[11/15 12:23:19     37s] (I)       Read net information..
[11/15 12:23:19     37s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] (I)       read default dcut vias
[11/15 12:23:19     37s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:19     37s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:19     37s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:19     37s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:19     37s] (I)       Start initializing grid graph
[11/15 12:23:19     37s] (I)       End initializing grid graph
[11/15 12:23:19     37s] (I)       Model blockages into capacity
[11/15 12:23:19     37s] (I)       Read Num Blocks=12  Num Prerouted Wires=836  Num CS=0
[11/15 12:23:19     37s] (I)       Num blockages on layer 1: 12
[11/15 12:23:19     37s] (I)       Num blockages on layer 2: 0
[11/15 12:23:19     37s] (I)       Num blockages on layer 3: 0
[11/15 12:23:19     37s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] (I)       Number of ignored nets = 5
[11/15 12:23:19     37s] (I)       Number of fixed nets = 5.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:19     37s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:19     37s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:19     37s] (I)       Constructing bin map
[11/15 12:23:19     37s] (I)       Initialize bin information with width=26400 height=26400
[11/15 12:23:19     37s] (I)       Done constructing bin map
[11/15 12:23:19     37s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1529.6 MB
[11/15 12:23:19     37s] (I)       Ndr track 0 does not exist
[11/15 12:23:19     37s] (I)       Ndr track 0 does not exist
[11/15 12:23:19     37s] (I)       Layer1  viaCost=300.00
[11/15 12:23:19     37s] (I)       Layer2  viaCost=200.00
[11/15 12:23:19     37s] (I)       Layer3  viaCost=300.00
[11/15 12:23:19     37s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:19     37s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:19     37s] (I)       Core area           : (17280, 17160) - (393120, 479160)
[11/15 12:23:19     37s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:19     37s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:19     37s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:19     37s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:19     37s] (I)       Grid                :    31    38     4
[11/15 12:23:19     37s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:19     37s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:19     37s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:19     37s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:19     37s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:19     37s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:19     37s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:19     37s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:19     37s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:19     37s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:19     37s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:19     37s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:19     37s] (I)       --------------------------------------------------------
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:19     37s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:19     37s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:19     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:19     37s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:19     37s] (I)       Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:19     37s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:19     37s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:19     37s] (I)       [11/15 12:23:19     37s] [NR-eGR] ========================================
[11/15 12:23:19     37s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:19     37s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:19     37s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:19     37s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:19     37s] (I)       After initializing earlyGlobalRoute syMemory usage = 1529.6 MB
[11/15 12:23:19     37s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:19     37s] (I)       ============= Initialization =============
[11/15 12:23:19     37s] (I)       totalPins=2503  totalGlobalPin=2305 (92.09%)
[11/15 12:23:19     37s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:19     37s] (I)       #blocked areas for congestion spreading : 0
[11/15 12:23:19     37s] (I)       [11/15 12:23:19     37s] [NR-eGR] Layer group 1: route 764 net(s) in layer range [2, 4]
[11/15 12:23:19     37s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:19     37s] (I)       Usage: 4404 = (2118 H, 2286 V) = (18.07% H, 15.69% V) = (2.796e+04um H, 3.018e+04um V)
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] (I)       ============  Phase 1b Route ============
[11/15 12:23:19     37s] (I)       Usage: 4404 = (2118 H, 2286 V) = (18.07% H, 15.69% V) = (2.796e+04um H, 3.018e+04um V)
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] (I)       earlyGlobalRoute overflow of layer group 1: 2.38% H + 0.00% V. EstWL: 5.813280e+04um
[11/15 12:23:19     37s] (I)       ============  Phase 1c Route ============
[11/15 12:23:19     37s] (I)       Usage: 4404 = (2118 H, 2286 V) = (18.07% H, 15.69% V) = (2.796e+04um H, 3.018e+04um V)
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] (I)       ============  Phase 1d Route ============
[11/15 12:23:19     37s] (I)       Usage: 4404 = (2118 H, 2286 V) = (18.07% H, 15.69% V) = (2.796e+04um H, 3.018e+04um V)
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] (I)       ============  Phase 1e Route ============
[11/15 12:23:19     37s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:19     37s] (I)       Usage: 4404 = (2118 H, 2286 V) = (18.07% H, 15.69% V) = (2.796e+04um H, 3.018e+04um V)
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] (I)       [11/15 12:23:19     37s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.38% H + 0.00% V. EstWL: 5.813280e+04um
[11/15 12:23:19     37s] [NR-eGR] 
[11/15 12:23:19     37s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:19     37s] (I)       
[11/15 12:23:19     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:19     37s] [NR-eGR]                        OverCon           OverCon            
[11/15 12:23:19     37s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/15 12:23:19     37s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[11/15 12:23:19     37s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:19     37s] [NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:19     37s] [NR-eGR]    MTL2  (2)         3( 0.26%)         0( 0.00%)   ( 0.26%) 
[11/15 12:23:19     37s] [NR-eGR]    MTL3  (3)         4( 0.35%)         0( 0.00%)   ( 0.35%) 
[11/15 12:23:19     37s] [NR-eGR]    MTL4  (4)         4( 0.35%)         1( 0.09%)   ( 0.44%) 
[11/15 12:23:19     37s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:19     37s] [NR-eGR] Total               11( 0.32%)         1( 0.03%)   ( 0.35%) 
[11/15 12:23:19     37s] [NR-eGR] 
[11/15 12:23:19     37s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/15 12:23:19     37s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:19     37s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.34% H + 0.00% V
[11/15 12:23:19     37s] [NR-eGR] Overflow after earlyGlobalRoute 0.41% H + 0.00% V
[11/15 12:23:19     37s] (I)       ============= track Assignment ============
[11/15 12:23:19     37s] (I)       extract Global 3D Wires
[11/15 12:23:19     37s] (I)       Extract Global WL : time=0.01
[11/15 12:23:19     37s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:19     37s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:19     37s] (I)       Run Multi-thread track assignment
[11/15 12:23:19     37s] (I)       Kernel real time=0.01 seconds
[11/15 12:23:19     37s] (I)       End Greedy Track Assignment
[11/15 12:23:19     37s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:19     37s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 2639
[11/15 12:23:19     37s] [NR-eGR]   MTL2  (2V) length: 3.177576e+04um, number of vias: 3828
[11/15 12:23:19     37s] [NR-eGR]   MTL3  (3H) length: 3.339824e+04um, number of vias: 397
[11/15 12:23:19     37s] [NR-eGR]   MTL4  (4V) length: 4.741437e+03um, number of vias: 0
[11/15 12:23:19     37s] [NR-eGR] Total length: 6.991543e+04um, number of vias: 6864
[11/15 12:23:19     37s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:19     37s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 12:23:19     37s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:19     37s] [NR-eGR] End Peak syMemory usage = 1547.2 MB
[11/15 12:23:19     37s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[11/15 12:23:19     37s] ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:19     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.5M
[11/15 12:23:19     37s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:19     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1518.5M
[11/15 12:23:19     37s] Core basic site is standard
[11/15 12:23:19     37s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:19     37s] SiteArray: use 36,540 bytes
[11/15 12:23:19     37s] SiteArray: current memory after site array memory allocatiion 1518.5M
[11/15 12:23:19     37s] SiteArray: FP blocked sites are writable
[11/15 12:23:19     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:19     37s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:     Starting CMU at level 3, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1518.5M
[11/15 12:23:19     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1518.5M
[11/15 12:23:19     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1518.5MB).
[11/15 12:23:19     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1518.5M
[11/15 12:23:19     37s] Leaving CCOpt scope - trialRoute done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:19     37s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:19     37s] UM:                                                                   Leaving CCOpt scope - trialRoute
[11/15 12:23:19     37s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:19     37s] Updating RC grid for preRoute extraction ...
[11/15 12:23:19     37s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:19     37s] Initializing multi-corner resistance tables ...
[11/15 12:23:19     37s] Rebuilding timing graph...
[11/15 12:23:19     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1504.3M, InitMEM = 1504.3M)
[11/15 12:23:19     37s] Rebuilding timing graph done.
[11/15 12:23:19     37s] End AAE Lib Interpolated Model. (MEM=1518.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:19     37s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:19     37s] Solving LP: 3 skew groups; 2 fragments, 4 fraglets and 6 vertices; 18 variables and 36 constraints; tolerance 1
[11/15 12:23:19     37s] Using cell based legalization.
[11/15 12:23:19     37s] Accumulated time to calculate placeable region: 0
[11/15 12:23:19     37s] Best achievable insertion delay respecting ccopt_initial skew groups is 1.423ns, targetting a maximum insertion delay of 2.134ns
[11/15 12:23:19     37s] Solving LP: 3 skew groups; 2 fragments, 4 fraglets and 6 vertices; 17 variables and 34 constraints; tolerance 1
[11/15 12:23:19     37s] Clock network insertion delays are now [1.423ns, 1.423ns] average 1.423ns std.dev 0.000ns
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] Skew group insertion delays
[11/15 12:23:19     37s] ===========================
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] --------------------------------------------------------------------------------------------------
[11/15 12:23:19     37s] Timing Corner               Skew Group                   Min ID    Max ID    Avg ID    Std.Dev. ID
[11/15 12:23:19     37s]                                                          (ns)      (ns)      (ns)      (ns)
[11/15 12:23:19     37s] --------------------------------------------------------------------------------------------------
[11/15 12:23:19     37s] slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.423     1.423     1.423        0.000
[11/15 12:23:19     37s] --------------------------------------------------------------------------------------------------
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] Unbufferable clock nets
[11/15 12:23:19     37s] =======================
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] Considered 5 clock nets. No unbufferable clock nets found.
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] 
[11/15 12:23:19     37s] CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:04.0
[11/15 12:23:19     37s] ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:19     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:1517.6M
[11/15 12:23:19     37s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:19     37s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:23:19     37s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:19     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:23:19     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.003, MEM:1511.6M
[11/15 12:23:19     37s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:23:19     37s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:19     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:23:19     37s] **ccopt_clustering ... cpu = 0:00:05, real = 0:00:04, mem = 1378.3M **
[11/15 12:23:19     37s] Setting ::DelayCal::PrerouteDcFastMode 1
[11/15 12:23:19     37s] Ignoring AAE DB Resetting ...
[11/15 12:23:19     37s] Bashing timing graph...
[11/15 12:23:19     37s]   
[11/15 12:23:19     37s]   Leaving CCOpt scope - BuildTimeGraph...
[11/15 12:23:19     37s] #################################################################################
[11/15 12:23:19     37s] # Design Stage: PreRoute
[11/15 12:23:19     37s] # Design Name: raifes_dtm
[11/15 12:23:19     37s] # Design Mode: 180nm
[11/15 12:23:19     37s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:19     37s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:19     37s] # Signoff Settings: SI Off 
[11/15 12:23:19     37s] #################################################################################
[11/15 12:23:19     37s] Extraction called for design 'raifes_dtm' of instances=716 and nets=772 using extraction engine 'pre_route' .
[11/15 12:23:19     37s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:19     37s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:19     37s] RCMode: PreRoute
[11/15 12:23:19     37s]       RC Corner Indexes            0       1   
[11/15 12:23:19     37s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:19     37s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     37s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     37s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:19     37s] Shrink Factor                : 1.00000
[11/15 12:23:19     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:19     37s] Using capacitance table file ...
[11/15 12:23:19     37s] Updating RC grid for preRoute extraction ...
[11/15 12:23:19     37s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:19     37s] Initializing multi-corner resistance tables ...
[11/15 12:23:19     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1277.477M)
[11/15 12:23:20     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.1M, InitMEM = 1353.1M)
[11/15 12:23:20     37s] Calculate delays in Single mode...
[11/15 12:23:20     37s] Start delay calculation (fullDC) (8 T). (MEM=1369.29)
[11/15 12:23:20     38s] End AAE Lib Interpolated Model. (MEM=1369.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:20     38s] Total number of fetched objects 769
[11/15 12:23:20     38s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:20     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:20     38s] End delay calculation. (MEM=1662.62 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:20     38s] End delay calculation (fullDC). (MEM=1662.62 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:23:20     38s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1662.6M) ***
[11/15 12:23:20     38s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.7 real=0:00:00.4)
[11/15 12:23:20     38s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:20     38s] UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
[11/15 12:23:20     38s] Bashing timing graph done.
[11/15 12:23:20     38s] Updating latch analysis...
[11/15 12:23:20     38s]   Leaving CCOpt scope - Updating latch analysis...
[11/15 12:23:20     38s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 12:23:20     38s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:20     38s] UM:                                                                   Leaving CCOpt scope - Updating latch analysis
[11/15 12:23:20     38s] Updating latch analysis done.
[11/15 12:23:20     38s] **TG update after ccopt_clustering ... cpu = 0:00:01, real = 0:00:01, mem = 1355.1M **
[11/15 12:23:20     38s] Deleting Lib Analyzer.
[11/15 12:23:20     38s] Info: 5 nets with fixed/cover wires excluded.
[11/15 12:23:20     38s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:23:20     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.5 mem=1355.1M
[11/15 12:23:20     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.5 mem=1355.1M
[11/15 12:23:20     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.1
[11/15 12:23:20     38s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:20     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.5 mem=1355.1M
[11/15 12:23:20     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1355.1M
[11/15 12:23:20     38s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:20     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1355.1M
[11/15 12:23:20     38s] OPERPROF:     Starting CMU at level 3, MEM:1355.1M
[11/15 12:23:20     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1355.1M
[11/15 12:23:20     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1355.1M
[11/15 12:23:20     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1355.1MB).
[11/15 12:23:20     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1355.1M
[11/15 12:23:20     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.5 mem=1385.1M
[11/15 12:23:20     38s] 
[11/15 12:23:20     38s] Creating Lib Analyzer ...
[11/15 12:23:20     38s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:20     38s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:20     38s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:20     38s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:20     38s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:20     38s] 
[11/15 12:23:22     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.2 mem=1440.2M
[11/15 12:23:22     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.2 mem=1440.2M
[11/15 12:23:22     40s] Creating Lib Analyzer, finished. 
[11/15 12:23:22     40s] 
[11/15 12:23:22     40s] #optDebug: {2, 0.537, 0.8500} {3, 0.163, 0.5772} {4, 0.163, 0.5772} 
[11/15 12:23:22     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1646.2M
[11/15 12:23:22     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1646.2M
[11/15 12:23:22     40s] 
[11/15 12:23:22     40s] Netlist preparation processing... 
[11/15 12:23:22     40s] Removed 0 instance
[11/15 12:23:22     40s] *info: Marking 0 isolation instances dont touch
[11/15 12:23:22     40s] *info: Marking 0 level shifter instances dont touch
[11/15 12:23:22     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.1
[11/15 12:23:22     40s] Deleting Lib Analyzer.
[11/15 12:23:22     40s] Begin: GigaOpt high fanout net optimization
[11/15 12:23:22     40s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 12:23:22     40s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 12:23:22     40s] Info: 5 nets with fixed/cover wires excluded.
[11/15 12:23:22     40s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:23:22     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.2
[11/15 12:23:22     40s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:22     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.5 mem=1405.2M
[11/15 12:23:22     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1405.2M
[11/15 12:23:22     40s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:22     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1405.2M
[11/15 12:23:22     40s] OPERPROF:     Starting CMU at level 3, MEM:1405.2M
[11/15 12:23:22     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1405.2M
[11/15 12:23:22     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1405.2M
[11/15 12:23:22     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1405.2MB).
[11/15 12:23:22     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1405.2M
[11/15 12:23:22     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.5 mem=1403.2M
[11/15 12:23:22     40s] 
[11/15 12:23:22     40s] Creating Lib Analyzer ...
[11/15 12:23:22     40s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:22     40s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:22     40s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:22     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:22     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:22     40s] 
[11/15 12:23:23     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.0 mem=1405.2M
[11/15 12:23:23     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.0 mem=1405.2M
[11/15 12:23:23     42s] Creating Lib Analyzer, finished. 
[11/15 12:23:23     42s] 
[11/15 12:23:23     42s] #optDebug: {2, 0.537, 0.8500} {3, 0.163, 0.4617} {4, 0.163, 0.4617} 
[11/15 12:23:24     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1611.1M
[11/15 12:23:24     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1611.1M
[11/15 12:23:24     42s] +----------+---------+--------+--------+------------+--------+
[11/15 12:23:24     42s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 12:23:24     42s] +----------+---------+--------+--------+------------+--------+
[11/15 12:23:24     42s] |    79.40%|        -|   0.000|   0.000|   0:00:00.0| 1611.1M|
[11/15 12:23:24     42s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[11/15 12:23:24     42s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:23:24     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:23:24     42s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[11/15 12:23:24     42s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:23:24     42s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:23:24     42s] |    79.40%|        -|   0.000|   0.000|   0:00:00.0| 1613.1M|
[11/15 12:23:24     42s] +----------+---------+--------+--------+------------+--------+
[11/15 12:23:24     42s] 
[11/15 12:23:24     42s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1613.1M) ***
[11/15 12:23:24     42s] **** Begin NDR-Layer Usage Statistics ****
[11/15 12:23:24     42s] Layer 3 has 5 constrained nets 
[11/15 12:23:24     42s] **** End NDR-Layer Usage Statistics ****
[11/15 12:23:24     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.2
[11/15 12:23:24     42s] End: GigaOpt high fanout net optimization
[11/15 12:23:24     42s] Begin: GigaOpt DRV Optimization
[11/15 12:23:24     42s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 12:23:24     42s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 12:23:24     42s] Info: 5 nets with fixed/cover wires excluded.
[11/15 12:23:24     42s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:23:24     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.3
[11/15 12:23:24     42s] PhyDesignGrid: maxLocalDensity 3.00
[11/15 12:23:24     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.5 mem=1403.7M
[11/15 12:23:24     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1403.7M
[11/15 12:23:24     42s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:24     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.7M
[11/15 12:23:24     42s] OPERPROF:     Starting CMU at level 3, MEM:1403.7M
[11/15 12:23:24     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1403.7M
[11/15 12:23:24     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1403.7M
[11/15 12:23:24     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7MB).
[11/15 12:23:24     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1403.7M
[11/15 12:23:24     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.5 mem=1403.2M
[11/15 12:23:24     42s] 
[11/15 12:23:24     42s] #optDebug: {2, 0.537, 0.8500} {3, 0.163, 0.4617} {4, 0.163, 0.4617} 
[11/15 12:23:24     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1611.1M
[11/15 12:23:24     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1611.1M
[11/15 12:23:24     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:23:24     43s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 12:23:24     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:23:24     43s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 12:23:24     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:23:24     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[11/15 12:23:24     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:23:24     43s] Info: violation cost 2262.881348 (cap = 312.767365, tran = 1950.114746, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:23:24     43s] |   156|   580|    -8.92|    93|    93|    -0.93|     0|     0|     0|     0|    14.97|     0.00|       0|       0|       0|  79.40|          |         |
[11/15 12:23:25     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 5 threads.
[11/15 12:23:25     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:23:25     43s] Info: violation cost 27.818176 (cap = 0.000000, tran = 27.818176, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:23:25     43s] |    51|   102|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|    14.10|     0.00|     148|       0|       5|  90.25| 0:00:01.0|  1942.1M|
[11/15 12:23:25     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 5 threads.
[11/15 12:23:25     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:23:25     43s] Info: violation cost 27.818176 (cap = 0.000000, tran = 27.818176, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:23:25     43s] |    51|   102|    -0.30| [11/15 12:23:25     43s] 
[11/15 12:23:25     43s] ###############################################################################
    0|     0|     0.00|     0|     0|     0|     0|    13.75|     0.00|      51|       0|       0|  91.92| 0:00:00.0|  1948.1M|
[11/15 12:23:25     43s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:23:25     43s] #
[11/15 12:23:25     43s] #  Large fanout net report:  
[11/15 12:23:25     43s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 12:23:25     43s] #     - current density: 91.92
[11/15 12:23:25     43s] #
[11/15 12:23:25     43s] #  List of high fanout nets:
[11/15 12:23:25     43s] #
[11/15 12:23:25     43s] ###############################################################################
[11/15 12:23:25     43s] **** Begin NDR-Layer Usage Statistics ****
[11/15 12:23:25     43s] Layer 3 has 5 constrained nets 
[11/15 12:23:25     43s] **** End NDR-Layer Usage Statistics ****
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] =======================================================================
[11/15 12:23:25     43s]                 Reasons for remaining drv violations
[11/15 12:23:25     43s] =======================================================================
[11/15 12:23:25     43s] *info: Total 51 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1946.1M) ***
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.3
[11/15 12:23:25     43s] End: GigaOpt DRV Optimization
[11/15 12:23:25     43s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 12:23:25     43s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 12:23:25     43s] **opt_design ... cpu = 0:00:15, real = 0:00:13, mem = 1020.0M, totSessionCpu=0:00:44 **
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] Active setup views:
[11/15 12:23:25     43s]  slow_ss
[11/15 12:23:25     43s]   Dominating endpoints: 0
[11/15 12:23:25     43s]   Dominating TNS: -0.000
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] Deleting Lib Analyzer.
[11/15 12:23:25     43s] Begin: GigaOpt Global Optimization
[11/15 12:23:25     43s] *info: use new DP (enabled)
[11/15 12:23:25     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/15 12:23:25     43s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/15 12:23:25     43s] Info: 5 nets with fixed/cover wires excluded.
[11/15 12:23:25     43s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:23:25     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.4
[11/15 12:23:25     43s] PhyDesignGrid: maxLocalDensity 1.20
[11/15 12:23:25     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.9 mem=1428.2M
[11/15 12:23:25     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.2M
[11/15 12:23:25     43s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:25     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.2M
[11/15 12:23:25     43s] OPERPROF:     Starting CMU at level 3, MEM:1428.2M
[11/15 12:23:25     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1429.6M
[11/15 12:23:25     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1429.6M
[11/15 12:23:25     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1429.6MB).
[11/15 12:23:25     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1429.6M
[11/15 12:23:25     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.0 mem=1427.7M
[11/15 12:23:25     43s] 
[11/15 12:23:25     43s] Creating Lib Analyzer ...
[11/15 12:23:25     43s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:25     43s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:25     43s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:25     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:25     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:25     43s] 
[11/15 12:23:26     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.3 mem=1429.6M
[11/15 12:23:26     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.3 mem=1429.6M
[11/15 12:23:26     45s] Creating Lib Analyzer, finished. 
[11/15 12:23:26     45s] 
[11/15 12:23:26     45s] #optDebug: {2, 0.537, 0.8500} {3, 0.163, 0.5772} {4, 0.163, 0.5772} 
[11/15 12:23:28     47s] *info: 5 clock nets excluded
[11/15 12:23:28     47s] *info: 2 special nets excluded.
[11/15 12:23:28     47s] *info: 2 no-driver nets excluded.
[11/15 12:23:28     47s] *info: 5 nets with fixed/cover wires excluded.
[11/15 12:23:28     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1612.1M
[11/15 12:23:28     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1612.1M
[11/15 12:23:28     47s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/15 12:23:28     47s] Info: End MT loop @oiCellDelayCachingJob.
[11/15 12:23:28     47s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/15 12:23:28     47s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[11/15 12:23:28     47s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[11/15 12:23:28     47s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[11/15 12:23:28     47s] |   0.000|   0.000|    91.92%|   0:00:00.0| 1645.1M|   slow_ss|       NA| NA                   |
[11/15 12:23:28     47s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[11/15 12:23:28     47s] 
[11/15 12:23:28     47s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1645.1M) ***
[11/15 12:23:28     47s] 
[11/15 12:23:28     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1645.1M) ***
[11/15 12:23:28     47s] **** Begin NDR-Layer Usage Statistics ****
[11/15 12:23:28     47s] Layer 3 has 5 constrained nets 
[11/15 12:23:28     47s] **** End NDR-Layer Usage Statistics ****
[11/15 12:23:28     47s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/15 12:23:28     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.4
[11/15 12:23:28     47s] End: GigaOpt Global Optimization
[11/15 12:23:28     47s] *** Timing Is met
[11/15 12:23:28     47s] *** Check timing (0:00:00.0)
[11/15 12:23:28     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1432.2M
[11/15 12:23:28     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1432.2M
[11/15 12:23:28     47s] **INFO: Flow update: Design is easy to close.
[11/15 12:23:28     47s] User Input Parameters:
[11/15 12:23:28     47s] 
[11/15 12:23:28     47s] *** Start incrementalPlace ***
[11/15 12:23:28     47s] - Congestion Driven    : On
[11/15 12:23:28     47s] - Timing Driven        : On
[11/15 12:23:28     47s] - Area-Violation Based : On
[11/15 12:23:28     47s] - Start Rollback Level : -5
[11/15 12:23:28     47s] - Legalized            : On
[11/15 12:23:28     47s] - Window Based         : Off
[11/15 12:23:28     47s] - eDen incr mode       : Off
[11/15 12:23:28     47s] 
[11/15 12:23:28     47s] no activity file in design. spp won't run.
[11/15 12:23:29     47s] Effort level <high> specified for reg2reg path_group
[11/15 12:23:29     47s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:23:29     47s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:23:29     47s] No Views given, use default active views for adaptive view pruning
[11/15 12:23:29     47s] SKP will enable view:
[11/15 12:23:29     47s]   slow_ss
[11/15 12:23:29     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1438.2M
[11/15 12:23:29     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1438.2M
[11/15 12:23:29     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1438.2M
[11/15 12:23:29     47s] Starting Early Global Route congestion estimation: mem = 1438.2M
[11/15 12:23:29     47s] (I)       Reading DB...
[11/15 12:23:29     47s] (I)       Read data from FE... (mem=1438.2M)
[11/15 12:23:29     47s] (I)       Read nodes and places... (mem=1438.2M)
[11/15 12:23:29     47s] (I)       Done Read nodes and places (cpu=0.010s, mem=1438.2M)
[11/15 12:23:29     47s] (I)       Read nets... (mem=1438.2M)
[11/15 12:23:29     47s] (I)       Done Read nets (cpu=0.000s, mem=1438.2M)
[11/15 12:23:29     47s] (I)       Done Read data from FE (cpu=0.010s, mem=1438.2M)
[11/15 12:23:29     47s] (I)       before initializing RouteDB syMemory usage = 1438.2 MB
[11/15 12:23:29     47s] (I)       congestionReportName   : 
[11/15 12:23:29     47s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:29     47s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:29     47s] (I)       doTrackAssignment      : 1
[11/15 12:23:29     47s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:29     47s] (I)       numThreads             : 8
[11/15 12:23:29     47s] (I)       bufferingAwareRouting  : false
[11/15 12:23:29     47s] (I)       honorPin               : false
[11/15 12:23:29     47s] (I)       [11/15 12:23:29     47s] [NR-eGR] honorMsvRouteConstraint: false
honorPinGuide          : true
[11/15 12:23:29     47s] (I)       honorPartition         : false
[11/15 12:23:29     47s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:29     47s] (I)       allowPartitionCrossover: false
[11/15 12:23:29     47s] (I)       honorSingleEntry       : true
[11/15 12:23:29     47s] (I)       honorSingleEntryStrong : true
[11/15 12:23:29     47s] (I)       handleViaSpacingRule   : false
[11/15 12:23:29     47s] (I)       handleEolSpacingRule   : false
[11/15 12:23:29     47s] (I)       PDConstraint           : none
[11/15 12:23:29     47s] (I)       expBetterNDRHandling   : false
[11/15 12:23:29     47s] (I)       routingEffortLevel     : 3
[11/15 12:23:29     47s] (I)       effortLevel            : standard
[11/15 12:23:29     47s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:29     47s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:29     47s] (I)       numRowsPerGCell        : 1
[11/15 12:23:29     47s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:29     47s] (I)       multiThreadingTA       : 1
[11/15 12:23:29     47s] (I)       optimizationMode       : false
[11/15 12:23:29     47s] (I)       routeSecondPG          : false
[11/15 12:23:29     47s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:29     47s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:29     47s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:29     47s] (I)       scenicBound            : 1.15
[11/15 12:23:29     47s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:29     47s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:29     47s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:29     47s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:29     47s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:29     47s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:29     47s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:29     47s] (I)       localRouteEffort       : 1.00
[11/15 12:23:29     47s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:29     47s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:29     47s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:29     47s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:29     47s] (I)       routeVias              : 
[11/15 12:23:29     47s] (I)       readTROption           : true
[11/15 12:23:29     47s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:29     47s] (I)       routeSelectedNetsOnly  : false
[11/15 12:23:29     47s] [NR-eGR] numTracksPerClockWire  : 0
[11/15 12:23:29     47s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:29     47s] (I)       extraDemandForClocks   : 0
[11/15 12:23:29     47s] (I)       steinerRemoveLayers    : false
[11/15 12:23:29     47s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:29     47s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:29     47s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:29     47s] (I)       spanningTreeRefinement : false
[11/15 12:23:29     47s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:29     47s] (I)       starting read tracks
[11/15 12:23:29     47s] (I)       build grid graph
[11/15 12:23:29     47s] (I)       build grid graph start
[11/15 12:23:29     47s] (I)       build grid graph end
[11/15 12:23:29     47s] (I)       numViaLayers=4
TL4 has single uniform track structure
[11/15 12:23:29     47s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:29     47s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:29     47s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:29     47s] (I)       end build via table
[11/15 12:23:29     47s] [NR-eGR] Read 12 PG shapes in 0.000 seconds
[11/15 12:23:29     47s] 
[11/15 12:23:29     47s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:29     47s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:29     47s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 836
[11/15 12:23:29     47s] (I)       readDataFromPlaceDB
[11/15 12:23:29     47s] (I)       Read net information..
[11/15 12:23:29     47s] (I)       [11/15 12:23:29     47s] [NR-eGR] Read numTotalNets=968  numIgnoredNets=5
Read testcase time = 0.000 seconds
[11/15 12:23:29     47s] 
[11/15 12:23:29     47s] (I)       read default dcut vias
[11/15 12:23:29     47s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:29     47s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:29     47s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:29     47s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:29     47s] (I)       Start initializing grid graph
[11/15 12:23:29     47s] (I)       End initializing grid graph
[11/15 12:23:29     47s] (I)       Model blockages into capacity
[11/15 12:23:29     47s] (I)       Read Num Blocks=12  Num Prerouted Wires=836  Num CS=0
[11/15 12:23:29     47s] (I)       Num blockages on layer 1: 12
[11/15 12:23:29     47s] (I)       Num blockages on layer 2: 0
[11/15 12:23:29     47s] (I)       Num blockages on layer 3: 0
[11/15 12:23:29     47s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:29     47s] 
[11/15 12:23:29     47s] (I)       Number of ignored nets = 5
[11/15 12:23:29     47s] (I)       Number of fixed nets = 5.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:29     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:29     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:29     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1438.2 MB
[11/15 12:23:29     47s] (I)       Ndr track 0 does not exist
[11/15 12:23:29     47s] (I)       Ndr track 0 does not exist
[11/15 12:23:29     47s] (I)       Layer1  viaCost=300.00
[11/15 12:23:29     47s] (I)       Layer2  viaCost=200.00
[11/15 12:23:29     47s] (I)       Layer3  viaCost=300.00
[11/15 12:23:29     47s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:29     47s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:29     47s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:29     47s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:29     47s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:29     47s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:29     47s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:29     47s] (I)       Grid                :    31    38     4
[11/15 12:23:29     47s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:29     47s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:29     47s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:29     47s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:29     47s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:29     47s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:29     47s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:29     47s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:29     47s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:29     47s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:29     47s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:29     47s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:29     47s] (I)       --------------------------------------------------------
[11/15 12:23:29     47s] 
[11/15 12:23:29     47s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:29     47s] (I)       Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:29     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:29     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:29     47s] (I)       [11/15 12:23:29     47s] [NR-eGR] Rule id: 1 id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:29     47s] (I)       Pitch: Nets: 0 
  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:29     47s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:29     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:29     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:29     47s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:29     47s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:29     47s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:29     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1438.2 MB
[11/15 12:23:29     47s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:29     47s] (I)       ============= Initialization =============
[11/15 12:23:29     47s] (I)       totalPins=2901  totalGlobalPin=2440 (84.11%)
[11/15 12:23:29     47s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:29     47s] (I)       ============  Phase 1a Route ============
[11/15 12:23:29     47s] [NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
[11/15 12:23:29     47s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:29     47s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/15 12:23:29     47s] (I)       Usage: 4376 = (2070 H, 2306 V) = (17.67% H, 15.83% V) = (2.732e+04um H, 3.044e+04um V)
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] (I)       ============  Phase 1b Route ============
[11/15 12:23:29     47s] (I)       Phase 1b runs 0.00 seconds
[11/15 12:23:29     47s] (I)       Usage: 4377 = (2070 H, 2307 V) = (17.67% H, 15.84% V) = (2.732e+04um H, 3.045e+04um V)
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] (I)       earlyGlobalRoute overflow of layer group 1: 2.06% H + 0.27% V. EstWL: 5.777640e+04um
[11/15 12:23:29     47s] (I)       ============  Phase 1c Route ============
[11/15 12:23:29     47s] (I)       Level2 Grid: 7 x 8
[11/15 12:23:29     47s] (I)       Phase 1c runs 0.00 seconds
[11/15 12:23:29     47s] (I)       Usage: 4377 = (2070 H, 2307 V) = (17.67% H, 15.84% V) = (2.732e+04um H, 3.045e+04um V)
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] (I)       ============  Phase 1d Route ============
[11/15 12:23:29     47s] (I)       Phase 1d runs 0.00 seconds
[11/15 12:23:29     47s] (I)       Usage: 4377 = (2070 H, 2307 V) = (17.67% H, 15.84% V) = (2.732e+04um H, 3.045e+04um V)
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] (I)       ============  Phase 1e Route ============
[11/15 12:23:29     47s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:29     47s] (I)       Usage: 4377 = (2070 H, 2307 V) = (17.67% H, 15.84% V) = (2.732e+04um H, 3.045e+04um V)
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] (I)       ============  Phase 1l Route ============
[11/15 12:23:29     47s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.06% H + 0.27% V. EstWL: 5.777640e+04um
[11/15 12:23:29     47s] [NR-eGR] 
[11/15 12:23:29     47s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:29     47s] (I)       
[11/15 12:23:29     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:29     47s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 12:23:29     47s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 12:23:29     47s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[11/15 12:23:29     47s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 12:23:29     47s] [NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:29     47s] [NR-eGR]    MTL2  (2)        11( 0.96%)         0( 0.00%)         0( 0.00%)   ( 0.96%) 
[11/15 12:23:29     47s] [NR-eGR]    MTL3  (3)         8( 0.70%)         3( 0.26%)         1( 0.09%)   ( 1.05%) 
[11/15 12:23:29     47s] [NR-eGR]    MTL4  (4)         6( 0.52%)         0( 0.00%)         0( 0.00%)   ( 0.52%) 
[11/15 12:23:29     47s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 12:23:29     47s] [NR-eGR] Total               25( 0.73%)         3( 0.09%)         1( 0.03%)   ( 0.84%) 
[11/15 12:23:29     47s] [NR-eGR] 
[11/15 12:23:29     47s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/15 12:23:29     47s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:29     47s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.02% H + 0.25% V
[11/15 12:23:29     47s] [NR-eGR] Overflow after earlyGlobalRoute 1.84% H + 0.35% V
[11/15 12:23:29     47s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1438.2M
[11/15 12:23:29     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.046, MEM:1438.2M
[11/15 12:23:29     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1438.2M
[11/15 12:23:29     47s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:29     47s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:23:29     47s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:29     47s] [hotspot] | normalized |          1.00 |          1.00 |
[11/15 12:23:29     47s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:29     47s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[11/15 12:23:29     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[11/15 12:23:29     47s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 12:23:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 12:23:29     47s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 12:23:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 12:23:29     47s] [hotspot] |  1  |     4.08   162.36    56.88   215.16 |        1.00   |
[11/15 12:23:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 12:23:29     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1439.6M
[11/15 12:23:29     47s] 
[11/15 12:23:29     47s] === incrementalPlace Internal Loop 1 ===
[11/15 12:23:29     47s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:23:29     47s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:23:29     47s] clkAW=0 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[11/15 12:23:29     47s] OPERPROF: Starting IPInitSPData at level 1, MEM:1439.6M
[11/15 12:23:29     47s] #spOpts: N=180 minPadR=1.1 
[11/15 12:23:29     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:   Starting post-place ADS at level 2, MEM:1439.6M
[11/15 12:23:29     47s] ADSU 0.919 -> 0.919
[11/15 12:23:29     47s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:   Starting spMPad at level 2, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:     Starting spContextMPad at level 3, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1439.6M
[11/15 12:23:29     47s] no activity file in design. spp won't run.
[11/15 12:23:29     47s] [spp] 0
[11/15 12:23:29     47s] [adp] 0:1:1:3
[11/15 12:23:29     47s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1439.6M
[11/15 12:23:29     47s] SP #FI/SF FL/PI 0/0 915/0
[11/15 12:23:29     47s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.011, MEM:1439.6M
[11/15 12:23:29     47s] PP off. flexM 0
[11/15 12:23:29     47s] OPERPROF: Starting CDPad at level 1, MEM:1439.6M
[11/15 12:23:29     47s] 3DP is on.
[11/15 12:23:29     47s] 3DP OF M2 0.019, M4 0.009. Diff 0
[11/15 12:23:29     47s] CDPadU 1.053 -> 1.000
[11/15 12:23:29     47s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.040, MEM:1439.6M
[11/15 12:23:29     47s] OPERPROF: Starting InitSKP at level 1, MEM:1439.6M
[11/15 12:23:29     47s] no activity file in design. spp won't run.
[11/15 12:23:29     48s] no activity file in design. spp won't run.
[11/15 12:23:29     48s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[11/15 12:23:29     48s] OPERPROF: Finished InitSKP at level 1, CPU:0.620, REAL:0.395, MEM:1603.7M
[11/15 12:23:29     48s] NP #FI/FS/SF FL/PI: 0/0/0 915/0
[11/15 12:23:29     48s] no activity file in design. spp won't run.
[11/15 12:23:29     48s] OPERPROF: Starting npPlace at level 1, MEM:1603.7M
[11/15 12:23:29     48s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[11/15 12:23:29     48s] No instances found in the vector
[11/15 12:23:29     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1603.7M, DRC: 0)
[11/15 12:23:29     48s] 0 (out of 0) MH cells were successfully legalized.
[11/15 12:23:29     48s] Iteration  4: Total net bbox = 4.624e+04 (2.09e+04 2.53e+04)
[11/15 12:23:29     48s]               Est.  stn bbox = 5.223e+04 (2.37e+04 2.85e+04)
[11/15 12:23:29     48s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1727.7M
[11/15 12:23:29     48s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.158, MEM:1631.7M
[11/15 12:23:29     48s] no activity file in design. spp won't run.
[11/15 12:23:29     48s] NP #FI/FS/SF FL/PI: 0/0/0 915/0
[11/15 12:23:29     48s] no activity file in design. spp won't run.
[11/15 12:23:29     48s] OPERPROF: Starting npPlace at level 1, MEM:1631.7M
[11/15 12:23:29     48s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[11/15 12:23:29     48s] No instances found in the vector
[11/15 12:23:29     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1631.7M, DRC: 0)
[11/15 12:23:29     48s] 0 (out of 0) MH cells were successfully legalized.
[11/15 12:23:30     49s] Iteration  5: Total net bbox = 4.698e+04 (2.29e+04 2.40e+04)
[11/15 12:23:30     49s]               Est.  stn bbox = 5.453e+04 (2.68e+04 2.77e+04)
[11/15 12:23:30     49s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1727.7M
[11/15 12:23:30     49s] OPERPROF: Finished npPlace at level 1, CPU:0.480, REAL:0.305, MEM:1631.7M
[11/15 12:23:30     49s] no activity file in design. spp won't run.
[11/15 12:23:30     49s] NP #FI/FS/SF FL/PI: 0/0/0 915/0
[11/15 12:23:30     49s] no activity file in design. spp won't run.
[11/15 12:23:30     49s] OPERPROF: Starting npPlace at level 1, MEM:1631.7M
[11/15 12:23:30     49s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[11/15 12:23:30     49s] No instances found in the vector
[11/15 12:23:30     49s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1631.7M, DRC: 0)
[11/15 12:23:30     49s] 0 (out of 0) MH cells were successfully legalized.
[11/15 12:23:30     50s] Iteration  6: Total net bbox = 4.830e+04 (2.28e+04 2.55e+04)
[11/15 12:23:30     50s]               Est.  stn bbox = 5.641e+04 (2.68e+04 2.96e+04)
[11/15 12:23:30     50s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1727.7M
[11/15 12:23:30     50s] OPERPROF: Finished npPlace at level 1, CPU:0.690, REAL:0.427, MEM:1631.7M
[11/15 12:23:30     50s] no activity file in design. spp won't run.
[11/15 12:23:30     50s] NP #FI/FS/SF FL/PI: 0/0/0 915/0
[11/15 12:23:30     50s] no activity file in design. spp won't run.
[11/15 12:23:30     50s] OPERPROF: Starting npPlace at level 1, MEM:1631.7M
[11/15 12:23:30     50s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/15 12:23:30     50s] No instances found in the vector
[11/15 12:23:30     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1631.7M, DRC: 0)
[11/15 12:23:30     50s] 0 (out of 0) MH cells were successfully legalized.
[11/15 12:23:31     50s] Iteration  7: Total net bbox = 5.221e+04 (2.46e+04 2.76e+04)
[11/15 12:23:31     50s]               Est.  stn bbox = 6.107e+04 (2.89e+04 3.21e+04)
[11/15 12:23:31     50s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1727.7M
[11/15 12:23:31     50s] OPERPROF: Finished npPlace at level 1, CPU:0.980, REAL:0.548, MEM:1631.7M
[11/15 12:23:31     50s] no activity file in design. spp won't run.
[11/15 12:23:31     50s] NP #FI/FS/SF FL/PI: 0/0/0 915/0
[11/15 12:23:31     50s] no activity file in design. spp won't run.
[11/15 12:23:31     51s] OPERPROF: Starting npPlace at level 1, MEM:1631.7M
[11/15 12:23:31     51s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/15 12:23:31     51s] No instances found in the vector
[11/15 12:23:31     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1631.7M, DRC: 0)
[11/15 12:23:31     51s] 0 (out of 0) MH cells were successfully legalized.
[11/15 12:23:31     51s] Iteration  8: Total net bbox = 5.650e+04 (2.60e+04 3.05e+04)
[11/15 12:23:31     51s]               Est.  stn bbox = 6.532e+04 (3.04e+04 3.50e+04)
[11/15 12:23:31     51s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1727.7M
[11/15 12:23:31     51s] OPERPROF: Finished npPlace at level 1, CPU:0.380, REAL:0.216, MEM:1631.7M
[11/15 12:23:31     51s] no activity file in design. spp won't run.
[11/15 12:23:31     51s] SKP cleared!
[11/15 12:23:31     51s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1437.6M
[11/15 12:23:31     51s] CongRepair sets shifter mode to gplace
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1437.6M
[11/15 12:23:31     51s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:31     51s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1437.6M
[11/15 12:23:31     51s] Core basic site is standard
[11/15 12:23:31     51s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:31     51s] SiteArray: use 36,540 bytes
[11/15 12:23:31     51s] SiteArray: current memory after site array memory allocatiion 1437.6M
[11/15 12:23:31     51s] SiteArray: FP blocked sites are writable
[11/15 12:23:31     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:31     51s] OPERPROF:           Starting RoutingBlockageFromWrireViaStBox at level 6, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:           Finished RoutingBlockageFromWrireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.004, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:         Starting CMU at level 5, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1437.6M
[11/15 12:23:31     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1437.6MB).
[11/15 12:23:31     51s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.008, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.008, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:   Starting RefinePlace at level 2, MEM:1437.6M
[11/15 12:23:31     51s] *** Starting place_detail (0:00:51.4 mem=1437.6M) ***
[11/15 12:23:31     51s] Total net bbox length = 6.064e+04 (3.004e+04 3.060e+04) (ext = 1.871e+04)
[11/15 12:23:31     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:31     51s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1437.6M
[11/15 12:23:31     51s] Starting refinePlace ...
[11/15 12:23:31     51s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 12:23:31     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1437.6MB) @(0:00:51.4 - 0:00:51.4).
[11/15 12:23:31     51s] Move report: preRPlace moves 915 insts, mean move: 8.74 um, max move: 44.31 um
[11/15 12:23:31     51s] 	Max move on inst (FE_OFC110_puf_ctrl_14): (175.13, 18.53) --> (194.40, 43.56)
[11/15 12:23:31     51s] 	Length: 9 sites, height: 1 rows, site name: standard, cell type: BF5
[11/15 12:23:31     51s] wireLenOptFixPriorityInst 0 inst fixed
[11/15 12:23:31     51s] tweakage running in 8 threads.
[11/15 12:23:31     51s] Placement tweakage begins.
[11/15 12:23:31     51s] wire length = 7.795e+04
[11/15 12:23:31     51s] wire length = 7.273e+04
[11/15 12:23:31     51s] Placement tweakage ends.
[11/15 12:23:31     51s] Move report: tweak moves 346 insts, mean move: 12.40 um, max move: 102.24 um
[11/15 12:23:31     51s] 	Max move on inst (FE_OFC172_dmi_rdata_10): (21.60, 333.96) --> (123.84, 333.96)
[11/15 12:23:31     51s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1437.6MB) @(0:00:51.4 - 0:00:51.5).
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:23:31     51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:31     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1437.6MB) @(0:00:51.5 - 0:00:51.5).
[11/15 12:23:31     51s] Move report: Detail placement moves 915 insts, mean move: 11.10 um, max move: 104.25 um
[11/15 12:23:31     51s] 	Max move on inst (FE_OFC172_dmi_rdata_10): (21.15, 332.39) --> (123.84, 333.96)
[11/15 12:23:31     51s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.6MB
[11/15 12:23:31     51s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:31     51s]   maximum (X+Y) =       104.25 um
[11/15 12:23:31     51s]   inst (FE_OFC172_dmi_rdata_10) with max move: (21.153, 332.393) -> (123.84, 333.96)
[11/15 12:23:31     51s]   mean    (X+Y) =        11.10 um
[11/15 12:23:31     51s] Summary Report:
[11/15 12:23:31     51s] Instances move: 915 (out of 915 movable)
[11/15 12:23:31     51s] Instances flipped: 0
[11/15 12:23:31     51s] Mean displacement: 11.10 um
[11/15 12:23:31     51s] Max displacement: 104.25 um (Instance: FE_OFC172_dmi_rdata_10) (21.153, 332.393) -> (123.84, 333.96)
[11/15 12:23:31     51s] Total instances moved : 915
[11/15 12:23:31     51s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: BF
[11/15 12:23:31     51s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.130, REAL:0.104, MEM:1437.6M
[11/15 12:23:31     51s] Total net bbox length = 6.031e+04 (2.791e+04 3.240e+04) (ext = 1.932e+04)
[11/15 12:23:31     51s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [11/15 12:23:31     51s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1437.6MB) @(0:00:51.4 - 0:00:51.5).
1437.6MB
[11/15 12:23:31     51s] *** Finished place_detail (0:00:51.5 mem=1437.6M) ***
[11/15 12:23:31     51s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.109, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.150, REAL:0.120, MEM:1437.6M
[11/15 12:23:31     51s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:23:31     51s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:23:31     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1437.6M
[11/15 12:23:31     51s] Starting Early Global Route congestion estimation: mem = 1437.6M
[11/15 12:23:31     51s] (I)       Reading DB...
[11/15 12:23:31     51s] (I)       Read data from FE... (mem=1437.6M)
[11/15 12:23:31     51s] (I)       Read nodes and places... (mem=1437.6M)
[11/15 12:23:31     51s] (I)       Done Read nodes and places (cpu=0.000s, mem=1437.6M)
[11/15 12:23:31     51s] (I)       Read nets... (mem=1437.6M)
[11/15 12:23:31     51s] (I)       Done Read nets (cpu=0.000s, mem=1437.6M)
[11/15 12:23:31     51s] (I)       Done Read data from FE (cpu=0.000s, mem=1437.6M)
[11/15 12:23:31     51s] (I)       before initializing RouteDB syMemory usage = 1437.6 MB
[11/15 12:23:31     51s] (I)       congestionReportName   : 
[11/15 12:23:31     51s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:31     51s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:31     51s] (I)       doTrackAssignment      : 1
[11/15 12:23:31     51s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:31     51s] (I)       numThreads             : 8
[11/15 12:23:31     51s] (I)       bufferingAwareRouting  : false
[11/15 12:23:31     51s] (I)       honorPin               : false
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] honorMsvRouteConstraint: false
honorPinGuide          : true
[11/15 12:23:31     51s] (I)       honorPartition         : false
[11/15 12:23:31     51s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:31     51s] (I)       allowPartitionCrossover: false
[11/15 12:23:31     51s] (I)       honorSingleEntry       : true
[11/15 12:23:31     51s] (I)       honorSingleEntryStrong : true
[11/15 12:23:31     51s] (I)       handleViaSpacingRule   : false
[11/15 12:23:31     51s] (I)       handleEolSpacingRule   : false
[11/15 12:23:31     51s] (I)       PDConstraint           : none
[11/15 12:23:31     51s] (I)       expBetterNDRHandling   : false
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] honorClockSpecNDR      : 0
routingEffortLevel     : 3
[11/15 12:23:31     51s] (I)       effortLevel            : standard
[11/15 12:23:31     51s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:31     51s] [NR-eGR] [11/15 12:23:31     51s] (I)       maxRouteLayer          : 4
relaxedTopLayerCeiling : 127
[11/15 12:23:31     51s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:31     51s] (I)       numRowsPerGCell        : 1
[11/15 12:23:31     51s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:31     51s] (I)       multiThreadingTA       : 1
[11/15 12:23:31     51s] (I)       optimizationMode       : false
[11/15 12:23:31     51s] (I)       routeSecondPG          : false
[11/15 12:23:31     51s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:31     51s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:31     51s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:31     51s] (I)       scenicBound            : 1.15
[11/15 12:23:31     51s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:31     51s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:31     51s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:31     51s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:31     51s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:31     51s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:31     51s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:31     51s] (I)       localRouteEffort       : 1.00
[11/15 12:23:31     51s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:31     51s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:31     51s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:31     51s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:31     51s] (I)       routeVias              : 
[11/15 12:23:31     51s] (I)       readTROption           : true
[11/15 12:23:31     51s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:31     51s] (I)       routeSelectedNetsOnly  : false
[11/15 12:23:31     51s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:31     51s] (I)       extraDemandForClocks   : 0
[11/15 12:23:31     51s] (I)       steinerRemoveLayers    : false
[11/15 12:23:31     51s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:31     51s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:31     51s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:31     51s] (I)       spanningTreeRefinement : false
[11/15 12:23:31     51s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:31     51s] (I)       starting read tracks
[11/15 12:23:31     51s] (I)       build grid graph
[11/15 12:23:31     51s] (I)       build grid graph start
[11/15 12:23:31     51s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:31     51s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:31     51s] [NR-eGR] MTL4 has single uniform track structure
build grid graph end
[11/15 12:23:31     51s] (I)       numViaLayers=4
[11/15 12:23:31     51s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:31     51s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:31     51s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:31     51s] (I)       end build via table
[11/15 12:23:31     51s] [NR-eGR] Read 12 PG shapes in 0.000 seconds
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:31     51s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 836
[11/15 12:23:31     51s] (I)       readDataFromPlaceDB
[11/15 12:23:31     51s] (I)       Read net information..
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] Read numTotalNets=968  numIgnoredNets=5
Read testcase time = 0.000 seconds
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] (I)       read default dcut vias
[11/15 12:23:31     51s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:31     51s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:31     51s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:31     51s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:31     51s] (I)       Start initializing grid graph
[11/15 12:23:31     51s] (I)       End initializing grid graph
[11/15 12:23:31     51s] (I)       Model blockages into capacity
[11/15 12:23:31     51s] (I)       Read Num Blocks=12  Num Prerouted Wires=836  Num CS=0
[11/15 12:23:31     51s] (I)       Num blockages on layer 1: 12
[11/15 12:23:31     51s] (I)       Num blockages on layer 2: 0
[11/15 12:23:31     51s] (I)       Num blockages on layer 3: 0
[11/15 12:23:31     51s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] (I)       Number of ignored nets = 5
[11/15 12:23:31     51s] (I)       Number of fixed nets = 5.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:31     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:31     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:31     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1437.6 MB
[11/15 12:23:31     51s] (I)       Ndr track 0 does not exist
[11/15 12:23:31     51s] (I)       Ndr track 0 does not exist
[11/15 12:23:31     51s] (I)       Layer1  viaCost=300.00
[11/15 12:23:31     51s] (I)       Layer2  viaCost=200.00
[11/15 12:23:31     51s] (I)       Layer3  viaCost=300.00
[11/15 12:23:31     51s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:31     51s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:31     51s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:31     51s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:31     51s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:31     51s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:31     51s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:31     51s] (I)       Grid                :    31    38     4
[11/15 12:23:31     51s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:31     51s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:31     51s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:31     51s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:31     51s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:31     51s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:31     51s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:31     51s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:31     51s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:31     51s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:31     51s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:31     51s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:31     51s] (I)       --------------------------------------------------------
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:31     51s] [NR-eGR] Rule id: 0  Nets: 963 
Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:31     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:31     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:31     51s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:31     51s] [NR-eGR] Rule id: 1  Nets: 0 
[11/15 12:23:31     51s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:31     51s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:31     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:31     51s] (I)       [11/15 12:23:31     51s] [NR-eGR] ========================================
[11/15 12:23:31     51s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:31     51s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:31     51s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:31     51s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:31     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1437.6 MB
[11/15 12:23:31     51s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:31     51s] (I)       ============= Initialization =============
[11/15 12:23:31     51s] (I)       totalPins=2901  totalGlobalPin=2612 (90.04%)
[11/15 12:23:31     51s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:31     51s] (I)       ============  Phase 1a Route ============
[11/15 12:23:31     51s] [NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
[11/15 12:23:31     51s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:31     51s] (I)       Usage: 4679 = (2219 H, 2460 V) = (18.94% H, 16.89% V) = (2.929e+04um H, 3.247e+04um V)
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] (I)       ============  Phase 1b Route ============
[11/15 12:23:31     51s] (I)       Usage: 4679 = (2219 H, 2460 V) = (18.94% H, 16.89% V) = (2.929e+04um H, 3.247e+04um V)
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] (I)       earlyGlobalRoute overflow of layer group 1: 5.06% H + 0.09% V. EstWL: 6.176280e+04um
[11/15 12:23:31     51s] (I)       ============  Phase 1c Route ============
[11/15 12:23:31     51s] (I)       Usage: 4679 = (2219 H, 2460 V) = (18.94% H, 16.89% V) = (2.929e+04um H, 3.247e+04um V)
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] (I)       ============  Phase 1d Route ============
[11/15 12:23:31     51s] (I)       Usage: 4679 = (2219 H, 2460 V) = (18.94% H, 16.89% V) = (2.929e+04um H, 3.247e+04um V)
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] (I)       ============  Phase 1e Route ============
[11/15 12:23:31     51s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:31     51s] (I)       Usage: 4679 = (2219 H, 2460 V) = (18.94% H, 16.89% V) = (2.929e+04um H, 3.247e+04um V)
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] (I)       ============  Phase 1l Route ============
[11/15 12:23:31     51s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.06% H + 0.09% V. EstWL: 6.176280e+04um
[11/15 12:23:31     51s] [NR-eGR] 
[11/15 12:23:31     51s] (I)       Phase 1l runs 0.01 seconds
[11/15 12:23:31     51s] (I)       
[11/15 12:23:31     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:31     51s] [NR-eGR]                        OverCon           OverCon            
[11/15 12:23:31     51s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/15 12:23:31     51s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[11/15 12:23:31     51s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:31     51s] [NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:31     51s] [NR-eGR]    MTL2  (2)         3( 0.26%)         0( 0.00%)   ( 0.26%) 
[11/15 12:23:31     51s] [NR-eGR]    MTL3  (3)        27( 2.37%)         3( 0.26%)   ( 2.63%) 
[11/15 12:23:31     51s] [NR-eGR]    MTL4  (4)         4( 0.35%)         1( 0.09%)   ( 0.44%) 
[11/15 12:23:31     51s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:31     51s] [NR-eGR] Total               34( 0.99%)         4( 0.12%)   ( 1.11%) 
[11/15 12:23:31     51s] [NR-eGR] 
[11/15 12:23:31     51s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/15 12:23:31     51s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:31     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 2.54% H + 0.00% V
[11/15 12:23:31     51s] [NR-eGR] Overflow after earlyGlobalRoute 3.07% H + 0.00% V
[11/15 12:23:31     51s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1437.6M
[11/15 12:23:31     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.044, MEM:1437.6M
[11/15 12:23:31     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:1437.6M
[11/15 12:23:31     51s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:31     51s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:23:31     51s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:31     51s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:23:31     51s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:31     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:23:31     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:23:31     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1439.6M
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] === incrementalPlace Internal Loop 2 ===
[11/15 12:23:31     51s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1439.6M
[11/15 12:23:31     51s] Starting Early Global Route wiring: mem = 1439.6M
[11/15 12:23:31     51s] (I)       ============= track Assignment ============
[11/15 12:23:31     51s] (I)       extract Global 3D Wires
[11/15 12:23:31     51s] (I)       Extract Global WL : time=0.00
[11/15 12:23:31     51s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:31     51s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:31     51s] (I)       Run Multi-thread track assignment
[11/15 12:23:31     51s] (I)       Kernel real time=0.00 seconds
[11/15 12:23:31     51s] (I)       End Greedy Track Assignment
[11/15 12:23:31     51s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:31     51s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[11/15 12:23:31     51s] [NR-eGR]   MTL2  (2V) length: 3.416243e+04um, number of vias: 4280
[11/15 12:23:31     51s] [NR-eGR]   MTL3  (3H) length: 3.466400e+04um, number of vias: 372
[11/15 12:23:31     51s] [NR-eGR]   MTL4  (4V) length: 4.889277e+03um, number of vias: 0
[11/15 12:23:31     51s] [NR-eGR] Total length: 7.371571e+04um, number of vias: 7689
[11/15 12:23:31     51s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:31     51s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 12:23:31     51s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:31     51s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.038, MEM:1350.4M
[11/15 12:23:31     51s] Early Global Route wiring runtime: 0.05 seconds, mem = 1350.4M
[11/15 12:23:31     51s] 
[11/15 12:23:31     51s] *** Finished incrementalPlace (cpu=0:00:03.9, real=0:00:03.0)***
[11/15 12:23:31     51s] Start to check current routing status for nets...
[11/15 12:23:31     51s] All nets are already routed correctly.
[11/15 12:23:31     51s] End to check current routing status for nets (mem=1350.4M)
[11/15 12:23:31     51s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:31     51s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:31     51s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:31     51s] RCMode: PreRoute
[11/15 12:23:31     51s]       RC Corner Indexes            0       1   
[11/15 12:23:31     51s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:31     51s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:31     51s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:31     51s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:31     51s] Shrink Factor                : 1.00000
[11/15 12:23:31     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:31     51s] Using capacitance table file ...
[11/15 12:23:31     51s] Updating RC grid for preRoute extraction ...
[11/15 12:23:31     51s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:31     51s] Initializing multi-corner resistance tables ...
[11/15 12:23:31     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1350.379M)
[11/15 12:23:31     51s] Compute RC Scale Done ...
[11/15 12:23:31     51s] **opt_design ... cpu = 0:00:23, real = 0:00:19, mem = 927.8M, totSessionCpu=0:00:52 **
[11/15 12:23:31     51s] #################################################################################
[11/15 12:23:31     51s] # Design Stage: PreRoute
[11/15 12:23:31     51s] # Design Name: raifes_dtm
[11/15 12:23:31     51s] # Design Mode: 180nm
[11/15 12:23:31     51s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:31     51s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:31     51s] # Signoff Settings: SI Off 
[11/15 12:23:31     51s] #################################################################################
[11/15 12:23:31     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 1418.4M, InitMEM = 1414.4M)
[11/15 12:23:31     52s] Calculate delays in Single mode...
[11/15 12:23:31     52s] Start delay calculation (fullDC) (8 T). (MEM=1435.64)
[11/15 12:23:31     52s] End AAE Lib Interpolated Model. (MEM=1435.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:32     52s] Total number of fetched objects 968
[11/15 12:23:32     52s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:32     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:32     52s] End delay calculation. (MEM=1729.96 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:32     52s] End delay calculation (fullDC). (MEM=1729.96 CPU=0:00:00.5 REAL=0:00:01.0)
[11/15 12:23:32     52s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1730.0M) ***
[11/15 12:23:32     52s] *** Timing Is met
[11/15 12:23:32     52s] *** Check timing (0:00:00.0)
[11/15 12:23:32     52s] *** Timing Is met
[11/15 12:23:32     52s] *** Check timing (0:00:00.0)
[11/15 12:23:32     52s] CCOpt: Report worst chain ...
[11/15 12:23:32     52s] Populating Timing Chain Manager...
[11/15 12:23:32     52s] Populating Timing Chain Manager done.
[11/15 12:23:32     52s] Creating worst chain report...
[11/15 12:23:32     52s] Creating worst chain report done.
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] Worst chain:
[11/15 12:23:32     52s] ============
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s]   x tdi
[11/15 12:23:32     52s]   |   *WNS* 13.848ns .../tdi -> .../D1 (distance: 372.880um)
[11/15 12:23:32     52s]   |                  delays=(launch: 10.000ns, datapath: 4.152ns, capture: 33.000ns, adjust: -5.000ns)
[11/15 12:23:32     52s]   |                  launch no clock
[11/15 12:23:32     52s]   |                  capture clock SYSCLK in analysis view slow_ss
[11/15 12:23:32     52s]   |                  path group reg2reg default
[11/15 12:23:32     52s]   o tdo_r_reg
[11/15 12:23:32     52s]   |     .../C @+1.423ns constraint=(-0.159ns,+0.712ns) hyperspace=(-0.358ns,+0.712ns) chosen=(-0.164ns,+0.712ns)
[11/15 12:23:32     52s]   |           location=(193.680,392.040) slew=(launch: 0.000ns, capture: 0.000ns)
[11/15 12:23:32     52s]   |   slack 16.445ns .../Q -> .../tdo (distance: 243.080um)
[11/15 12:23:32     52s]   |                  delays=(launch: 33.000ns, datapath: 1.555ns, capture: 51.000ns, adjust: 0.000ns)
[11/15 12:23:32     52s]   |                  launch clock SYSCLK in analysis view slow_ss
[11/15 12:23:32     52s]   |                  capture no clock
[11/15 12:23:32     52s]   |                  path group reg2reg default
[11/15 12:23:32     52s]   x tdo
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] CCOpt: Saving insertion delay ...
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] Useful skew: advancing
[11/15 12:23:32     52s] ======================
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] Found 0 advances (0.000% of 273 clock tree sinks)
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] Useful skew: delaying
[11/15 12:23:32     52s] =====================
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] Found 0 delays (0.000% of 273 clock tree sinks)
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] GigaOpt + CCOpt summary information
[11/15 12:23:32     52s] ===================================
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] --------------------------------------------------------
[11/15 12:23:32     52s] Label                    All WNS    All TNS    Real time
[11/15 12:23:32     52s] --------------------------------------------------------
[11/15 12:23:32     52s] After initial cluster       -          -       0:00:04.0
[11/15 12:23:32     52s] --------------------------------------------------------
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/15 12:23:32     52s] CCOpt: Deleting clock spec ...
[11/15 12:23:32     52s] Begin: Dump ccopt insertion delays
[11/15 12:23:32     52s] 
[11/15 12:23:32     52s] End: Dump ccopt insertion delays
[11/15 12:23:32     53s] 
[11/15 12:23:32     53s] Active setup views:
[11/15 12:23:32     53s]  slow_ss
[11/15 12:23:32     53s]   Dominating endpoints: 0
[11/15 12:23:32     53s]   Dominating TNS: -0.000
[11/15 12:23:32     53s] 
[11/15 12:23:32     53s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:32     53s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:32     53s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:32     53s] RCMode: PreRoute
[11/15 12:23:32     53s]       RC Corner Indexes            0       1   
[11/15 12:23:32     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:32     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:32     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:32     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:32     53s] Shrink Factor                : 1.00000
[11/15 12:23:32     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:32     53s] Using capacitance table file ...
[11/15 12:23:32     53s] Updating RC grid for preRoute extraction ...
[11/15 12:23:32     53s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:32     53s] Initializing multi-corner resistance tables ...
[11/15 12:23:32     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1356.828M)
[11/15 12:23:32     53s] Skewing Data Summary (End_of_FINAL)
[11/15 12:23:32     53s] --------------------------------------------------
[11/15 12:23:32     53s]  Total skewed count:0
[11/15 12:23:32     53s] --------------------------------------------------
[11/15 12:23:32     53s] #################################################################################
[11/15 12:23:32     53s] # Design Stage: PreRoute
[11/15 12:23:32     53s] # Design Name: raifes_dtm
[11/15 12:23:32     53s] # Design Mode: 180nm
[11/15 12:23:32     53s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:32     53s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:32     53s] # Signoff Settings: SI Off 
[11/15 12:23:32     53s] #################################################################################
[11/15 12:23:32     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1419.4M, InitMEM = 1419.4M)
[11/15 12:23:32     53s] Calculate delays in Single mode...
[11/15 12:23:32     53s] Start delay calculation (fullDC) (8 T). (MEM=1435.59)
[11/15 12:23:32     53s] End AAE Lib Interpolated Model. (MEM=1435.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:32     53s] Total number of fetched objects 968
[11/15 12:23:32     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:32     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:32     53s] End delay calculation. (MEM=1654.6 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:32     53s] End delay calculation (fullDC). (MEM=1654.6 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:23:32     53s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1654.6M) ***
[11/15 12:23:32     53s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:53.9 mem=1654.6M)
[11/15 12:23:32     53s] Reported timing to dir ./timingReports
[11/15 12:23:32     53s] **opt_design ... cpu = 0:00:25, real = 0:00:20, mem = 1041.0M, totSessionCpu=0:00:54 **
[11/15 12:23:32     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1406.6M
[11/15 12:23:32     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1406.6M
[11/15 12:23:32     53s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1406.6M
[11/15 12:23:32     53s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1406.6M
[11/15 12:23:32     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1406.6M
[11/15 12:23:32     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1406.6M
[11/15 12:23:33     53s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     53s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     53s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:33     54s] 
[11/15 12:23:33     54s] ------------------------------------------------------------
[11/15 12:23:33     54s]      opt_design Final Summary                             
[11/15 12:23:33     54s] ------------------------------------------------------------
[11/15 12:23:33     54s] 
[11/15 12:23:33     54s] Setup views included:
[11/15 12:23:33     54s]  slow_ss 
[11/15 12:23:33     54s] 
[11/15 12:23:33     54s] +--------------------+---------+---------+---------+
[11/15 12:23:33     54s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:23:33     54s] +--------------------+---------+---------+---------+
[11/15 12:23:33     54s] |           WNS (ns):| 13.848  | 19.562  | 13.848  |
[11/15 12:23:33     54s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:23:33     54s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:23:33     54s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:23:33     54s] +--------------------+---------+---------+---------+
[11/15 12:23:33     54s] 
[11/15 12:23:33     54s] +----------------+-------------------------------+------------------+
[11/15 12:23:33     54s] |                |              Real             |       Total      |
[11/15 12:23:33     54s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:33     54s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:33     54s] +----------------+------------------+------------+------------------+
[11/15 12:23:33     54s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:33     54s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:33     54s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:33     54s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:33     54s] +----------------+------------------+------------+------------------+
[11/15 12:23:33     54s] 
[11/15 12:23:33     54s] Density: 91.921%
[11/15 12:23:33     54s] Routing Overflow: 3.07% H and 0.00% V
[11/15 12:23:33     54s] ------------------------------------------------------------
[11/15 12:23:33     54s] **opt_design ... cpu = 0:00:25, real = 0:00:21, mem = 1050.2M, totSessionCpu=0:00:54 **
[11/15 12:23:33     54s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 12:23:33     54s] Type 'man IMPOPT-3195' for more detail.
[11/15 12:23:33     54s] *** Finished opt_design ***
[11/15 12:23:33     54s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:33     54s] UM:                                       0.000 ns         13.848 ns  final
[11/15 12:23:33     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1419.7M
[11/15 12:23:33     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1419.7M
[11/15 12:23:34     54s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:34     54s] UM:         27.39             24          0.000 ns         13.848 ns  opt_design_prects
[11/15 12:23:34     54s] 
[11/15 12:23:34     54s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:37.0 real=0:00:31.4)
[11/15 12:23:34     54s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:01.9)
[11/15 12:23:34     54s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[11/15 12:23:34     54s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.1 real=0:00:02.8)
[11/15 12:23:34     54s] #optDebug: fT-R <0 2 3 1 0>
[11/15 12:23:34     54s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:23:34     54s] Deleting Lib Analyzer.
[11/15 12:23:34     54s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:23:34     54s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:23:34     54s] *** Free Virtual Timing Model ...(mem=1419.7M)
[11/15 12:23:34     54s] **place_opt_design ... cpu = 0:00:31, real = 0:00:27, mem = 1391.1M **
[11/15 12:23:34     54s] *** Finished GigaPlace ***
[11/15 12:23:34     54s] 
[11/15 12:23:34     54s] *** Summary of all messages that are not suppressed in this session:
[11/15 12:23:34     54s] Severity  ID               Count  Summary                                  
[11/15 12:23:34     54s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/15 12:23:34     54s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/15 12:23:34     54s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 12:23:34     54s] WARNING   IMPCCOPT-1260       29  The skew target of %s for %s is too smal...
[11/15 12:23:34     54s] WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
[11/15 12:23:34     54s] *** Message Summary: 33 warning(s), 2 error(s)
[11/15 12:23:34     54s] 
[11/15 12:23:34     54s] @file(pr_easy.tcl) 65: place_opt_design -incremental_timing
[11/15 12:23:34     54s] *** Starting GigaPlace ***
[11/15 12:23:34     54s] **INFO: user set placement options
[11/15 12:23:34     54s] root: { place_global_clock_gate_aware {false} place_global_cong_effort {medium} place_global_reorder_scan {false}}
[11/15 12:23:34     54s] **INFO: user set opt options
[11/15 12:23:34     54s] root: { opt_area_recovery {false} opt_drv_margin {0.0} opt_enable_restructure {false} opt_fix_drv {true} opt_pin_swapping {false} opt_resize_flip_flops {true} opt_setup_target_slack {0.0} opt_useful_skew {true}}
[11/15 12:23:34     54s] #optDebug: fT-E <X 2 3 1 0>
[11/15 12:23:34     54s] #optDebug: fT-E <X 2 3 1 0>
[11/15 12:23:34     54s] #optDebug: fT-S <1 2 3 1 0>
[11/15 12:23:34     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1391.1M
[11/15 12:23:34     54s] #spOpts: N=180 
[11/15 12:23:34     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1391.1M
[11/15 12:23:34     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1391.1M
[11/15 12:23:34     54s] Core basic site is standard
[11/15 12:23:34     54s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:34     54s] SiteArray: use 36,540 bytes
[11/15 12:23:34     54s] SiteArray: current memory after site array memory allocatiion 1391.1M
[11/15 12:23:34     54s] SiteArray: FP blocked sites are writable
[11/15 12:23:34     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:34     54s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1391.1M
[11/15 12:23:34     54s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1391.1M
[11/15 12:23:34     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1391.1M
[11/15 12:23:34     54s] OPERPROF:     Starting CMU at level 3, MEM:1391.1M
[11/15 12:23:34     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1413.1M
[11/15 12:23:34     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.1MB).
[11/15 12:23:34     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.010, MEM:1413.1M
[11/15 12:23:34     54s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:23:34     54s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:23:34     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.1M
[11/15 12:23:34     54s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:34     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1413.1M
[11/15 12:23:34     54s] Core basic site is standard
[11/15 12:23:34     54s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:34     54s] SiteArray: use 36,540 bytes
[11/15 12:23:34     54s] SiteArray: current memory after site array memory allocatiion 1413.1M
[11/15 12:23:34     54s] SiteArray: FP blocked sites are writable
[11/15 12:23:34     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:34     54s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.010, REAL:0.000, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:     Starting CMU at level 3, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1413.1M
[11/15 12:23:34     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1413.1M
[11/15 12:23:34     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.1MB).
[11/15 12:23:34     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.007, MEM:1413.1M
[11/15 12:23:34     54s] 
[11/15 12:23:34     54s] Creating Lib Analyzer ...
[11/15 12:23:34     54s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:34     54s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:34     54s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:34     54s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:34     54s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:34     54s] 
[11/15 12:23:36     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.4 mem=1417.1M
[11/15 12:23:36     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.4 mem=1417.1M
[11/15 12:23:36     56s] Creating Lib Analyzer, finished. 
[11/15 12:23:36     56s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1015.4M, totSessionCpu=0:00:56 **
[11/15 12:23:36     56s] *** Change effort level medium to high ***
[11/15 12:23:36     56s] *** opt_design -pre_cts ***
[11/15 12:23:36     56s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 12:23:36     56s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 12:23:36     56s] Hold Target Slack: user slack 0
[11/15 12:23:36     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1417.1M
[11/15 12:23:36     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1417.1M
[11/15 12:23:36     56s] Deleting Cell Server ...
[11/15 12:23:36     56s] Deleting Lib Analyzer.
[11/15 12:23:36     56s] Multi-VT timing optimization disabled based on library information.
[11/15 12:23:36     56s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:36     56s] Summary for sequential cells identification: 
[11/15 12:23:36     56s]   Identified SBFF number: 21
[11/15 12:23:36     56s]   Identified MBFF number: 0
[11/15 12:23:36     56s]   Identified SB Latch number: 0
[11/15 12:23:36     56s]   Identified MB Latch number: 0
[11/15 12:23:36     56s]   Not identified SBFF number: 0
[11/15 12:23:36     56s]   Not identified MBFF number: 0
[11/15 12:23:36     56s]   Not identified SB Latch number: 0
[11/15 12:23:36     56s]   Not identified MB Latch number: 0
[11/15 12:23:36     56s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:36     56s]  Visiting view : slow_ss
[11/15 12:23:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:36     56s]  Visiting view : fast_ff
[11/15 12:23:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:36     56s]  Setting StdDelay to 118.40
[11/15 12:23:36     56s] Creating Cell Server, finished. 
[11/15 12:23:36     56s] 
[11/15 12:23:36     56s] Deleting Cell Server ...
[11/15 12:23:36     56s] Start to check current routing status for nets...
[11/15 12:23:36     56s] All nets are already routed correctly.
[11/15 12:23:36     56s] End to check current routing status for nets (mem=1417.1M)
[11/15 12:23:36     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1402.9M
[11/15 12:23:36     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1402.9M
[11/15 12:23:36     56s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1402.9M
[11/15 12:23:36     56s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1402.9M
[11/15 12:23:36     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1402.9M
[11/15 12:23:36     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1402.9M
[11/15 12:23:36     56s] #################################################################################
[11/15 12:23:36     56s] # Design Stage: PreRoute
[11/15 12:23:36     56s] # Design Name: raifes_dtm
[11/15 12:23:36     56s] # Design Mode: 180nm
[11/15 12:23:36     56s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:36     56s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:36     56s] # Signoff Settings: SI Off 
[11/15 12:23:36     56s] #################################################################################
[11/15 12:23:36     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1400.9M, InitMEM = 1400.9M)
[11/15 12:23:36     56s] Calculate delays in Single mode...
[11/15 12:23:36     56s] Start delay calculation (fullDC) (8 T). (MEM=1417.1)
[11/15 12:23:36     56s] End AAE Lib Interpolated Model. (MEM=1417.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:36     57s] Total number of fetched objects 968
[11/15 12:23:36     57s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:36     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:36     57s] End delay calculation. (MEM=1699.88 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:36     57s] End delay calculation (fullDC). (MEM=1699.88 CPU=0:00:00.5 REAL=0:00:00.0)
[11/15 12:23:36     57s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1699.9M) ***
[11/15 12:23:36     57s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:57.3 mem=1379.8M)
[11/15 12:23:36     57s] 
[11/15 12:23:36     57s] ------------------------------------------------------------
[11/15 12:23:36     57s]              Initial Summary                             
[11/15 12:23:36     57s] ------------------------------------------------------------
[11/15 12:23:36     57s] 
[11/15 12:23:36     57s] Setup views included:
[11/15 12:23:36     57s]  slow_ss 
[11/15 12:23:36     57s] 
[11/15 12:23:36     57s] +--------------------+---------+
[11/15 12:23:36     57s] |     Setup mode     |   all   |
[11/15 12:23:36     57s] +--------------------+---------+
[11/15 12:23:36     57s] |           WNS (ns):| 13.848  |
[11/15 12:23:36     57s] |           TNS (ns):|  0.000  |
[11/15 12:23:36     57s] |    Violating Paths:|    0    |
[11/15 12:23:36     57s] |          All Paths:|   503   |
[11/15 12:23:36     57s] +--------------------+---------+
[11/15 12:23:36     57s] 
[11/15 12:23:36     57s] +----------------+-------------------------------+------------------+
[11/15 12:23:36     57s] |                |              Real             |       Total      |
[11/15 12:23:36     57s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:36     57s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:36     57s] +----------------+------------------+------------+------------------+
[11/15 12:23:36     57s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:36     57s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:36     57s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:36     57s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:36     57s] +----------------+------------------+------------+------------------+
[11/15 12:23:36     57s] 
[11/15 12:23:36     57s] Density: 91.921%
[11/15 12:23:36     57s] ------------------------------------------------------------
[11/15 12:23:36     57s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1014.5M, totSessionCpu=0:00:57 **
[11/15 12:23:36     57s] ** INFO : this run is activating incremental placeOpt flow
[11/15 12:23:36     57s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:36     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.3 mem=1386.8M
[11/15 12:23:36     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1386.8M
[11/15 12:23:36     57s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:36     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1386.8M
[11/15 12:23:36     57s] OPERPROF:     Starting CMU at level 3, MEM:1386.8M
[11/15 12:23:36     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1386.8M
[11/15 12:23:36     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1386.8M
[11/15 12:23:36     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1386.8MB).
[11/15 12:23:36     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1386.8M
[11/15 12:23:36     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.3 mem=1386.8M
[11/15 12:23:36     57s] set_db ccopt_up_skew_band_size_ideal_mode 1.0
[11/15 12:23:36     57s] set_db ccopt_down_skew_band_size_ideal_mode 1.0
[11/15 12:23:36     57s] set_db ccopt_useful_skew_clock_gate_movement_limit auto
[11/15 12:23:36     57s] Begin: Create ccopt clock spec
[11/15 12:23:36     57s] Creating clock tree spec for modes (timing configs): timing_constraints
[11/15 12:23:36     57s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/15 12:23:36     57s] Reset timing graph...
[11/15 12:23:36     57s] Ignoring AAE DB Resetting ...
[11/15 12:23:36     57s] Reset timing graph done.
[11/15 12:23:36     57s] Ignoring AAE DB Resetting ...
[11/15 12:23:36     57s] Analyzing clock structure...
[11/15 12:23:36     57s] Analyzing clock structure done.
[11/15 12:23:36     57s] Reset timing graph...
[11/15 12:23:36     57s] Ignoring AAE DB Resetting ...
[11/15 12:23:36     57s] Reset timing graph done.
[11/15 12:23:36     57s] Wrote: .temp_ccopt_internal_auto_27379.spec
[11/15 12:23:36     57s] Extracting original clock gating for SYSCLK...
[11/15 12:23:36     57s]   clock_tree SYSCLK contains 273 sinks and 0 clock gates.
[11/15 12:23:36     57s]   Extraction for SYSCLK complete.
[11/15 12:23:36     57s] Extracting original clock gating for SYSCLK done.
[11/15 12:23:36     57s] The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
[11/15 12:23:36     57s] Checking clock tree convergence...
[11/15 12:23:36     57s] Checking clock tree convergence done.
[11/15 12:23:36     57s] End: Create ccopt clock spec
[11/15 12:23:36     57s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[11/15 12:23:36     57s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[11/15 12:23:36     57s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[11/15 12:23:36     57s] set_db cts_clock_gating_cells *
[11/15 12:23:36     57s] set_db cts_trim_cell_lists true
[11/15 12:23:36     57s] CCOpt: Initialize clustering ...
[11/15 12:23:36     57s] Leaving CCOpt scope - Initializing power interface...
[11/15 12:23:36     57s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:36     57s] Effort level <high> specified for reg2reg path_group
[11/15 12:23:36     57s] Validating CTS configuration...
[11/15 12:23:36     57s] Leaving CCOpt scope...
[11/15 12:23:36     57s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:36     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:36     57s] UM:                                                                   Leaving CCOpt scope
Using cell based legalization.
[11/15 12:23:36     57s] ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:36     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1377.1M
[11/15 12:23:36     57s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[11/15 12:23:36     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1377.1M
[11/15 12:23:36     57s] OPERPROF:     Starting CMU at level 3, MEM:1377.1M
[11/15 12:23:36     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1377.1M
[11/15 12:23:36     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1377.1M
[11/15 12:23:36     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1377.1MB).
[11/15 12:23:36     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1377.1M
[11/15 12:23:36     57s] (I)       Load db... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Read data from FE... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Read nodes and places... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Number of ignored instance 0
[11/15 12:23:36     57s] (I)       numMoveCells=915, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:36     57s] (I)       Done Read nodes and places (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] (I)       Read rows... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Done Read rows (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] (I)       Done Read data from FE (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] (I)       Done Load db (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] (I)       Constructing placeable region... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Constructing bin map
[11/15 12:23:36     57s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:36     57s] (I)       Done constructing bin map
[11/15 12:23:36     57s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:36     57s] (I)       Compute region effective width... (mem=1377.1M)
[11/15 12:23:36     57s] (I)       Done Compute region effective width (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1377.1M)
[11/15 12:23:36     57s] Accumulated time to calculate placeable region: 0
[11/15 12:23:36     57s] (I)       Initializing Steiner engine. 
[11/15 12:23:36     57s] Rebuilding timing graph...
[11/15 12:23:36     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1377.1M, InitMEM = 1377.1M)
[11/15 12:23:36     58s] Rebuilding timing graph done.
[11/15 12:23:37     58s] End AAE Lib Interpolated Model. (MEM=1391.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:37     58s] Accumulated time to calculate placeable region: 0
[11/15 12:23:37     58s] Accumulated time to calculate placeable region: 0
[11/15 12:23:38     59s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:38     59s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:38     59s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:38     59s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:38     59s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:38     59s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:38     59s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:38     59s] 
[11/15 12:23:38     59s] 
[11/15 12:23:38     59s] No ideal or dont_touch nets found in the clock tree
[11/15 12:23:38     59s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:01.9)
[11/15 12:23:38     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:38     59s] UM:                                                                   Validating CTS configuration
[11/15 12:23:38     59s] CCOpt configuration status: all checks passed.
[11/15 12:23:38     59s] Schedule restored for 4 of 4 gates.
[11/15 12:23:38     59s] Schedule restored for 273 of 273 sinks.
[11/15 12:23:38     59s] 0 errors during useful skew engine restore
ResetUserSetOptions processing autoEnableFGCUnder10nm
[11/15 12:23:38     59s] **init_clustering ... cpu = 0:00:03, real = 0:00:02, mem = 1389.3M **
[11/15 12:23:38     59s] #################################################################################
[11/15 12:23:38     59s] # Design Stage: PreRoute
[11/15 12:23:38     59s] # Design Name: raifes_dtm
[11/15 12:23:38     59s] # Design Mode: 180nm
[11/15 12:23:38     59s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:38     59s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:38     59s] # Signoff Settings: SI Off 
[11/15 12:23:38     59s] #################################################################################
[11/15 12:23:38     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1389.3M, InitMEM = 1389.3M)
[11/15 12:23:38     59s] Calculate delays in Single mode...
[11/15 12:23:38     59s] Start delay calculation (fullDC) (8 T). (MEM=1389.32)
[11/15 12:23:38     59s] End AAE Lib Interpolated Model. (MEM=1389.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:38     60s] Total number of fetched objects 968
[11/15 12:23:38     60s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:38     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:38     60s] End delay calculation. (MEM=1703.64 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:38     60s] End delay calculation (fullDC). (MEM=1703.64 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:23:38     60s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1703.6M) ***
[11/15 12:23:39     60s] *** Timing Is met
[11/15 12:23:39     60s] *** Check timing (0:00:00.0)
[11/15 12:23:39     60s] *** Timing Is met
[11/15 12:23:39     60s] *** Check timing (0:00:00.0)
[11/15 12:23:39     60s] CCOpt: Report worst chain ...
[11/15 12:23:39     60s] Populating Timing Chain Manager...
[11/15 12:23:39     60s] Populating Timing Chain Manager done.
[11/15 12:23:39     60s] Creating worst chain report...
[11/15 12:23:39     60s] Creating worst chain report done.
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Worst chain:
[11/15 12:23:39     60s] ============
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s]   x tms
[11/15 12:23:39     60s]   |   slack 46.665ns .../tms -> .../D (distance: 227.640um)
[11/15 12:23:39     60s]   |                  delays=(launch: 10.000ns, datapath: 4.335ns, capture: 0.000ns, adjust: 61.000ns)
[11/15 12:23:39     60s]   |                  launch no clock
[11/15 12:23:39     60s]   |                  capture clock SYSCLK in analysis view slow_ss
[11/15 12:23:39     60s]   |                  path group default
[11/15 12:23:39     60s]   o state_reg[0]
[11/15 12:23:39     60s]   |     .../C @+1.423ns constraint=(-0.008ns,+0.712ns) hyperspace=(-0.366ns,+0.712ns) chosen=(-0.164ns,+0.712ns)
[11/15 12:23:39     60s]   |           location=(235.440,471.240) slew=(launch: 0.000ns, capture: 0.000ns)
[11/15 12:23:39     60s]   |   slack 22.589ns .../Q -> .../D (distance: 180.840um)
[11/15 12:23:39     60s]   |                  delays=(launch: 0.000ns, datapath: 5.411ns, capture: 33.000ns, adjust: -5.000ns)
[11/15 12:23:39     60s]   |                  launch/capture clock SYSCLK in analysis view slow_ss
[11/15 12:23:39     60s]   |                  path group reg2reg
[11/15 12:23:39     60s]   o IR_reg[2]
[11/15 12:23:39     60s]   |     .../C @+1.423ns constraint=(-0.159ns,+0.712ns) hyperspace=(-0.349ns,+0.712ns) chosen=(-0.164ns,+0.712ns)
[11/15 12:23:39     60s]   |           location=(196.560,365.640) slew=(launch: 0.000ns, capture: 0.000ns)
[11/15 12:23:39     60s]   |   *WNS* 19.562ns .../Q -> .../D (distance: 536.520um)
[11/15 12:23:39     60s]   |                  delays=(launch: 33.000ns, datapath: 8.438ns, capture: 0.000ns, adjust: 61.000ns)
[11/15 12:23:39     60s]   |                  launch/capture clock SYSCLK in analysis view slow_ss
[11/15 12:23:39     60s]   |                  path group reg2reg
[11/15 12:23:39     60s]   o DMI_reg[34]
[11/15 12:23:39     60s]   |     .../C @+1.423ns constraint=(-0.001ns,+0.712ns) hyperspace=(-0.385ns,+0.712ns) chosen=(-0.164ns,+0.712ns)
[11/15 12:23:39     60s]   |           location=(101.520,207.240) slew=(launch: 0.000ns, capture: 0.000ns)
[11/15 12:23:39     60s]   |   slack 25.852ns .../Q -> .../D0 (distance: 68.880um)
[11/15 12:23:39     60s]   |                  delays=(launch: 0.000ns, datapath: 2.148ns, capture: 33.000ns, adjust: -5.000ns)
[11/15 12:23:39     60s]   |                  launch/capture clock SYSCLK in analysis view slow_ss
[11/15 12:23:39     60s]   |                  path group reg2reg
[11/15 12:23:39     60s]   o dmi_addr_reg[0]
[11/15 12:23:39     60s]   |     .../C @+1.423ns constraint=(-0.162ns,+0.712ns) hyperspace=(-0.388ns,+0.712ns) chosen=(-0.164ns,+0.712ns)
[11/15 12:23:39     60s]   |           location=(66.960,170.280) slew=(launch: 0.000ns, capture: 0.000ns)
[11/15 12:23:39     60s]   |   slack 16.591ns .../Q -> .../dmi_addr[0] (distance: 160.040um)
[11/15 12:23:39     60s]   |                  delays=(launch: 33.000ns, datapath: 1.409ns, capture: 51.000ns, adjust: 0.000ns)
[11/15 12:23:39     60s]   |                  launch clock SYSCLK in analysis view slow_ss
[11/15 12:23:39     60s]   |                  capture no clock
[11/15 12:23:39     60s]   |                  path group default
[11/15 12:23:39     60s]   x dmi_addr[0]
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] CCOpt: Saving insertion delay ...
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Useful skew: advancing
[11/15 12:23:39     60s] ======================
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Found 0 advances (0.000% of 273 clock tree sinks)
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Useful skew: delaying
[11/15 12:23:39     60s] =====================
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Found 0 delays (0.000% of 273 clock tree sinks)
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] GigaOpt + CCOpt summary information
[11/15 12:23:39     60s] ===================================
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] ----------------------------------------------------------------------------------------------
[11/15 12:23:39     60s] Label    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS    All TNS    Real time
[11/15 12:23:39     60s] ----------------------------------------------------------------------------------------------
[11/15 12:23:39     60s]   (empty table)
[11/15 12:23:39     60s] ----------------------------------------------------------------------------------------------
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/15 12:23:39     60s] CCOpt: Deleting clock spec ...
[11/15 12:23:39     60s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:39     60s] Summary for sequential cells identification: 
[11/15 12:23:39     60s]   Identified SBFF number: 21
[11/15 12:23:39     60s]   Identified MBFF number: 0
[11/15 12:23:39     60s]   Identified SB Latch number: 0
[11/15 12:23:39     60s]   Identified MB Latch number: 0
[11/15 12:23:39     60s]   Not identified SBFF number: 0
[11/15 12:23:39     60s]   Not identified MBFF number: 0
[11/15 12:23:39     60s]   Not identified SB Latch number: 0
[11/15 12:23:39     60s]   Not identified MB Latch number: 0
[11/15 12:23:39     60s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:39     60s]  Visiting view : slow_ss
[11/15 12:23:39     60s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:39     60s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:39     60s]  Visiting view : fast_ff
[11/15 12:23:39     60s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:39     60s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:39     60s]  Setting StdDelay to 118.40
[11/15 12:23:39     60s] Creating Cell Server, finished. 
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Begin: Dump ccopt insertion delays
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] End: Dump ccopt insertion delays
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Active setup views:
[11/15 12:23:39     60s]  slow_ss
[11/15 12:23:39     60s]   Dominating endpoints: 0
[11/15 12:23:39     60s]   Dominating TNS: -0.000
[11/15 12:23:39     60s] 
[11/15 12:23:39     60s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:39     60s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:39     60s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:39     60s] RCMode: PreRoute
[11/15 12:23:39     60s]       RC Corner Indexes            0       1   
[11/15 12:23:39     60s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:39     60s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:39     60s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:39     60s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:39     60s] Shrink Factor                : 1.00000
[11/15 12:23:39     60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:39     60s] Using capacitance table file ...
[11/15 12:23:39     60s] Updating RC grid for preRoute extraction ...
[11/15 12:23:39     60s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:39     60s] Initializing multi-corner resistance tables ...
[11/15 12:23:39     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1338.578M)
[11/15 12:23:39     60s] #################################################################################
[11/15 12:23:39     60s] # Design Stage: PreRoute
[11/15 12:23:39     60s] # Design Name: raifes_dtm
[11/15 12:23:39     60s] # Design Mode: 180nm
[11/15 12:23:39     60s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:39     60s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:39     60s] # Signoff Settings: SI Off 
[11/15 12:23:39     60s] #################################################################################
[11/15 12:23:39     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.6M, InitMEM = 1390.6M)
[11/15 12:23:39     60s] Calculate delays in Single mode...
[11/15 12:23:39     60s] Start delay calculation (fullDC) (8 T). (MEM=1409.78)
[11/15 12:23:39     61s] End AAE Lib Interpolated Model. (MEM=1409.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:39     61s] Total number of fetched objects 968
[11/15 12:23:39     61s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:39     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:39     61s] End delay calculation. (MEM=1702.1 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:39     61s] End delay calculation (fullDC). (MEM=1702.1 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:23:39     61s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1702.1M) ***
[11/15 12:23:39     61s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:01 mem=1383.8M)
[11/15 12:23:39     61s] Reported timing to dir ./timingReports
[11/15 12:23:39     61s] **opt_design ... cpu = 0:00:05, real = 0:00:03, mem = 1022.8M, totSessionCpu=0:01:01 **
[11/15 12:23:39     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1379.8M
[11/15 12:23:39     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1379.8M
[11/15 12:23:39     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:39     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:39     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:40     61s] 
[11/15 12:23:40     61s] ------------------------------------------------------------
[11/15 12:23:40     61s]      opt_design Final Summary                             
[11/15 12:23:40     61s] ------------------------------------------------------------
[11/15 12:23:40     61s] 
[11/15 12:23:40     61s] Setup views included:
[11/15 12:23:40     61s]  slow_ss 
[11/15 12:23:40     61s] 
[11/15 12:23:40     61s] +--------------------+---------+---------+---------+
[11/15 12:23:40     61s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:23:40     61s] +--------------------+---------+---------+---------+
[11/15 12:23:40     61s] |           WNS (ns):| 13.848  | 19.562  | 13.848  |
[11/15 12:23:40     61s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:23:40     61s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:23:40     61s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:23:40     61s] +--------------------+---------+---------+---------+
[11/15 12:23:40     61s] 
[11/15 12:23:40     61s] +----------------+-------------------------------+------------------+
[11/15 12:23:40     61s] |                |              Real             |       Total      |
[11/15 12:23:40     61s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:40     61s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:40     61s] +----------------+------------------+------------+------------------+
[11/15 12:23:40     61s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:40     61s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:40     61s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:40     61s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:40     61s] +----------------+------------------+------------+------------------+
[11/15 12:23:40     61s] 
[11/15 12:23:40     61s] Density: 91.921%
[11/15 12:23:40     61s] Routing Overflow: 3.07% H and 0.00% V
[11/15 12:23:40     61s] ------------------------------------------------------------
[11/15 12:23:40     61s] **opt_design ... cpu = 0:00:05, real = 0:00:04, mem = 1023.4M, totSessionCpu=0:01:02 **
[11/15 12:23:40     61s] *** Finished opt_design ***
[11/15 12:23:40     61s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:40     61s] UM:                                       0.000 ns         13.848 ns  final
[11/15 12:23:40     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.8M
[11/15 12:23:40     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1389.8M
[11/15 12:23:40     61s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:40     61s] UM:          7.55              6          0.000 ns         13.848 ns  opt_design_prects
[11/15 12:23:40     62s] 
[11/15 12:23:40     62s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.5 real=0:00:09.0)
[11/15 12:23:40     62s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:40     62s] #optDebug: fT-R <0 2 3 1 0>
[11/15 12:23:40     62s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:23:40     62s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:23:40     62s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:23:40     62s] **place_opt_design ... cpu = 0:00:07, real = 0:00:06, mem = 1389.8M **
[11/15 12:23:40     62s] *** Finished GigaPlace ***
[11/15 12:23:40     62s] 
[11/15 12:23:40     62s] *** Summary of all messages that are not suppressed in this session:
[11/15 12:23:40     62s] Severity  ID               Count  Summary                                  
[11/15 12:23:40     62s] WARNING   IMPCCOPT-1260        3  The skew target of %s for %s is too smal...
[11/15 12:23:40     62s] WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
[11/15 12:23:40     62s] *** Message Summary: 4 warning(s), 0 error(s)
[11/15 12:23:40     62s] 
[11/15 12:23:40     62s] @file(pr_easy.tcl) 66: opt_design -pre_cts -drv
[11/15 12:23:40     62s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:23:40     62s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/15 12:23:40     62s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:23:40     62s] GigaOpt running with 8 threads.
[11/15 12:23:40     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.8M
[11/15 12:23:40     62s] #spOpts: N=180 
[11/15 12:23:40     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.8M
[11/15 12:23:40     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1389.8M
[11/15 12:23:40     62s] Core basic site is standard
[11/15 12:23:40     62s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:40     62s] SiteArray: use 36,540 bytes
[11/15 12:23:40     62s] SiteArray: current memory after site array memory allocatiion 1389.8M
[11/15 12:23:40     62s] SiteArray: FP blocked sites are writable
[11/15 12:23:40     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:40     62s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1389.8M
[11/15 12:23:40     62s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1389.8M
[11/15 12:23:40     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1389.8M
[11/15 12:23:40     62s] OPERPROF:     Starting CMU at level 3, MEM:1389.8M
[11/15 12:23:40     62s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1411.8M
[11/15 12:23:40     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1411.8M
[11/15 12:23:40     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.8MB).
[11/15 12:23:40     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:1411.8M
[11/15 12:23:40     62s] 
[11/15 12:23:40     62s] Creating Lib Analyzer ...
[11/15 12:23:40     62s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:40     62s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:40     62s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:40     62s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:40     62s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:40     62s] 
[11/15 12:23:42     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1417.8M
[11/15 12:23:42     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=1417.8M
[11/15 12:23:42     63s] Creating Lib Analyzer, finished. 
[11/15 12:23:42     63s] #optDebug: fT-S <1 1 0 0 0>
[11/15 12:23:42     63s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1023.6M, totSessionCpu=0:01:04 **
[11/15 12:23:42     63s] *** Change effort level medium to high ***
[11/15 12:23:42     63s] *** opt_design -pre_cts ***
[11/15 12:23:42     63s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 12:23:42     63s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 12:23:42     63s] Hold Target Slack: user slack 0
[11/15 12:23:42     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1417.8M
[11/15 12:23:42     63s] Deleting Cell Server ...
[11/15 12:23:42     63s] Deleting Lib Analyzer.
[11/15 12:23:42     63s] Multi-VT timing optimization disabled based on library information.
[11/15 12:23:42     63s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:42     63s] Summary for sequential cells identification: 
[11/15 12:23:42     63s]   Identified SBFF number: 21
[11/15 12:23:42     63s]   Identified MBFF number: 0
[11/15 12:23:42     63s]   Identified SB Latch number: 0
[11/15 12:23:42     63s]   Identified MB Latch number: 0
[11/15 12:23:42     63s]   Not identified SBFF number: 0
[11/15 12:23:42     63s]   Not identified MBFF number: 0
[11/15 12:23:42     63s]   Not identified SB Latch number: 0
[11/15 12:23:42     63s]   Not identified MB Latch number: 0
[11/15 12:23:42     63s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:42     63s]  Visiting view : slow_ss
[11/15 12:23:42     63s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:42     63s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:42     63s]  Visiting view : fast_ff
[11/15 12:23:42     63s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:42     63s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:42     63s]  Setting StdDelay to 118.40
[11/15 12:23:42     63s] Creating Cell Server, finished. 
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] Deleting Cell Server ...
[11/15 12:23:42     63s] Start to check current routing status for nets...
[11/15 12:23:42     63s] All nets are already routed correctly.
[11/15 12:23:42     63s] End to check current routing status for nets (mem=1417.8M)
[11/15 12:23:42     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1417.8M
[11/15 12:23:42     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1417.8M
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] ------------------------------------------------------------
[11/15 12:23:42     63s]              Initial Summary                             
[11/15 12:23:42     63s] ------------------------------------------------------------
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] Setup views included:
[11/15 12:23:42     63s]  slow_ss 
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] +--------------------+---------+
[11/15 12:23:42     63s] |     Setup mode     |   all   |
[11/15 12:23:42     63s] +--------------------+---------+
[11/15 12:23:42     63s] |           WNS (ns):| 13.848  |
[11/15 12:23:42     63s] |           TNS (ns):|  0.000  |
[11/15 12:23:42     63s] |    Violating Paths:|    0    |
[11/15 12:23:42     63s] |          All Paths:|   503   |
[11/15 12:23:42     63s] +--------------------+---------+
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] +----------------+-------------------------------+------------------+
[11/15 12:23:42     63s] |                |              Real             |       Total      |
[11/15 12:23:42     63s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:42     63s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:42     63s] +----------------+------------------+------------+------------------+
[11/15 12:23:42     63s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:42     63s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:42     63s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:42     63s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:42     63s] +----------------+------------------+------------+------------------+
[11/15 12:23:42     63s] 
[11/15 12:23:42     63s] Density: 91.921%
[11/15 12:23:42     63s] ------------------------------------------------------------
[11/15 12:23:42     63s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1019.1M, totSessionCpu=0:01:04 **
[11/15 12:23:42     63s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:23:42     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1389.8M
[11/15 12:23:42     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.8M
[11/15 12:23:42     63s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:42     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.8M
[11/15 12:23:42     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1389.8M
[11/15 12:23:42     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1389.8MB).
[11/15 12:23:42     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1389.8M
[11/15 12:23:42     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1389.8M
[11/15 12:23:42     63s] Effort level <high> specified for reg2reg path_group
[11/15 12:23:42     64s] Reported timing to dir ./timingReports
[11/15 12:23:42     64s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1024.0M, totSessionCpu=0:01:04 **
[11/15 12:23:42     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1381.8M
[11/15 12:23:42     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1381.8M
[11/15 12:23:42     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:42     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:42     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] ------------------------------------------------------------
[11/15 12:23:43     64s]      opt_design Final Summary                             
[11/15 12:23:43     64s] ------------------------------------------------------------
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] Setup views included:
[11/15 12:23:43     64s]  slow_ss 
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] +--------------------+---------+---------+---------+
[11/15 12:23:43     64s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:23:43     64s] +--------------------+---------+---------+---------+
[11/15 12:23:43     64s] |           WNS (ns):| 13.848  | 19.562  | 13.848  |
[11/15 12:23:43     64s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:23:43     64s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:23:43     64s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:23:43     64s] +--------------------+---------+---------+---------+
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] +----------------+-------------------------------+------------------+
[11/15 12:23:43     64s] |                |              Real             |       Total      |
[11/15 12:23:43     64s] |    DRVs        +------------------+------------+------------------|
[11/15 12:23:43     64s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:23:43     64s] +----------------+------------------+------------+------------------+
[11/15 12:23:43     64s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:43     64s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:23:43     64s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:43     64s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:23:43     64s] +----------------+------------------+------------+------------------+
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] Density: 91.921%
[11/15 12:23:43     64s] Routing Overflow: 3.07% H and 0.00% V
[11/15 12:23:43     64s] ------------------------------------------------------------
[11/15 12:23:43     64s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1024.5M, totSessionCpu=0:01:04 **
[11/15 12:23:43     64s] *** Finished opt_design ***
[11/15 12:23:43     64s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:43     64s] UM:                                       0.000 ns         13.848 ns  final
[11/15 12:23:43     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.8M
[11/15 12:23:43     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1389.8M
[11/15 12:23:43     64s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:43     64s] UM:          2.59              3          0.000 ns         13.848 ns  opt_design_prects_drv
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.5 real=0:00:03.0)
[11/15 12:23:43     64s] #optDebug: fT-R <0 1 0 0 0>
[11/15 12:23:43     64s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:23:43     64s] @file(pr_easy.tcl) 68: route_special -connect {block_pin pad_pin pad_ring core_pin floating_stripe} -block_pin_target {nearest_target} \
[11/15 12:23:43     64s]  -pad_pin_port_connect {all_port one_geom} -pad_pin_target {nearest_target} -core_pin_target {first_after_row_end} \
[11/15 12:23:43     64s]  -floating_stripe_target {block_ring pad_ring ring stripe ring_pin block_pin followpin} -allow_jogging 0 \
[11/15 12:23:43     64s]  -crossover_via_layer_range { MTL1(1) MTL4(4) } -allow_layer_change 0 -block_pin use_lef -target_via_layer_range { MTL1(1) MTL4(4) }
[11/15 12:23:43     64s] #% Begin route_special (date=11/15 12:23:43, mem=1024.5M)
[11/15 12:23:43     64s] *** Begin SPECIAL ROUTE on Thu Nov 15 12:23:43 2018 ***
[11/15 12:23:43     64s] SPECIAL ROUTE ran on directory: /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/prINNO
[11/15 12:23:43     64s] SPECIAL ROUTE ran on machine: sx4 (Linux 2.6.18-417.el5 Xeon 1.60Ghz)
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] Begin option processing ...
[11/15 12:23:43     64s] srouteConnectPowerBump set to false
[11/15 12:23:43     64s] routeSpecial set to true
[11/15 12:23:43     64s] srouteBlockPin set to "useLef"
[11/15 12:23:43     64s] srouteBottomTargetLayerLimit set to 1
[11/15 12:23:43     64s] srouteConnectConverterPin set to false
[11/15 12:23:43     64s] srouteCrossoverViaBottomLayer set to 1
[11/15 12:23:43     64s] srouteCrossoverViaTopLayer set to 4
[11/15 12:23:43     64s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/15 12:23:43     64s] srouteFollowCorePinEnd set to 3
[11/15 12:23:43     64s] srouteNoLayerChangeRoute set to true
[11/15 12:23:43     64s] sroutePadPinAllPorts set to true
[11/15 12:23:43     64s] sroutePreserveExistingRoutes set to true
[11/15 12:23:43     64s] srouteRoutePowerBarPortOnBothDir set to true
[11/15 12:23:43     64s] srouteStopBlockPin set to "nearestTarget"
[11/15 12:23:43     64s] srouteStraightConnections set to "straightWithDrcClean"
[11/15 12:23:43     64s] srouteTopTargetLayerLimit set to 4
[11/15 12:23:43     64s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2247.00 megs.
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] Reading DB technology information...
[11/15 12:23:43     64s] Finished reading DB technology information.
[11/15 12:23:43     64s] Reading floorplan and netlist information...
[11/15 12:23:43     64s] Finished reading floorplan and netlist information.
[11/15 12:23:43     64s]    **WARN: VIARULE TURN1, LAYER not specified
[11/15 12:23:43     64s]    **WARN: VIARULE TURN2, LAYER not specified
[11/15 12:23:43     64s]    **WARN: VIARULE TURN3, LAYER not specified
[11/15 12:23:43     64s]    **WARN: VIARULE TURN4, LAYER not specified
[11/15 12:23:43     64s]    A total of 4 warnings.
[11/15 12:23:43     64s] Read in 8 layers, 4 routing layers, 0 overlap layer
[11/15 12:23:43     64s] Read in 160 macros, 41 used
[11/15 12:23:43     64s] Read in 915 components
[11/15 12:23:43     64s]   915 core components: 0 unplaced, 915 placed, 0 fixed
[11/15 12:23:43     64s] Read in 147 physical pins
[11/15 12:23:43     64s]   147 physical pins: 0 unplaced, 0 placed, 147 fixed
[11/15 12:23:43     64s] Read in 147 nets
[11/15 12:23:43     64s] Read in 2 special nets, 2 routed
[11/15 12:23:43     64s] Read in 1977 terminals
[11/15 12:23:43     64s] Begin power routing ...
[11/15 12:23:43     64s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vddd!. Check netlist, or change option to include the pin.
[11/15 12:23:43     64s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vddd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/15 12:23:43     64s] Type 'man IMPSR-1256' for more detail.
[11/15 12:23:43     64s] Cannot find any AREAIO class pad pin of net vddd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/15 12:23:43     64s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gndd!. Check netlist, or change option to include the pin.
[11/15 12:23:43     64s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gndd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/15 12:23:43     64s] Type 'man IMPSR-1256' for more detail.
[11/15 12:23:43     64s] Cannot find any AREAIO class pad pin of net gndd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/15 12:23:43     64s] CPU time for FollowPin 0 seconds
[11/15 12:23:43     64s] CPU time for FollowPin 0 seconds
[11/15 12:23:43     64s]   Number of IO ports routed: 0
[11/15 12:23:43     64s]   Number of Block ports routed: 0
[11/15 12:23:43     64s]   Number of Stripe ports routed: 0
[11/15 12:23:43     64s]   Number of Core ports routed: 72
[11/15 12:23:43     64s]   Number of Pad ports routed: 0
[11/15 12:23:43     64s]   Number of Power Bump ports routed: 0
[11/15 12:23:43     64s]   Number of Followpin connections: 36
[11/15 12:23:43     64s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2250.00 megs.
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s] 
[11/15 12:23:43     64s]  Begin updating DB with routing results ...
[11/15 12:23:43     64s]  Updating DB with 147 io pins ...
[11/15 12:23:43     64s]  Updating DB with 0 via definition ...
[11/15 12:23:43     64s] route_special created 108 wires.
[11/15 12:23:43     64s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[11/15 12:23:43     64s] +--------+----------------+----------------+
[11/15 12:23:43     64s] |  Layer |     Created    |     Deleted    |
[11/15 12:23:43     64s] +--------+----------------+----------------+
[11/15 12:23:43     64s] |  MTL1  |       108      |       NA       |
[11/15 12:23:43     64s] |  VIA1  |       72       |        0       |
[11/15 12:23:43     64s] +--------+----------------+----------------+
[11/15 12:23:44     64s] #% End route_special (date=11/15 12:23:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=1031.7M, current mem=1031.7M)
[11/15 12:23:44     64s] @file(pr_easy.tcl) 73: reorder_scan -clock_aware -scan_effort medium
[11/15 12:23:44     64s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/15 12:23:44     64s] Type 'man IMPSP-9025' for more detail.
[11/15 12:23:44     64s] @file(pr_easy.tcl) 79: set_db / .cts_add_exclusion_drivers false
[11/15 12:23:44     64s] @file(pr_easy.tcl) 82: create_clock_tree_spec
[11/15 12:23:44     64s] Creating clock tree spec for modes (timing configs): timing_constraints
[11/15 12:23:44     64s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/15 12:23:44     64s] Reset timing graph...
[11/15 12:23:44     64s] Ignoring AAE DB Resetting ...
[11/15 12:23:44     64s] Reset timing graph done.
[11/15 12:23:44     64s] Ignoring AAE DB Resetting ...
[11/15 12:23:44     64s] Analyzing clock structure...
[11/15 12:23:44     64s] Analyzing clock structure done.
[11/15 12:23:44     64s] Reset timing graph...
[11/15 12:23:44     64s] Ignoring AAE DB Resetting ...
[11/15 12:23:44     64s] Reset timing graph done.
[11/15 12:23:44     64s] Extracting original clock gating for SYSCLK...
[11/15 12:23:44     64s]   clock_tree SYSCLK contains 273 sinks and 0 clock gates.
[11/15 12:23:44     64s]   Extraction for SYSCLK complete.
[11/15 12:23:44     64s] Extracting original clock gating for SYSCLK done.
[11/15 12:23:44     64s] The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
[11/15 12:23:44     64s] Checking clock tree convergence...
[11/15 12:23:44     64s] Checking clock tree convergence done.
[11/15 12:23:44     64s] @file(pr_easy.tcl) 83: add_clock_tree_exclusion_drivers -base_cell BF3
[11/15 12:23:44     64s] Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
[11/15 12:23:44     64s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:44     64s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:44     64s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:44     64s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:44     64s] Non-default CCOpt properties:
[11/15 12:23:44     64s] add_exclusion_drivers: 0 (default: true)
[11/15 12:23:44     64s] buffer_cells is set for at least one key
[11/15 12:23:44     64s] extract_pin_insertion_delays: false (default: true)
[11/15 12:23:44     64s] inverter_cells is set for at least one key
[11/15 12:23:44     64s] override_minimum_skew_target: 1 (default: false)
[11/15 12:23:44     64s] route_type is set for at least one key
[11/15 12:23:44     64s] source_driver is set for at least one key
[11/15 12:23:44     64s] target_insertion_delay is set for at least one key
[11/15 12:23:44     64s] target_insertion_delay_wire is set for at least one key
[11/15 12:23:44     64s] target_max_trans is set for at least one key
[11/15 12:23:44     64s] target_skew is set for at least one key
[11/15 12:23:44     64s] target_skew_wire is set for at least one key
[11/15 12:23:44     64s] Using cell based legalization.
[11/15 12:23:44     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1377.9M
[11/15 12:23:44     64s] #spOpts: N=180 
[11/15 12:23:44     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1377.9M
[11/15 12:23:44     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1377.9M
[11/15 12:23:44     64s] Core basic site is standard
[11/15 12:23:44     64s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:44     64s] SiteArray: use 36,540 bytes
[11/15 12:23:44     64s] SiteArray: current memory after site array memory allocatiion 1377.9M
[11/15 12:23:44     64s] SiteArray: FP blocked sites are writable
[11/15 12:23:44     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:44     64s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1377.9M
[11/15 12:23:44     64s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1399.9M
[11/15 12:23:44     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1399.9M
[11/15 12:23:44     64s] OPERPROF:     Starting CMU at level 3, MEM:1399.9M
[11/15 12:23:44     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1399.9M
[11/15 12:23:44     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:1399.9M
[11/15 12:23:44     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1399.9MB).
[11/15 12:23:44     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.012, MEM:1399.9M
[11/15 12:23:44     64s] (I)       Load db... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Read data from FE... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Read nodes and places... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Number of ignored instance 0
[11/15 12:23:44     64s] (I)       numMoveCells=915, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:44     64s] (I)       Done Read nodes and places (cpu=0.010s, mem=1399.9M)
[11/15 12:23:44     64s] (I)       Read rows... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Done Read rows (cpu=0.000s, mem=1399.9M)
[11/15 12:23:44     64s] (I)       Done Read data from FE (cpu=0.010s, mem=1399.9M)
[11/15 12:23:44     64s] (I)       Done Load db (cpu=0.010s, mem=1399.9M)
[11/15 12:23:44     64s] (I)       Constructing placeable region... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Constructing bin map
[11/15 12:23:44     64s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:44     64s] (I)       Done constructing bin map
[11/15 12:23:44     64s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:44     64s] (I)       Compute region effective width... (mem=1399.9M)
[11/15 12:23:44     64s] (I)       Done Compute region effective width (cpu=0.010s, mem=1399.9M)
[11/15 12:23:44     64s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1399.9M)
[11/15 12:23:44     64s] Route type trimming info:
[11/15 12:23:44     64s]   No route type modifications were made.
[11/15 12:23:44     64s] Accumulated time to calculate placeable region: 0
[11/15 12:23:44     64s] (I)       Initializing Steiner engine. 
[11/15 12:23:44     64s] Rebuilding timing graph...
[11/15 12:23:44     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1401.6M, InitMEM = 1401.6M)
[11/15 12:23:44     65s] Rebuilding timing graph done.
[11/15 12:23:44     65s] End AAE Lib Interpolated Model. (MEM=1415.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:44     65s] Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:23:44     65s] Original list had 6 cells:
[11/15 12:23:44     65s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:44     65s] Library trimming was not able to trim any cells:
[11/15 12:23:44     65s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:44     65s] Accumulated time to calculate placeable region: 0
[11/15 12:23:44     65s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
[11/15 12:23:45     66s] Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:23:45     66s] Original list had 5 cells:
[11/15 12:23:45     66s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:45     66s] Library trimming was not able to trim any cells:
[11/15 12:23:45     66s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:45     66s] Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:23:45     66s] Non-default CCOpt properties:
[11/15 12:23:45     66s]   source_driver: BF/A BF/O (default: )
[11/15 12:23:45     66s] For power domain auto-default:
[11/15 12:23:45     66s]   Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:45     66s]   Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:23:45     66s]   Clock gates: 
[11/15 12:23:45     66s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:23:45     66s] Top/Trunk/Leaf Routing info:
[11/15 12:23:45     66s]   Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:45     66s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:45     66s] For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:23:45     66s]   Slew time target (leaf):    2.500ns
[11/15 12:23:45     66s]   Slew time target (trunk):   2.500ns
[11/15 12:23:45     66s]   Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:23:45     66s]   Buffer unit delay: 1.028ns
[11/15 12:23:45     66s]   Buffer max distance: 9720.000um
[11/15 12:23:45     66s] Fastest wire driving cells and distances:
[11/15 12:23:45     66s]   Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=9720.000um, saturatedSlew=1.828ns, speed=6178.097um per ns, cellArea=37.156um^2 per 1000um}
[11/15 12:23:45     66s]   Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5206.904um, saturatedSlew=1.999ns, speed=4626.920um per ns, cellArea=25.554um^2 per 1000um}
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] Logic Sizing Table:
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] ----------------------------------------------------------
[11/15 12:23:45     66s] Cell    Instance count    Source    Eligible library cells
[11/15 12:23:45     66s] ----------------------------------------------------------
[11/15 12:23:45     66s]   (empty table)
[11/15 12:23:45     66s] ----------------------------------------------------------
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:45     66s] Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:23:45     66s]   Sources:                     pin tck
[11/15 12:23:45     66s]   Total number of sinks:       273
[11/15 12:23:45     66s]   Delay constrained sinks:     273
[11/15 12:23:45     66s]   Non-leaf sinks:              0
[11/15 12:23:45     66s]   Ignore pins:                 0
[11/15 12:23:45     66s]  Timing corner slow_ss_delay:setup.late:
[11/15 12:23:45     66s]   Skew target:                 1.028ns
[11/15 12:23:45     66s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] Via Selection for Estimated Routes (rule default):
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] ----------------------------------------------------------------------
[11/15 12:23:45     66s] Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:23:45     66s] Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:23:45     66s] ----------------------------------------------------------------------
[11/15 12:23:45     66s] MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:23:45     66s] MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:23:45     66s] MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:23:45     66s] ----------------------------------------------------------------------
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] No ideal or dont_touch nets found in the clock tree
[11/15 12:23:45     66s] 
[11/15 12:23:45     66s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.1)
[11/15 12:23:45     66s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:45     66s] UM:          1.57              2                                      Validating CTS configuration
[11/15 12:23:45     66s] CCOpt configuration status: all checks passed.
[11/15 12:23:45     66s] Using cell based legalization.
[11/15 12:23:45     66s] Adding exclusion drivers (these will be instances of BF3).
[11/15 12:23:45     66s] No exclusion drivers are needed.
[11/15 12:23:45     66s] @file(pr_easy.tcl) 84: ccopt_design
[11/15 12:23:45     66s] #% Begin ccopt_design (date=11/15 12:23:45, mem=1034.6M)
[11/15 12:23:45     66s] Runtime...
[11/15 12:23:45     66s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/15 12:23:45     66s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[11/15 12:23:45     66s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[11/15 12:23:45     66s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[11/15 12:23:45     66s] Set place::cacheFPlanSiteMark to 1
[11/15 12:23:45     66s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/15 12:23:45     66s] Using CCOpt effort standard.
[11/15 12:23:45     66s] CCOpt::Phase::Initialization...
[11/15 12:23:45     66s] Check Prerequisites...
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5046):	Net 'tck' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5046' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5046' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5046' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5046' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5046' for more detail.
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-5047):	Found 5 clock net(s) with existing routing that will be removed by CCOpt.
[11/15 12:23:45     66s] Type 'man IMPCCOPT-5047' for more detail.
[11/15 12:23:45     66s] Leaving CCOpt scope - CheckPlace...
[11/15 12:23:45     66s] OPERPROF: Starting checkPlace at level 1, MEM:1454.0M
[11/15 12:23:45     66s] #spOpts: N=180 
[11/15 12:23:45     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1454.0M
[11/15 12:23:45     66s] Core basic site is standard
[11/15 12:23:45     66s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:45     66s] SiteArray: use 36,540 bytes
[11/15 12:23:45     66s] SiteArray: current memory after site array memory allocatiion 1454.0M
[11/15 12:23:45     66s] SiteArray: FP blocked sites are writable
[11/15 12:23:45     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1454.0M
[11/15 12:23:45     66s] Begin checking placement ... (start mem=1454.0M, init mem=1454.0M)
[11/15 12:23:45     66s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.003, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1454.0M
[11/15 12:23:45     66s] *info: Placed = 915           
[11/15 12:23:45     66s] *info: Unplaced = 0           
[11/15 12:23:45     66s] Placement Density:91.92%(159610/173638)
[11/15 12:23:45     66s] Placement Density (including fixed std cells):91.92%(159610/173638)
[11/15 12:23:45     66s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=[11/15 12:23:45     66s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:1454.0M
0:00:00.0, real=0:00:00.0; mem=1454.0M)
[11/15 12:23:45     66s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:45     66s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:45     66s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[11/15 12:23:45     66s] Validating CTS configuration...
[11/15 12:23:45     66s] Checking module port directions...
[11/15 12:23:45     66s] Leaving CCOpt scope...
[11/15 12:23:45     66s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:45     66s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:45     66s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:45     66s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:45     66s] Non-default CCOpt properties:
[11/15 12:23:45     66s] add_exclusion_drivers: 0 (default: true)
[11/15 12:23:45     66s] buffer_cells is set for at least one key
[11/15 12:23:45     66s] extract_pin_insertion_delays: false (default: true)
[11/15 12:23:45     66s] inverter_cells is set for at least one key
[11/15 12:23:45     66s] override_minimum_skew_target: 1 (default: false)
[11/15 12:23:45     66s] route_type is set for at least one key
[11/15 12:23:45     66s] source_driver is set for at least one key
[11/15 12:23:45     66s] target_insertion_delay is set for at least one key
[11/15 12:23:45     66s] target_insertion_delay_wire is set for at least one key
[11/15 12:23:45     66s] target_max_trans is set for at least one key
[11/15 12:23:45     66s] target_skew is set for at least one key
[11/15 12:23:45     66s] target_skew_wire is set for at least one key
[11/15 12:23:45     66s] Using cell based legalization.
[11/15 12:23:45     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1454.0M
[11/15 12:23:45     66s] #spOpts: N=180 
[11/15 12:23:45     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1454.0M
[11/15 12:23:45     66s] Core basic site is standard
[11/15 12:23:45     66s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:45     66s] SiteArray: use 36,540 bytes
[11/15 12:23:45     66s] SiteArray: current memory after site array memory allocatiion 1454.0M
[11/15 12:23:45     66s] SiteArray: FP blocked sites are writable
[11/15 12:23:45     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:45     66s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:     Starting CMU at level 3, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1454.0M
[11/15 12:23:45     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1454.0M
[11/15 12:23:45     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1454.0MB).
[11/15 12:23:45     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1454.0M
[11/15 12:23:45     66s] (I)       Load db... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Read data from FE... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Read nodes and places... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Number of ignored instance 0
[11/15 12:23:45     66s] (I)       numMoveCells=915, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:45     66s] (I)       Done Read nodes and places (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] (I)       Read rows... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Done Read rows (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] (I)       Done Read data from FE (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] (I)       Done Load db (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] (I)       Constructing placeable region... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Constructing bin map
[11/15 12:23:45     66s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:45     66s] (I)       Done constructing bin map
[11/15 12:23:45     66s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:45     66s] (I)       Compute region effective width... (mem=1454.0M)
[11/15 12:23:45     66s] (I)       Done Compute region effective width (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1454.0M)
[11/15 12:23:45     66s] Route type trimming info:
[11/15 12:23:45     66s]   No route type modifications were made.
[11/15 12:23:45     66s] Accumulated time to calculate placeable region: 0
[11/15 12:23:45     66s] (I)       Initializing Steiner engine. 
[11/15 12:23:45     66s] Rebuilding timing graph...
[11/15 12:23:45     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1439.8M, InitMEM = 1439.8M)
[11/15 12:23:45     66s] End AAE Lib Interpolated Model. (MEM=1453.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:45     66s] Rebuilding timing graph done.
[11/15 12:23:45     66s] Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:23:45     66s] Original list had 6 cells:
[11/15 12:23:45     66s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:45     66s] Library trimming was not able to trim any cells:
[11/15 12:23:45     66s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:45     66s] Accumulated time to calculate placeable region: 0
[11/15 12:23:45     66s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
[11/15 12:23:47     68s] Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:23:47     68s] Original list had 5 cells:
[11/15 12:23:47     68s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:47     68s] Library trimming was not able to trim any cells:
[11/15 12:23:47     68s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:47     68s] Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:23:47     68s] Non-default CCOpt properties:
[11/15 12:23:47     68s]   route_type (leaf): default_route_type_leaf (default: default)
[11/15 12:23:47     68s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 12:23:47     68s]   route_type (top): default_route_type_nonleaf (default: default)
[11/15 12:23:47     68s]   source_driver: BF/A BF/O (default: )
[11/15 12:23:47     68s] For power domain auto-default:
[11/15 12:23:47     68s]   Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:47     68s]   Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:23:47     68s]   Clock gates: 
[11/15 12:23:47     68s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:23:47     68s] Top Routing info:
[11/15 12:23:47     68s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:47     68s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:47     68s] Trunk Routing info:
[11/15 12:23:47     68s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:47     68s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:47     68s] Leaf Routing info:
[11/15 12:23:47     68s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:47     68s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:47     68s] For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:23:47     68s]   Slew time target (leaf):    2.500ns
[11/15 12:23:47     68s]   Slew time target (trunk):   2.500ns
[11/15 12:23:47     68s]   Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:23:47     68s]   Buffer unit delay: 1.028ns
[11/15 12:23:47     68s]   Buffer max distance: 10240.000um
[11/15 12:23:47     68s] Fastest wire driving cells and distances:
[11/15 12:23:47     68s]   Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
[11/15 12:23:47     68s]   Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Logic Sizing Table:
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] ----------------------------------------------------------
[11/15 12:23:47     68s] Cell    Instance count    Source    Eligible library cells
[11/15 12:23:47     68s] ----------------------------------------------------------
[11/15 12:23:47     68s]   (empty table)
[11/15 12:23:47     68s] ----------------------------------------------------------
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:47     68s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:47     68s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:47     68s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:47     68s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:47     68s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:47     68s] Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:23:47     68s]   Sources:                     pin tck
[11/15 12:23:47     68s]   Total number of sinks:       273
[11/15 12:23:47     68s]   Delay constrained sinks:     273
[11/15 12:23:47     68s]   Non-leaf sinks:              0
[11/15 12:23:47     68s]   Ignore pins:                 0
[11/15 12:23:47     68s]  Timing corner slow_ss_delay:setup.late:
[11/15 12:23:47     68s]   Skew target:                 1.028ns
[11/15 12:23:47     68s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Via Selection for Estimated Routes (rule default):
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] ----------------------------------------------------------------------
[11/15 12:23:47     68s] Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:23:47     68s] Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:23:47     68s] ----------------------------------------------------------------------
[11/15 12:23:47     68s] MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:23:47     68s] MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:23:47     68s] MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:23:47     68s] ----------------------------------------------------------------------
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.7)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:                                                                   Validating CTS configuration
[11/15 12:23:47     68s] CCOpt configuration status: all checks passed.
[11/15 12:23:47     68s] External - Set all clocks to propagated mode...
[11/15 12:23:47     68s] Innovus will update I/O latencies
[11/15 12:23:47     68s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:47     68s] Check Prerequisites done. (took cpu=0:00:01.9 real=0:00:01.8)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:                                                                   Check Prerequisites
[11/15 12:23:47     68s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:01.8)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:          2.15              2                                      CCOpt::Phase::Initialization
[11/15 12:23:47     68s] Executing ccopt post-processing.
[11/15 12:23:47     68s] Synthesizing clock trees with CCOpt...
[11/15 12:23:47     68s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 12:23:47     68s] CCOpt::Phase::PreparingToBalance...
[11/15 12:23:47     68s] Leaving CCOpt scope - Initializing power interface...
[11/15 12:23:47     68s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Positive (advancing) pin insertion delays
[11/15 12:23:47     68s] =========================================
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Found 0 advances (0.000% of 273 clock tree sinks)
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Negative (delaying) pin insertion delays
[11/15 12:23:47     68s] ========================================
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Found 0 delays (0.000% of 273 clock tree sinks)
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/15 12:23:47     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1473.1M
[11/15 12:23:47     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1473.1M
[11/15 12:23:47     68s] (I)       Reading DB...
[11/15 12:23:47     68s] (I)       Read data from FE... (mem=1473.1M)
[11/15 12:23:47     68s] (I)       Read nodes and places... (mem=1473.1M)
[11/15 12:23:47     68s] (I)       Done Read nodes and places (cpu=0.000s, mem=1473.1M)
[11/15 12:23:47     68s] (I)       Read nets... (mem=1473.1M)
[11/15 12:23:47     68s] (I)       Done Read nets (cpu=0.010s, mem=1473.1M)
[11/15 12:23:47     68s] (I)       Done Read data from FE (cpu=0.010s, mem=1473.1M)
[11/15 12:23:47     68s] (I)       before initializing RouteDB syMemory usage = 1473.1 MB
[11/15 12:23:47     68s] (I)       congestionReportName   : 
[11/15 12:23:47     68s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:47     68s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:47     68s] (I)       doTrackAssignment      : 1
[11/15 12:23:47     68s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:47     68s] (I)       numThreads             : 8
[11/15 12:23:47     68s] (I)       bufferingAwareRouting  : false
[11/15 12:23:47     68s] (I)       honorPin               : false
[11/15 12:23:47     68s] (I)       honorPinGuide          : true
[11/15 12:23:47     68s] (I)       honorPartition         : false
[11/15 12:23:47     68s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:47     68s] (I)       allowPartitionCrossover: false
[11/15 12:23:47     68s] (I)       honorSingleEntry       : true
[11/15 12:23:47     68s] (I)       honorSingleEntryStrong : true
[11/15 12:23:47     68s] (I)       handleViaSpacingRule   : false
[11/15 12:23:47     68s] (I)       handleEolSpacingRule   : false
[11/15 12:23:47     68s] (I)       PDConstraint           : none
[11/15 12:23:47     68s] (I)       expBetterNDRHandling   : false
[11/15 12:23:47     68s] (I)       routingEffortLevel     : 3
[11/15 12:23:47     68s] (I)       effortLevel            : standard
[11/15 12:23:47     68s] [NR-eGR] honorClockSpecNDR      : 0
[11/15 12:23:47     68s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:47     68s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:47     68s] [NR-eGR] maxRouteLayer          : 4
[11/15 12:23:47     68s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:47     68s] (I)       numRowsPerGCell        : 1
[11/15 12:23:47     68s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:47     68s] (I)       multiThreadingTA       : 1
[11/15 12:23:47     68s] (I)       optimizationMode       : false
[11/15 12:23:47     68s] (I)       routeSecondPG          : false
[11/15 12:23:47     68s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:47     68s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:47     68s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:47     68s] (I)       scenicBound            : 1.15
[11/15 12:23:47     68s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:47     68s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:47     68s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:47     68s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:47     68s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:47     68s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:47     68s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:47     68s] (I)       localRouteEffort       : 1.00
[11/15 12:23:47     68s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:47     68s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:47     68s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:47     68s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:47     68s] (I)       routeVias              : 
[11/15 12:23:47     68s] (I)       readTROption           : true
[11/15 12:23:47     68s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:47     68s] (I)       routeSelectedNetsOnly  : false
[11/15 12:23:47     68s] [NR-eGR] numTracksPerClockWire  : 0
[11/15 12:23:47     68s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:47     68s] (I)       extraDemandForClocks   : 0
[11/15 12:23:47     68s] (I)       steinerRemoveLayers    : false
[11/15 12:23:47     68s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:47     68s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:47     68s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:47     68s] (I)       spanningTreeRefinement : false
[11/15 12:23:47     68s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:47     68s] (I)       starting read tracks
[11/15 12:23:47     68s] (I)       build grid graph
[11/15 12:23:47     68s] (I)       build grid graph start
[11/15 12:23:47     68s] (I)       build grid graph end
[11/15 12:23:47     68s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:47     68s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:47     68s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:47     68s] (I)       [11/15 12:23:47     68s] [NR-eGR] MTL4 has single uniform track structure
numViaLayers=4
[11/15 12:23:47     68s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:47     68s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:47     68s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:47     68s] (I)       end build via table
[11/15 12:23:47     68s] [NR-eGR] Read 84 PG shapes in 0.000 seconds
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] (I)       [11/15 12:23:47     68s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:47     68s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 12:23:47     68s] (I)       readDataFromPlaceDB
[11/15 12:23:47     68s] (I)       Read net information..
[11/15 12:23:47     68s] (I)       [11/15 12:23:47     68s] [NR-eGR] Read numTotalNets=968  numIgnoredNets=0
Read testcase time = 0.000 seconds
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] (I)       read default dcut vias
[11/15 12:23:47     68s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:47     68s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:47     68s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:47     68s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:47     68s] (I)       Start initializing grid graph
[11/15 12:23:47     68s] (I)       End initializing grid graph
[11/15 12:23:47     68s] (I)       Model blockages into capacity
[11/15 12:23:47     68s] (I)       Read Num Blocks=84  Num Prerouted Wires=0  Num CS=0
[11/15 12:23:47     68s] (I)       Num blockages on layer 1: 84
[11/15 12:23:47     68s] (I)       Num blockages on layer 2: 0
[11/15 12:23:47     68s] (I)       Num blockages on layer 3: 0
[11/15 12:23:47     68s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] (I)       Number of ignored nets = 0
[11/15 12:23:47     68s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:47     68s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:47     68s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:47     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:47     68s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[11/15 12:23:47     68s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1473.1 MB
[11/15 12:23:47     68s] (I)       Ndr track 0 does not exist
[11/15 12:23:47     68s] (I)       Ndr track 0 does not exist
[11/15 12:23:47     68s] (I)       Layer1  viaCost=300.00
[11/15 12:23:47     68s] (I)       Layer2  viaCost=200.00
[11/15 12:23:47     68s] (I)       Layer3  viaCost=300.00
[11/15 12:23:47     68s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:47     68s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:47     68s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:47     68s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:47     68s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:47     68s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:47     68s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:47     68s] (I)       Grid                :    31    38     4
[11/15 12:23:47     68s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:47     68s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:47     68s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:47     68s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:47     68s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:47     68s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:47     68s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:47     68s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:47     68s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:47     68s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:47     68s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:47     68s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:47     68s] (I)       --------------------------------------------------------
[11/15 12:23:47     68s] 
[11/15 12:23:47     68s] (I)       [11/15 12:23:47     68s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:47     68s] [NR-eGR] Rule id: 0id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:47     68s] (I)         Nets: 963 
Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:47     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:47     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:47     68s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:47     68s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:47     68s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:47     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:47     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:47     68s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:47     68s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:47     68s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:47     68s] (I)       After initializing earlyGlobalRoute syMemory usage = 1473.1 MB
[11/15 12:23:47     68s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:47     68s] (I)       ============= Initialization =============
[11/15 12:23:47     68s] (I)       totalPins=3183  totalGlobalPin=2893 (90.89%)
[11/15 12:23:47     68s] (I)       total 2D Cap : 16050 = (11718 H, 4332 V)
[11/15 12:23:47     68s] (I)       ============  Phase 1a Route ============
[11/15 12:23:47     68s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[11/15 12:23:47     68s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:47     68s] (I)       Usage: 530 = (273 H, 257 V) = (2.33% H, 5.93% V) = (3.604e+03um H, 3.392e+03um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1b Route ============
[11/15 12:23:47     68s] (I)       Usage: 530 = (273 H, 257 V) = (2.33% H, 5.93% V) = (3.604e+03um H, 3.392e+03um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.996000e+03um
[11/15 12:23:47     68s] (I)       ============  Phase 1c Route ============
[11/15 12:23:47     68s] (I)       Usage: 530 = (273 H, 257 V) = (2.33% H, 5.93% V) = (3.604e+03um H, 3.392e+03um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1d Route ============
[11/15 12:23:47     68s] (I)       Usage: 530 = (273 H, 257 V) = (2.33% H, 5.93% V) = (3.604e+03um H, 3.392e+03um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1e Route ============
[11/15 12:23:47     68s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:47     68s] (I)       Usage: 530 = (273 H, 257 V) = (2.33% H, 5.93% V) = (3.604e+03um H, 3.392e+03um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.996000e+03um
[11/15 12:23:47     68s] [NR-eGR] 
[11/15 12:23:47     68s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:47     68s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:47     68s] (I)       [11/15 12:23:47     68s] [NR-eGR] Layer group 2: route 963 net(s) in layer range [2, 4]
============  Phase 1a Route ============
[11/15 12:23:47     68s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:47     68s] (I)       Usage: 5209 = (2493 H, 2716 V) = (21.27% H, 18.64% V) = (3.291e+04um H, 3.585e+04um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1b Route ============
[11/15 12:23:47     68s] (I)       Usage: 5209 = (2493 H, 2716 V) = (21.27% H, 18.64% V) = (3.291e+04um H, 3.585e+04um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       earlyGlobalRoute overflow of layer group 2: 3.16% H + 0.00% V. EstWL: 6.176280e+04um
[11/15 12:23:47     68s] (I)       ============  Phase 1c Route ============
[11/15 12:23:47     68s] (I)       Usage: 5209 = (2493 H, 2716 V) = (21.27% H, 18.64% V) = (3.291e+04um H, 3.585e+04um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1d Route ============
[11/15 12:23:47     68s] (I)       Usage: 5209 = (2493 H, 2716 V) = (21.27% H, 18.64% V) = (3.291e+04um H, 3.585e+04um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] (I)       ============  Phase 1e Route ============
[11/15 12:23:47     68s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:47     68s] (I)       Usage: 5209 = (2493 H, 2716 V) = (21.27% H, 18.64% V) = (3.291e+04um H, 3.585e+04um V)
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 3.16% H + 0.00% V. EstWL: 6.176280e+04um
[11/15 12:23:47     68s] [NR-eGR] 
[11/15 12:23:47     68s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:47     68s] (I)       ============  Phase 1l Route ============
[11/15 12:23:47     68s] (I)       
[11/15 12:23:47     68s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:47     68s] [NR-eGR]                        OverCon           OverCon            
[11/15 12:23:47     68s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/15 12:23:47     68s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[11/15 12:23:47     68s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:47     68s] [NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:47     68s] [NR-eGR]    MTL2  (2)         1( 0.09%)         0( 0.00%)   ( 0.09%) 
[11/15 12:23:47     68s] [NR-eGR]    MTL3  (3)        21( 1.84%)         1( 0.09%)   ( 1.93%) 
[11/15 12:23:47     68s] [NR-eGR]    MTL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:47     68s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:47     68s] [NR-eGR] Total               22( 0.64%)         1( 0.03%)   ( 0.67%) 
[11/15 12:23:47     68s] [NR-eGR] 
[11/15 12:23:47     68s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/15 12:23:47     68s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:47     68s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.87% H + 0.00% V
[11/15 12:23:47     68s] [NR-eGR] Overflow after earlyGlobalRoute 2.16% H + 0.00% V
[11/15 12:23:47     68s] (I)       ============= track Assignment ============
[11/15 12:23:47     68s] (I)       extract Global 3D Wires
[11/15 12:23:47     68s] (I)       Extract Global WL : time=0.01
[11/15 12:23:47     68s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:47     68s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:47     68s] (I)       Run Multi-thread track assignment
[11/15 12:23:47     68s] (I)       Kernel real time=0.01 seconds
[11/15 12:23:47     68s] (I)       End Greedy Track Assignment
[11/15 12:23:47     68s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:47     68s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[11/15 12:23:47     68s] [NR-eGR]   MTL2  (2V) length: 3.401344e+04um, number of vias: 4283
[11/15 12:23:47     68s] [NR-eGR]   MTL3  (3H) length: 3.477604e+04um, number of vias: 460
[11/15 12:23:47     68s] [NR-eGR]   MTL4  (4V) length: 5.066160e+03um, number of vias: 0
[11/15 12:23:47     68s] [NR-eGR] Total length: 7.385564e+04um, number of vias: 7780
[11/15 12:23:47     68s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:47     68s] [NR-eGR] Total eGR-routed clock nets wire length: 7.555240e+03um 
[11/15 12:23:47     68s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:47     68s] [NR-eGR] End Peak syMemory usage = 1415.6 MB
[11/15 12:23:47     68s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[11/15 12:23:47     68s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
[11/15 12:23:47     68s] Legalization setup...
[11/15 12:23:47     68s] Using cell based legalization.
[11/15 12:23:47     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1415.6M
[11/15 12:23:47     68s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:47     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1415.6M
[11/15 12:23:47     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1415.6M
[11/15 12:23:47     68s] Core basic site is standard
[11/15 12:23:47     68s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:23:47     68s] SiteArray: use 36,540 bytes
[11/15 12:23:47     68s] SiteArray: current memory after site array memory allocatiion 1415.6M
[11/15 12:23:47     68s] SiteArray: FP blocked sites are writable
[11/15 12:23:47     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:23:47     68s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1415.6M
[11/15 12:23:47     68s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1417.6M
[11/15 12:23:47     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1417.6M
[11/15 12:23:47     68s] OPERPROF:     Starting CMU at level 3, MEM:1417.6M
[11/15 12:23:47     68s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1417.6M
[11/15 12:23:47     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1417.6M
[11/15 12:23:47     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1417.6MB).
[11/15 12:23:47     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1417.6M
[11/15 12:23:47     68s] (I)       Load db... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Read data from FE... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Read nodes and places... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Number of ignored instance 0
[11/15 12:23:47     68s] (I)       numMoveCells=915, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:23:47     68s] (I)       Done Read nodes and places (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] (I)       Read rows... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Done Read rows (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] (I)       Done Read data from FE (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] (I)       Done Load db (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] (I)       Constructing placeable region... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Constructing bin map
[11/15 12:23:47     68s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:23:47     68s] (I)       Done constructing bin map
[11/15 12:23:47     68s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:23:47     68s] (I)       Compute region effective width... (mem=1417.6M)
[11/15 12:23:47     68s] (I)       Done Compute region effective width (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1417.6M)
[11/15 12:23:47     68s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:                                                                   Legalization setup
[11/15 12:23:47     68s] Validating CTS configuration...
[11/15 12:23:47     68s] Checking module port directions...
[11/15 12:23:47     68s] Leaving CCOpt scope...
[11/15 12:23:47     68s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:47     68s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:47     68s] UM:                                                                   Leaving CCOpt scope
[11/15 12:23:47     68s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:47     68s] Non-default CCOpt properties:
[11/15 12:23:47     68s] add_exclusion_drivers: 0 (default: true)
[11/15 12:23:47     68s] buffer_cells is set for at least one key
[11/15 12:23:47     68s] cts_merge_clock_gates is set for at least one key
[11/15 12:23:47     68s] cts_merge_clock_logic is set for at least one key
[11/15 12:23:47     68s] extract_pin_insertion_delays: false (default: true)
[11/15 12:23:47     68s] inverter_cells is set for at least one key
[11/15 12:23:47     68s] override_minimum_skew_target: 1 (default: false)
[11/15 12:23:47     68s] route_type is set for at least one key
[11/15 12:23:47     68s] source_driver is set for at least one key
[11/15 12:23:47     68s] target_insertion_delay is set for at least one key
[11/15 12:23:47     68s] target_insertion_delay_wire is set for at least one key
[11/15 12:23:47     68s] target_max_trans is set for at least one key
[11/15 12:23:47     68s] target_skew is set for at least one key
[11/15 12:23:47     68s] target_skew_wire is set for at least one key
[11/15 12:23:47     68s] Route type trimming info:
[11/15 12:23:47     68s]   No route type modifications were made.
[11/15 12:23:47     68s] Accumulated time to calculate placeable region: 0
[11/15 12:23:47     68s] (I)       Initializing Steiner engine. 
[11/15 12:23:47     68s] Updating RC grid for preRoute extraction ...
[11/15 12:23:47     68s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:47     68s] Initializing multi-corner resistance tables ...
[11/15 12:23:47     68s] Rebuilding timing graph...
[11/15 12:23:47     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1405.1M, InitMEM = 1405.1M)
[11/15 12:23:47     68s] Rebuilding timing graph done.
[11/15 12:23:47     68s] End AAE Lib Interpolated Model. (MEM=1419.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:47     68s] Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:23:47     68s] Original list had 6 cells:
[11/15 12:23:47     68s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:47     68s] Library trimming was not able to trim any cells:
[11/15 12:23:47     68s] BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:47     68s] Accumulated time to calculate placeable region: 0
[11/15 12:23:47     68s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
[11/15 12:23:49     70s] Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:23:49     70s] Original list had 5 cells:
[11/15 12:23:49     70s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:49     70s] Library trimming was not able to trim any cells:
[11/15 12:23:49     70s] INV5 INV4 INV3 INV2 INV 
[11/15 12:23:49     70s] Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:23:49     70s] Non-default CCOpt properties:
[11/15 12:23:49     70s]   cts_merge_clock_gates: true (default: false)
[11/15 12:23:49     70s]   cts_merge_clock_logic: true (default: false)
[11/15 12:23:49     70s]   route_type (leaf): default_route_type_leaf (default: default)
[11/15 12:23:49     70s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 12:23:49     70s]   route_type (top): default_route_type_nonleaf (default: default)
[11/15 12:23:49     70s]   source_driver: BF/A BF/O (default: )
[11/15 12:23:49     70s] For power domain auto-default:
[11/15 12:23:49     70s]   Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:23:49     70s]   Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:23:49     70s]   Clock gates: 
[11/15 12:23:49     70s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:23:49     70s] Top Routing info:
[11/15 12:23:49     70s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:49     70s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:49     70s] Trunk Routing info:
[11/15 12:23:49     70s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:49     70s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:49     70s] Leaf Routing info:
[11/15 12:23:49     70s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:23:49     70s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:23:49     70s] For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:23:49     70s]   Slew time target (leaf):    2.500ns
[11/15 12:23:49     70s]   Slew time target (trunk):   2.500ns
[11/15 12:23:49     70s]   Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:23:49     70s]   Buffer unit delay: 1.028ns
[11/15 12:23:49     70s]   Buffer max distance: 10240.000um
[11/15 12:23:49     70s] Fastest wire driving cells and distances:
[11/15 12:23:49     70s]   Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
[11/15 12:23:49     70s]   Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] Logic Sizing Table:
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] ----------------------------------------------------------
[11/15 12:23:49     70s] Cell    Instance count    Source    Eligible library cells
[11/15 12:23:49     70s] ----------------------------------------------------------
[11/15 12:23:49     70s]   (empty table)
[11/15 12:23:49     70s] ----------------------------------------------------------
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:23:49     70s]   Sources:                     pin tck
[11/15 12:23:49     70s]   Total number of sinks:       273
[11/15 12:23:49     70s]   Delay constrained sinks:     273
[11/15 12:23:49     70s]   Non-leaf sinks:              0
[11/15 12:23:49     70s]   Ignore pins:                 0
[11/15 12:23:49     70s]  Timing corner slow_ss_delay:setup.late:
[11/15 12:23:49     70s]   Skew target:                 1.028ns
[11/15 12:23:49     70s] Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] Via Selection for Estimated Routes (rule default):
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] ----------------------------------------------------------------------
[11/15 12:23:49     70s] Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:23:49     70s] Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:23:49     70s] ----------------------------------------------------------------------
[11/15 12:23:49     70s] MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:23:49     70s] MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:23:49     70s] MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:23:49     70s] ----------------------------------------------------------------------
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] No ideal or dont_touch nets found in the clock tree
[11/15 12:23:49     70s] 
[11/15 12:23:49     70s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.7)
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   Validating CTS configuration
[11/15 12:23:49     70s] CCOpt configuration status: all checks passed.
[11/15 12:23:49     70s] Antenna diode management...
[11/15 12:23:49     70s]   Found 0 antenna diodes in the clock trees.
[11/15 12:23:49     70s]   
[11/15 12:23:49     70s] Antenna diode management done.
[11/15 12:23:49     70s] Adding driver cells for primary IOs...
[11/15 12:23:49     70s]   
[11/15 12:23:49     70s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:49     70s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/15 12:23:49     70s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:49     70s]     (empty table)
[11/15 12:23:49     70s]   ----------------------------------------------------------------------------------------------
[11/15 12:23:49     70s]   
[11/15 12:23:49     70s]   
[11/15 12:23:49     70s] Adding driver cells for primary IOs done.
[11/15 12:23:49     70s] Adding driver cell for primary IO roots...
[11/15 12:23:49     70s] Adding driver cell for primary IO roots done.
[11/15 12:23:49     70s] Maximizing clock DAG abstraction...
[11/15 12:23:49     70s] Maximizing clock DAG abstraction done.
[11/15 12:23:49     70s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:01.9)
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] Synthesizing clock trees...
[11/15 12:23:49     70s]   Preparing To Balance...
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1467.0M
[11/15 12:23:49     70s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:49     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1467.0M
[11/15 12:23:49     70s] OPERPROF:     Starting CMU at level 3, MEM:1467.0M
[11/15 12:23:49     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1467.0M
[11/15 12:23:49     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1467.0M
[11/15 12:23:49     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1467.0MB).
[11/15 12:23:49     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1467.0M
[11/15 12:23:49     70s]   Merging duplicate siblings in DAG...
[11/15 12:23:49     70s]     Clock DAG stats before merging:
[11/15 12:23:49     70s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[11/15 12:23:49     70s]       cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
[11/15 12:23:49     70s]     Clock DAG library cell distribution before merging {count}:
[11/15 12:23:49     70s]        Invs: INV5: 1 
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   before merging
[11/15 12:23:49     70s]     Resynthesising clock tree into netlist...
[11/15 12:23:49     70s]       Reset timing graph...
[11/15 12:23:49     70s] Ignoring AAE DB Resetting ...
[11/15 12:23:49     70s]       Reset timing graph done.
[11/15 12:23:49     70s]     Resynthesising clock tree into netlist done.
[11/15 12:23:49     70s]     
[11/15 12:23:49     70s]     Disconnecting clock tree from netlist...
[11/15 12:23:49     70s]     Disconnecting clock tree from netlist done.
[11/15 12:23:49     70s]   Merging duplicate siblings in DAG done.
[11/15 12:23:49     70s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   Preparing To Balance
[11/15 12:23:49     70s]   CCOpt::Phase::Construction...
[11/15 12:23:49     70s]   Stage::Clustering...
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:49     70s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:49     70s]   Clustering...
[11/15 12:23:49     70s]     Initialize for clustering...
[11/15 12:23:49     70s]     Clock DAG stats before clustering:
[11/15 12:23:49     70s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[11/15 12:23:49     70s]       cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
[11/15 12:23:49     70s]     Clock DAG library cell distribution before clustering {count}:
[11/15 12:23:49     70s]        Invs: INV5: 1 
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   before clustering
[11/15 12:23:49     70s]     Computing max distances from locked parents...
[11/15 12:23:49     70s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/15 12:23:49     70s]     Computing max distances from locked parents done.
[11/15 12:23:49     70s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:49     70s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     70s] UM:                                                                   Initialize for clustering
[11/15 12:23:49     70s]     Bottom-up phase...
[11/15 12:23:49     70s]     Clustering clock_tree SYSCLK...
[11/15 12:23:49     70s]       Rebuilding timing graph...
[11/15 12:23:49     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1443.3M, InitMEM = 1443.3M)
[11/15 12:23:49     70s]       Rebuilding timing graph done.
[11/15 12:23:49     70s] End AAE Lib Interpolated Model. (MEM=1457.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:49     70s]       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:49     70s]       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:49     70s] Accumulated time to calculate placeable region: 0
[11/15 12:23:49     71s]     Clustering clock_tree SYSCLK done.
[11/15 12:23:49     71s]     Clock DAG stats after bottom-up phase:
[11/15 12:23:49     71s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:49     71s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:49     71s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/15 12:23:49     71s]        Bufs: BF8: 4 
[11/15 12:23:49     71s]        Invs: INV5: 1 
[11/15 12:23:49     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     71s] UM:                                                                   after bottom-up phase
[11/15 12:23:49     71s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/15 12:23:49     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:49     71s] UM:                                                                   Bottom-up phase
[11/15 12:23:49     71s]     Legalizing clock trees...
[11/15 12:23:49     71s]     Resynthesising clock tree into netlist...
[11/15 12:23:49     71s]       Reset timing graph...
[11/15 12:23:49     71s] Ignoring AAE DB Resetting ...
[11/15 12:23:49     71s]       Reset timing graph done.
[11/15 12:23:49     71s]     Resynthesising clock tree into netlist done.
[11/15 12:23:49     71s]     Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
[11/15 12:23:49     71s] Assigned high priority to 278 cells.
[11/15 12:23:49     71s]     Performing a single pass refine place with FGC disabled for datapath.
[11/15 12:23:49     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1443.3M
[11/15 12:23:49     71s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:49     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF:       Starting CMU at level 4, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:1443.3M
[11/15 12:23:49     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB).
[11/15 12:23:49     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.011, MEM:1443.3M
[11/15 12:23:49     71s] OPERPROF: Starting RefinePlace at level 1, MEM:1443.3M
[11/15 12:23:49     71s] *** Starting place_detail (0:01:11 mem=1443.3M) ***
[11/15 12:23:49     71s] Total net bbox length = 6.063e+04 (2.803e+04 3.259e+04) (ext = 1.950e+04)
[11/15 12:23:49     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:49     71s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1443.3M
[11/15 12:23:50     71s] Starting refinePlace ...
[11/15 12:23:50     71s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 12:23:50     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB) @(0:01:11 - 0:01:11).
[11/15 12:23:50     71s] Move report: preRPlace moves 129 insts, mean move: 7.59 um, max move: 31.92 um
[11/15 12:23:50     71s] 	Max move on inst (g10855__5795): (149.76, 267.96) --> (168.48, 281.16)
[11/15 12:23:50     71s] 	Length: 7 sites, height: 1 rows, site name: standard, cell type: AND222OXL
[11/15 12:23:50     71s] wireLenOptFixPriorityInst 273 inst fixed
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:23:50     71s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:50     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB) @(0:01:11 - 0:01:11).
[11/15 12:23:50     71s] Move report: Detail placement moves 129 insts, mean move: 7.59 um, max move: 31.92 um
[11/15 12:23:50     71s] 	Max move on inst (g10855__5795): (149.76, 267.96) --> (168.48, 281.16)
[11/15 12:23:50     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1443.3MB
[11/15 12:23:50     71s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:50     71s]   maximum (X+Y) =        31.92 um
[11/15 12:23:50     71s]   inst (g10855__5795) with max move: (149.76, 267.96) -> (168.48, 281.16)
[11/15 12:23:50     71s]   mean    (X+Y) =         7.59 um
[11/15 12:23:50     71s] Summary Report:
[11/15 12:23:50     71s] Instances move: 129 (out of 916 movable)
[11/15 12:23:50     71s] Instances flipped: 0
[11/15 12:23:50     71s] Mean displacement: 7.59 um
[11/15 12:23:50     71s] Max displacement: 31.92 um (Instance: g10855__5795) (149.76, 267.96) -> (168.48, 281.16)
[11/15 12:23:50     71s] Total instances moved : 129
[11/15 12:23:50     71s] 	Length: 7 sites, height: 1 rows, site name: standard, cell type: AND222OXL
[11/15 12:23:50     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.028, MEM:1443.3M
[11/15 12:23:50     71s] Total net bbox length = 6.117e+04 (2.830e+04 3.288e+04) (ext = 1.949e+04)
[11/15 12:23:50     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1443.3MB
[11/15 12:23:50     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1443.3MB) @(0:01:11 - 0:01:11).
[11/15 12:23:50     71s] *** Finished place_detail (0:01:11 mem=1443.3M) ***
[11/15 12:23:50     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1443.3M
[11/15 12:23:50     71s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Starting CMU at level 3, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1443.3M
[11/15 12:23:50     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB).
[11/15 12:23:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1443.3M
[11/15 12:23:50     71s] Moved 1 and flipped 0 of 5 clock instances (excluding sinks) during refinement
[11/15 12:23:50     71s] The largest move for clock insts (excluding sinks) was 20.2 microns. The inst with this movement was g11440
[11/15 12:23:50     71s] Moved 40 and flipped 15 of 273 clock sinks during refinement.
[11/15 12:23:50     71s] The largest move for clock sinks was 26.2 microns. The inst with this movement was tdo_r_reg
[11/15 12:23:50     71s] Revert refine place priority changes on 0 cells.
[11/15 12:23:50     71s]     Moved 41, flipped 15 and cell swapped 0 of 278 clock instance(s) during refinement.
[11/15 12:23:50     71s]     The largest move was 26.2 microns for tdo_r_reg.
[11/15 12:23:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1443.3M
[11/15 12:23:50     71s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Starting CMU at level 3, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1443.3M
[11/15 12:23:50     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB).
[11/15 12:23:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1443.3M
[11/15 12:23:50     71s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:50     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     71s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[11/15 12:23:50     71s]     Disconnecting clock tree from netlist...
[11/15 12:23:50     71s]     Disconnecting clock tree from netlist done.
[11/15 12:23:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1443.3M
[11/15 12:23:50     71s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Starting CMU at level 3, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1443.3M
[11/15 12:23:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1443.3M
[11/15 12:23:50     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1443.3MB).
[11/15 12:23:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1443.3M
[11/15 12:23:50     71s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:50     71s]     Rebuilding timing graph...
[11/15 12:23:50     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1443.3M, InitMEM = 1443.3M)
[11/15 12:23:50     71s]     Rebuilding timing graph done.
[11/15 12:23:50     71s] End AAE Lib Interpolated Model. (MEM=1457.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:50     71s]     Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     Clock tree legalization - Histogram:
[11/15 12:23:50     71s]     ====================================
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     ------------------------------------
[11/15 12:23:50     71s]     Movement (um)        Number of cells
[11/15 12:23:50     71s]     ------------------------------------
[11/15 12:23:50     71s]     [20.16,20.3616)             1
[11/15 12:23:50     71s]     [20.3616,20.5632)           0
[11/15 12:23:50     71s]     [20.5632,20.7648)           0
[11/15 12:23:50     71s]     [20.7648,20.9664)           0
[11/15 12:23:50     71s]     [20.9664,21.168)            0
[11/15 12:23:50     71s]     [21.168,21.3696)            0
[11/15 12:23:50     71s]     [21.3696,21.5712)           0
[11/15 12:23:50     71s]     [21.5712,21.7728)           0
[11/15 12:23:50     71s]     [21.7728,21.9744)           0
[11/15 12:23:50     71s]     [21.9744,22.176)            0
[11/15 12:23:50     71s]     ------------------------------------
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     Clock tree legalization - Top 10 Movements:
[11/15 12:23:50     71s]     ===========================================
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:50     71s]     Movement (um)    Desired              Achieved             Node
[11/15 12:23:50     71s]                      location             location             
[11/15 12:23:50     71s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:50     71s]         20.16        (211.680,386.760)    (191.520,386.760)    CTSG clock inverter, uid:A445f (a lib_cell INV5) at (191.520,386.760), in power domain auto-default
[11/15 12:23:50     71s]          0           (271.200,391.160)    (271.200,391.160)    ccl_a clock buffer, uid:A4589 (a lib_cell BF8) at (254.880,386.760), in power domain auto-default
[11/15 12:23:50     71s]          0           (236.640,179.960)    (236.640,179.960)    ccl_a clock buffer, uid:A4588 (a lib_cell BF8) at (220.320,175.560), in power domain auto-default
[11/15 12:23:50     71s]          0           (173.280,206.360)    (173.280,206.360)    ccl_a clock buffer, uid:A4585 (a lib_cell BF8) at (156.960,201.960), in power domain auto-default
[11/15 12:23:50     71s]          0           (195.420,391.970)    (195.420,391.970)    CTSG clock inverter, uid:A445f (a lib_cell INV5) at (191.520,386.760), in power domain auto-default
[11/15 12:23:50     71s]          0           (228.000,391.160)    (228.000,391.160)    ccl_a clock buffer, uid:A458b (a lib_cell BF8) at (211.680,386.760), in power domain auto-default
[11/15 12:23:50     71s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:50     71s]     
[11/15 12:23:50     71s]     Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.3)
[11/15 12:23:50     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     71s] UM:                                                                   Legalizing clock trees
[11/15 12:23:50     71s]     Clock DAG stats after 'Clustering':
[11/15 12:23:50     71s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     71s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     71s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     71s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     71s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     71s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     71s]     Clock DAG net violations after 'Clustering': none
[11/15 12:23:50     71s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/15 12:23:50     71s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     71s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.945ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     71s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/15 12:23:50     71s]        Bufs: BF8: 4 
[11/15 12:23:50     71s]        Invs: INV5: 1 
[11/15 12:23:50     71s]     Primary reporting skew group after 'Clustering':
[11/15 12:23:50     71s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.425, max=1.521, avg=1.459, sd=0.044], skew [0.096 vs 1.028], 100% {1.425, 1.521} (wid=0.015 ws=0.007) (gid=1.506 gs=0.090)
[11/15 12:23:50     71s]     Skew group summary after 'Clustering':
[11/15 12:23:50     71s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.425, max=1.521, avg=1.459, sd=0.044], skew [0.096 vs 1.028], 100% {1.425, 1.521} (wid=0.015 ws=0.007) (gid=1.506 gs=0.090)
[11/15 12:23:50     71s]     Clock network insertion delays are now [1.425ns, 1.521ns] average 1.459ns std.dev 0.044ns
[11/15 12:23:50     71s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:50     71s]     Legalizer new API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:50     71s]   Clustering done. (took cpu=0:00:01.0 real=0:00:00.7)
[11/15 12:23:50     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     71s] UM:                                                                   Clustering
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] Post-Clustering Statistics Report
[11/15 12:23:50     71s] =================================
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] Fanout Statistics:
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] ----------------------------------------------------------------------------------
[11/15 12:23:50     71s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/15 12:23:50     71s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[11/15 12:23:50     71s] ----------------------------------------------------------------------------------
[11/15 12:23:50     71s] Trunk         4       1.500       1         3        1.000      {3 <= 1, 1 <= 3}
[11/15 12:23:50     71s] Leaf          3      91.000      89        95        3.464      {2 <= 90, 1 <= 96}
[11/15 12:23:50     71s] ----------------------------------------------------------------------------------
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] Clustering Failure Statistics:
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] --------------------------------
[11/15 12:23:50     71s] Net Type    Clusters    Clusters
[11/15 12:23:50     71s]             Tried       Failed
[11/15 12:23:50     71s] --------------------------------
[11/15 12:23:50     71s] Trunk          1           0
[11/15 12:23:50     71s] Leaf           3           0
[11/15 12:23:50     71s] --------------------------------
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] Clustering Partition Statistics:
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] -------------------------------------------------------------------------------------
[11/15 12:23:50     71s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/15 12:23:50     71s]             Fraction    Fraction    Count        Size       Size    Size    Size
[11/15 12:23:50     71s] -------------------------------------------------------------------------------------
[11/15 12:23:50     71s] Trunk        0.000       1.000          1          3.000      3       3       0.000
[11/15 12:23:50     71s] Leaf         0.500       0.500          2        136.500     95     178      58.690
[11/15 12:23:50     71s] -------------------------------------------------------------------------------------
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s] 
[11/15 12:23:50     71s]   Update congestion based capacitance...
[11/15 12:23:50     71s]   Resynthesising clock tree into netlist...
[11/15 12:23:50     71s]     Reset timing graph...
[11/15 12:23:50     71s] Ignoring AAE DB Resetting ...
[11/15 12:23:50     71s]     Reset timing graph done.
[11/15 12:23:50     71s]   Resynthesising clock tree into netlist done.
[11/15 12:23:50     71s]   Updating congestion map to accurately time the clock tree...
[11/15 12:23:50     71s]     Routing unrouted datapath nets connected to clock instances...
[11/15 12:23:50     71s]       Routed 0 unrouted datapath nets connected to clock instances
[11/15 12:23:50     71s]     Routing unrouted datapath nets connected to clock instances done.
[11/15 12:23:50     71s]     Leaving CCOpt scope - extractRC...
[11/15 12:23:50     71s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:23:50     71s] Extraction called for design 'raifes_dtm' of instances=916 and nets=972 using extraction engine 'pre_route' .
[11/15 12:23:50     71s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:50     71s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:50     71s] RCMode: PreRoute
[11/15 12:23:50     71s]       RC Corner Indexes            0       1   
[11/15 12:23:50     71s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:50     71s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:50     71s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:50     71s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:50     71s] Shrink Factor                : 1.00000
[11/15 12:23:50     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:50     71s] Using capacitance table file ...
[11/15 12:23:50     71s] Updating RC grid for preRoute extraction ...
[11/15 12:23:50     71s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:50     71s] Initializing multi-corner resistance tables ...
[11/15 12:23:50     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1377.504M)
[11/15 12:23:50     71s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:23:50     71s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:50     71s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     71s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:23:50     71s]   Updating congestion map to accurately time the clock tree done.
[11/15 12:23:50     71s]   Disconnecting clock tree from netlist...
[11/15 12:23:50     71s]   Disconnecting clock tree from netlist done.
[11/15 12:23:50     71s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:50     71s]   Rebuilding timing graph...
[11/15 12:23:50     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1427.0M, InitMEM = 1427.0M)
[11/15 12:23:50     71s]   Rebuilding timing graph done.
[11/15 12:23:50     71s] End AAE Lib Interpolated Model. (MEM=1441.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:50     71s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:23:50     71s]   Clock DAG stats After congestion update:
[11/15 12:23:50     71s]     cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     71s]     cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     71s]     cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     71s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     71s]     wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     71s]     wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     71s]   Clock DAG net violations After congestion update: none
[11/15 12:23:50     71s]   Clock DAG primary half-corner transition distribution After congestion update:
[11/15 12:23:50     71s]     Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     71s]     Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     71s]   Clock DAG library cell distribution After congestion update {count}:
[11/15 12:23:50     71s]      Bufs: BF8: 4 
[11/15 12:23:50     71s]      Invs: INV5: 1 
[11/15 12:23:50     72s]   Primary reporting skew group After congestion update:
[11/15 12:23:50     72s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]   Skew group summary After congestion update:
[11/15 12:23:50     72s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]   Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:50     72s]   Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.2)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Update congestion based capacitance
[11/15 12:23:50     72s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:50     72s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:50     72s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:50     72s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:50     72s]   Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:01.0)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Stage::Clustering
[11/15 12:23:50     72s]   Stage::DRV Fixing...
[11/15 12:23:50     72s]   Fixing clock tree slew time and max cap violations...
[11/15 12:23:50     72s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:50     72s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:50     72s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     72s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     72s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     72s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     72s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     72s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/15 12:23:50     72s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:50     72s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/15 12:23:50     72s]        Bufs: BF8: 4 
[11/15 12:23:50     72s]        Invs: INV5: 1 
[11/15 12:23:50     72s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:50     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:50     72s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:50     72s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Fixing clock tree slew time and max cap violations
[11/15 12:23:50     72s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/15 12:23:50     72s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:50     72s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:50     72s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     72s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     72s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     72s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     72s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     72s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/15 12:23:50     72s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:50     72s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/15 12:23:50     72s]        Bufs: BF8: 4 
[11/15 12:23:50     72s]        Invs: INV5: 1 
[11/15 12:23:50     72s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:50     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:50     72s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:50     72s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[11/15 12:23:50     72s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Stage::DRV Fixing
[11/15 12:23:50     72s]   Stage::Insertion Delay Reduction...
[11/15 12:23:50     72s]   Removing unnecessary root buffering...
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/15 12:23:50     72s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     72s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     72s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     72s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     72s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     72s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/15 12:23:50     72s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/15 12:23:50     72s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/15 12:23:50     72s]        Bufs: BF8: 4 
[11/15 12:23:50     72s]        Invs: INV5: 1 
[11/15 12:23:50     72s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Skew group summary after 'Removing unnecessary root buffering':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:50     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:50     72s]     Legalizer new API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:50     72s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Removing unnecessary root buffering
[11/15 12:23:50     72s]   Removing unconstrained drivers...
[11/15 12:23:50     72s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/15 12:23:50     72s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     72s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     72s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     72s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     72s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     72s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/15 12:23:50     72s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/15 12:23:50     72s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/15 12:23:50     72s]        Bufs: BF8: 4 
[11/15 12:23:50     72s]        Invs: INV5: 1 
[11/15 12:23:50     72s]     Primary reporting skew group after 'Removing unconstrained drivers':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Skew group summary after 'Removing unconstrained drivers':
[11/15 12:23:50     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:50     72s]     Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:50     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:50     72s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:50     72s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:50     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:50     72s] UM:                                                                   Removing unconstrained drivers
[11/15 12:23:50     72s]   Reducing insertion delay 1...
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s] Accumulated time to calculate placeable region: 0
[11/15 12:23:50     72s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/15 12:23:50     72s]       cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
[11/15 12:23:50     72s]       cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
[11/15 12:23:50     72s]       cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
[11/15 12:23:50     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:50     72s]       wire capacitance : top=0.000pF, trunk=0.153pF, leaf=1.711pF, total=1.864pF
[11/15 12:23:50     72s]       wire lengths     : top=0.000um, trunk=754.840um, leaf=6964.555um, total=7719.395um
[11/15 12:23:50     72s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/15 12:23:50     72s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/15 12:23:50     72s]       Trunk : target=2.500ns count=3 avg=0.576ns sd=0.549ns min=0.231ns max=1.210ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]       Leaf  : target=2.500ns count=3 avg=0.976ns sd=0.055ns min=0.944ns max=1.040ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:50     72s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/15 12:23:50     72s]        Bufs: BF8: 4 
[11/15 12:23:50     72s]        Invs: INV5: 1 
[11/15 12:23:51     72s]     Primary reporting skew group after 'Reducing insertion delay 1':
[11/15 12:23:51     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:51     72s]     Skew group summary after 'Reducing insertion delay 1':
[11/15 12:23:51     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.426, max=1.523, avg=1.461, sd=0.044], skew [0.097 vs 1.028], 100% {1.426, 1.523} (wid=0.015 ws=0.007) (gid=1.508 gs=0.090)
[11/15 12:23:51     72s]     Clock network insertion delays are now [1.426ns, 1.523ns] average 1.461ns std.dev 0.044ns
[11/15 12:23:51     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:51     72s]     Legalizer new API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:51     72s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:51     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:51     72s] UM:                                                                   Reducing insertion delay 1
[11/15 12:23:51     72s]   Removing longest path buffering...
[11/15 12:23:51     72s]     Clock DAG stats after 'Removing longest path buffering':
[11/15 12:23:51     72s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:51     72s]       cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
[11/15 12:23:51     72s]       cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
[11/15 12:23:51     72s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:51     72s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=1.716pF, total=1.824pF
[11/15 12:23:51     72s]       wire lengths     : top=0.000um, trunk=535.600um, leaf=6990.717um, total=7526.317um
[11/15 12:23:51     72s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/15 12:23:51     72s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/15 12:23:51     72s]       Trunk : target=2.500ns count=2 avg=0.749ns sd=0.652ns min=0.288ns max=1.210ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:51     72s]       Leaf  : target=2.500ns count=3 avg=1.387ns sd=0.767ns min=0.944ns max=2.272ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:51     72s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/15 12:23:51     72s]        Bufs: BF8: 3 
[11/15 12:23:51     72s]        Invs: INV5: 1 
[11/15 12:23:51     72s]     Primary reporting skew group after 'Removing longest path buffering':
[11/15 12:23:51     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.272, max=1.430, avg=1.377, sd=0.070], skew [0.158 vs 1.028], 100% {1.272, 1.430} (wid=0.025 ws=0.017) (gid=1.418 gs=0.154)
[11/15 12:23:51     72s]     Skew group summary after 'Removing longest path buffering':
[11/15 12:23:51     72s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.272, max=1.430, avg=1.377, sd=0.070], skew [0.158 vs 1.028], 100% {1.272, 1.430} (wid=0.025 ws=0.017) (gid=1.418 gs=0.154)
[11/15 12:23:51     72s]     Clock network insertion delays are now [1.272ns, 1.430ns] average 1.377ns std.dev 0.070ns
[11/15 12:23:51     72s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:51     72s]     Legalizer new API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:51     72s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 12:23:51     72s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:51     72s] UM:                                                                   Removing longest path buffering
[11/15 12:23:51     72s]   Reducing insertion delay 2...
[11/15 12:23:51     72s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:51     72s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:51     72s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:51     72s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:51     72s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:51     72s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:52     74s] Path optimization required 262 stage delay updates 
[11/15 12:23:52     74s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:52     74s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:52     74s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:23:52     74s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:23:52     74s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/15 12:23:52     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:52     74s]       cell areas       : b=893.376um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1026.432um^2
[11/15 12:23:52     74s]       cell capacitance : b=0.107pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.174pF
[11/15 12:23:52     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:52     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:52     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:52     74s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/15 12:23:52     74s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/15 12:23:52     74s]       Trunk : target=2.500ns count=2 avg=0.453ns sd=0.072ns min=0.402ns max=0.504ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]       Leaf  : target=2.500ns count=3 avg=1.395ns sd=0.761ns min=0.946ns max=2.274ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/15 12:23:52     74s]        Bufs: BF8: 2 BF5: 1 
[11/15 12:23:52     74s]        Invs: INV5: 1 
[11/15 12:23:52     74s]     Primary reporting skew group after 'Reducing insertion delay 2':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=0.997, max=1.163, avg=1.103, sd=0.071], skew [0.166 vs 1.028], 100% {0.997, 1.163} (wid=0.026 ws=0.017) (gid=1.140 gs=0.153)
[11/15 12:23:52     74s]     Skew group summary after 'Reducing insertion delay 2':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=0.997, max=1.163, avg=1.103, sd=0.071], skew [0.166 vs 1.028], 100% {0.997, 1.163} (wid=0.026 ws=0.017) (gid=1.140 gs=0.153)
[11/15 12:23:52     74s]     Clock network insertion delays are now [0.997ns, 1.163ns] average 1.103ns std.dev 0.071ns
[11/15 12:23:52     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:52     74s]     Legalizer new API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:52     74s]   Reducing insertion delay 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Reducing insertion delay 2
[11/15 12:23:52     74s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.8 real=0:00:01.8)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Stage::Insertion Delay Reduction
[11/15 12:23:52     74s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.5 real=0:00:03.0)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   CCOpt::Phase::Construction
[11/15 12:23:52     74s]   CCOpt::Phase::Implementation...
[11/15 12:23:52     74s]   Stage::Reducing Power...
[11/15 12:23:52     74s]   Improving clock tree routing...
[11/15 12:23:52     74s]     Iteration 1...
[11/15 12:23:52     74s]     Iteration 1 done.
[11/15 12:23:52     74s]     Clock DAG stats after 'Improving clock tree routing':
[11/15 12:23:52     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:52     74s]       cell areas       : b=893.376um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1026.432um^2
[11/15 12:23:52     74s]       cell capacitance : b=0.107pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.174pF
[11/15 12:23:52     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:52     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:52     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:52     74s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/15 12:23:52     74s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/15 12:23:52     74s]       Trunk : target=2.500ns count=2 avg=0.453ns sd=0.072ns min=0.402ns max=0.504ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]       Leaf  : target=2.500ns count=3 avg=1.395ns sd=0.761ns min=0.946ns max=2.274ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/15 12:23:52     74s]        Bufs: BF8: 2 BF5: 1 
[11/15 12:23:52     74s]        Invs: INV5: 1 
[11/15 12:23:52     74s]     Primary reporting skew group after 'Improving clock tree routing':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=0.997, max=1.163, avg=1.103, sd=0.071], skew [0.166 vs 1.028], 100% {0.997, 1.163} (wid=0.026 ws=0.017) (gid=1.140 gs=0.153)
[11/15 12:23:52     74s]     Skew group summary after 'Improving clock tree routing':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=0.997, max=1.163, avg=1.103, sd=0.071], skew [0.166 vs 1.028], 100% {0.997, 1.163} (wid=0.026 ws=0.017) (gid=1.140 gs=0.153)
[11/15 12:23:52     74s]     Clock network insertion delays are now [0.997ns, 1.163ns] average 1.103ns std.dev 0.071ns
[11/15 12:23:52     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:52     74s]     Legalizer new API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:52     74s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Improving clock tree routing
[11/15 12:23:52     74s]   Reducing clock tree power 1...
[11/15 12:23:52     74s]     Resizing gates: ...20% ...40% ..Legalizing clock trees...
[11/15 12:23:52     74s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Legalizing clock trees
[11/15 12:23:52     74s]     .60% ...80% ...100% 
[11/15 12:23:52     74s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/15 12:23:52     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:52     74s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:52     74s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:52     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:52     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:52     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:52     74s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/15 12:23:52     74s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/15 12:23:52     74s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/15 12:23:52     74s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:52     74s]        Invs: INV5: 1 
[11/15 12:23:52     74s]     Primary reporting skew group after 'Reducing clock tree power 1':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:52     74s]     Skew group summary after 'Reducing clock tree power 1':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:52     74s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:52     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:52     74s]     Legalizer new API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:52     74s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Reducing clock tree power 1
[11/15 12:23:52     74s] Path optimization required 0 stage delay updates 
[11/15 12:23:52     74s]   Reducing clock tree power 2...
[11/15 12:23:52     74s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/15 12:23:52     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:52     74s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:52     74s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:52     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:52     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:52     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:52     74s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/15 12:23:52     74s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/15 12:23:52     74s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:52     74s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/15 12:23:52     74s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:52     74s]        Invs: INV5: 1 
[11/15 12:23:52     74s]     Primary reporting skew group after 'Reducing clock tree power 2':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:52     74s]     Skew group summary after 'Reducing clock tree power 2':
[11/15 12:23:52     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:52     74s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:52     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:52     74s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:52     74s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Reducing clock tree power 2
[11/15 12:23:52     74s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 12:23:52     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:52     74s] UM:                                                                   Stage::Reducing Power
[11/15 12:23:52     74s]   Stage::Balancing...
[11/15 12:23:52     74s]   Approximately balancing fragments step...
[11/15 12:23:52     74s]     Resolve constraints - Approximately balancing fragments...
[11/15 12:23:52     74s]     Resolving skew group constraints...
[11/15 12:23:52     74s]       Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
[11/15 12:23:52     74s]     Resolving skew group constraints done.
[11/15 12:23:52     74s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[11/15 12:23:53     74s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/15 12:23:53     74s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/15 12:23:53     74s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[11/15 12:23:53     74s]     Approximately balancing fragments...
[11/15 12:23:53     74s]       Moving gates to improve sub-tree skew...
[11/15 12:23:53     74s]         Tried: 6 Succeeded: 0
[11/15 12:23:53     74s]         Topology Tried: 0 Succeeded: 0
[11/15 12:23:53     74s]         0 Succeeded with SS ratio
[11/15 12:23:53     74s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/15 12:23:53     74s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/15 12:23:53     74s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/15 12:23:53     74s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/15 12:23:53     74s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/15 12:23:53     74s]           Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]           Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/15 12:23:53     74s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]            Invs: INV5: 1 
[11/15 12:23:53     74s]         Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     74s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     74s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     74s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Moving gates to improve sub-tree skew
[11/15 12:23:53     74s]       Approximately balancing fragments bottom up...
[11/15 12:23:53     74s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:53     74s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/15 12:23:53     74s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/15 12:23:53     74s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/15 12:23:53     74s]           Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]           Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/15 12:23:53     74s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]            Invs: INV5: 1 
[11/15 12:23:53     74s]         Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     74s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     74s]         Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     74s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Approximately balancing fragments bottom up
[11/15 12:23:53     74s]       Approximately balancing fragments, wire and cell delays...
[11/15 12:23:53     74s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/15 12:23:53     74s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/15 12:23:53     74s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/15 12:23:53     74s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/15 12:23:53     74s]           Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]           Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/15 12:23:53     74s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]            Invs: INV5: 1 
[11/15 12:23:53     74s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/15 12:23:53     74s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[11/15 12:23:53     74s]     Approximately balancing fragments done.
[11/15 12:23:53     74s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/15 12:23:53     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/15 12:23:53     74s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/15 12:23:53     74s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/15 12:23:53     74s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]        Invs: INV5: 1 
[11/15 12:23:53     74s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     74s]     Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     74s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Approximately balancing fragments step
[11/15 12:23:53     74s]   Clock DAG stats after Approximately balancing fragments:
[11/15 12:23:53     74s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]     wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]   Clock DAG net violations after Approximately balancing fragments: none
[11/15 12:23:53     74s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/15 12:23:53     74s]     Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]     Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/15 12:23:53     74s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]      Invs: INV5: 1 
[11/15 12:23:53     74s]   Primary reporting skew group after Approximately balancing fragments:
[11/15 12:23:53     74s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     74s]   Skew group summary after Approximately balancing fragments:
[11/15 12:23:53     74s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     74s]   Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     74s]   Improving fragments clock skew...
[11/15 12:23:53     74s]     Clock DAG stats after 'Improving fragments clock skew':
[11/15 12:23:53     74s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     74s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     74s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     74s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     74s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     74s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     74s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/15 12:23:53     74s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/15 12:23:53     74s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     74s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/15 12:23:53     74s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     74s]        Invs: INV5: 1 
[11/15 12:23:53     74s]     Primary reporting skew group after 'Improving fragments clock skew':
[11/15 12:23:53     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     74s]     Skew group summary after 'Improving fragments clock skew':
[11/15 12:23:53     74s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     74s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     74s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     74s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     74s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     74s] UM:                                                                   Improving fragments clock skew
[11/15 12:23:53     74s]   Approximately balancing step...
[11/15 12:23:53     74s]     Resolve constraints - Approximately balancing...
[11/15 12:23:53     74s]     Resolving skew group constraints...
[11/15 12:23:53     74s]       Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
[11/15 12:23:53     74s]     Resolving skew group constraints done.
[11/15 12:23:53     74s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Resolve constraints - Approximately balancing
[11/15 12:23:53     75s]     Approximately balancing...
[11/15 12:23:53     75s]       Approximately balancing, wire and cell delays...
[11/15 12:23:53     75s]       Approximately balancing, wire and cell delays, iteration 1...
[11/15 12:23:53     75s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/15 12:23:53     75s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     75s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/15 12:23:53     75s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/15 12:23:53     75s]           Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]           Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/15 12:23:53     75s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]            Invs: INV5: 1 
[11/15 12:23:53     75s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/15 12:23:53     75s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Approximately balancing, wire and cell delays
[11/15 12:23:53     75s]     Approximately balancing done.
[11/15 12:23:53     75s]     Clock DAG stats after 'Approximately balancing step':
[11/15 12:23:53     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]     Clock DAG net violations after 'Approximately balancing step': none
[11/15 12:23:53     75s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/15 12:23:53     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/15 12:23:53     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]        Invs: INV5: 1 
[11/15 12:23:53     75s]     Primary reporting skew group after 'Approximately balancing step':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Skew group summary after 'Approximately balancing step':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     75s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     75s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Approximately balancing step
[11/15 12:23:53     75s]   Fixing clock tree overload...
[11/15 12:23:53     75s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:53     75s]     Clock DAG stats after 'Fixing clock tree overload':
[11/15 12:23:53     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/15 12:23:53     75s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/15 12:23:53     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/15 12:23:53     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]        Invs: INV5: 1 
[11/15 12:23:53     75s]     Primary reporting skew group after 'Fixing clock tree overload':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Skew group summary after 'Fixing clock tree overload':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     75s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     75s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Fixing clock tree overload
[11/15 12:23:53     75s]   Approximately balancing paths...
[11/15 12:23:53     75s]     Added 0 buffers.
[11/15 12:23:53     75s]     Clock DAG stats after 'Approximately balancing paths':
[11/15 12:23:53     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.798pF
[11/15 12:23:53     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/15 12:23:53     75s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/15 12:23:53     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.276ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/15 12:23:53     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]        Invs: INV5: 1 
[11/15 12:23:53     75s]     Primary reporting skew group after 'Approximately balancing paths':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Skew group summary after 'Approximately balancing paths':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.220, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.220} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Clock network insertion delays are now [1.056ns, 1.220ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     75s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     75s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Approximately balancing paths
[11/15 12:23:53     75s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Stage::Balancing
[11/15 12:23:53     75s]   Stage::Polishing...
[11/15 12:23:53     75s]   Resynthesising clock tree into netlist...
[11/15 12:23:53     75s]     Reset timing graph...
[11/15 12:23:53     75s] Ignoring AAE DB Resetting ...
[11/15 12:23:53     75s]     Reset timing graph done.
[11/15 12:23:53     75s]   Resynthesising clock tree into netlist done.
[11/15 12:23:53     75s]   Updating congestion map to accurately time the clock tree...
[11/15 12:23:53     75s]     Routing unrouted datapath nets connected to clock instances...
[11/15 12:23:53     75s]       Routed 0 unrouted datapath nets connected to clock instances
[11/15 12:23:53     75s]     Routing unrouted datapath nets connected to clock instances done.
[11/15 12:23:53     75s]     Leaving CCOpt scope - extractRC...
[11/15 12:23:53     75s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:23:53     75s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:53     75s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:53     75s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:53     75s] RCMode: PreRoute
[11/15 12:23:53     75s]       RC Corner Indexes            0       1   
[11/15 12:23:53     75s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:53     75s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:53     75s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:53     75s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:53     75s] Shrink Factor                : 1.00000
[11/15 12:23:53     75s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:53     75s] Using capacitance table file ...
[11/15 12:23:53     75s] Updating RC grid for preRoute extraction ...
[11/15 12:23:53     75s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:53     75s] Initializing multi-corner resistance tables ...
[11/15 12:23:53     75s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1367.086M)
[11/15 12:23:53     75s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:23:53     75s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:23:53     75s]   Updating congestion map to accurately time the clock tree done.
[11/15 12:23:53     75s]   Disconnecting clock tree from netlist...
[11/15 12:23:53     75s]   Disconnecting clock tree from netlist done.
[11/15 12:23:53     75s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:53     75s]   Rebuilding timing graph...
[11/15 12:23:53     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 1409.8M, InitMEM = 1409.8M)
[11/15 12:23:53     75s]   Rebuilding timing graph done.
[11/15 12:23:53     75s] End AAE Lib Interpolated Model. (MEM=1424.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:53     75s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:23:53     75s]   Clock DAG stats After congestion update:
[11/15 12:23:53     75s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:53     75s]     wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]   Clock DAG net violations After congestion update: none
[11/15 12:23:53     75s]   Clock DAG primary half-corner transition distribution After congestion update:
[11/15 12:23:53     75s]     Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]   Clock DAG library cell distribution After congestion update {count}:
[11/15 12:23:53     75s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]      Invs: INV5: 1 
[11/15 12:23:53     75s]   Primary reporting skew group After congestion update:
[11/15 12:23:53     75s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]   Skew group summary After congestion update:
[11/15 12:23:53     75s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]   Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]   Merging balancing drivers for power...
[11/15 12:23:53     75s]     Tried: 6 Succeeded: 0
[11/15 12:23:53     75s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/15 12:23:53     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:53     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/15 12:23:53     75s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/15 12:23:53     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/15 12:23:53     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]        Invs: INV5: 1 
[11/15 12:23:53     75s]     Primary reporting skew group after 'Merging balancing drivers for power':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Skew group summary after 'Merging balancing drivers for power':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     75s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     75s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Merging balancing drivers for power
[11/15 12:23:53     75s]   Improving clock skew...
[11/15 12:23:53     75s]     Clock DAG stats after 'Improving clock skew':
[11/15 12:23:53     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:53     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:53     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:53     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:53     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:53     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:53     75s]     Clock DAG net violations after 'Improving clock skew': none
[11/15 12:23:53     75s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/15 12:23:53     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:53     75s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/15 12:23:53     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:53     75s]        Invs: INV5: 1 
[11/15 12:23:53     75s]     Primary reporting skew group after 'Improving clock skew':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Skew group summary after 'Improving clock skew':
[11/15 12:23:53     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:53     75s]     Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:53     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:53     75s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:53     75s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:53     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:53     75s] UM:                                                                   Improving clock skew
[11/15 12:23:53     75s]   Reducing clock tree power 3...
[11/15 12:23:53     75s]     Initial gate capacitance is (rise=2.593pF fall=2.593pF).
[11/15 12:23:53     75s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/15 12:23:54     75s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     75s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     75s] UM:                                                                   Legalizing clock trees
[11/15 12:23:54     75s]     100% 
[11/15 12:23:54     75s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/15 12:23:54     75s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:54     75s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:54     75s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:54     75s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:54     75s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:54     75s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:54     75s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/15 12:23:54     75s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/15 12:23:54     75s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     75s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     75s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/15 12:23:54     75s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:54     75s]        Invs: INV5: 1 
[11/15 12:23:54     75s]     Primary reporting skew group after 'Reducing clock tree power 3':
[11/15 12:23:54     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     75s]     Skew group summary after 'Reducing clock tree power 3':
[11/15 12:23:54     75s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     75s]     Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:54     75s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     75s]     Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     75s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Reducing clock tree power 3
[11/15 12:23:54     76s]   Improving insertion delay...
[11/15 12:23:54     76s]     Clock DAG stats after 'Improving insertion delay':
[11/15 12:23:54     76s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:54     76s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:54     76s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:54     76s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:54     76s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:54     76s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:54     76s]     Clock DAG net violations after 'Improving insertion delay': none
[11/15 12:23:54     76s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/15 12:23:54     76s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/15 12:23:54     76s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:54     76s]        Invs: INV5: 1 
[11/15 12:23:54     76s]     Primary reporting skew group after 'Improving insertion delay':
[11/15 12:23:54     76s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]     Skew group summary after 'Improving insertion delay':
[11/15 12:23:54     76s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]     Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:54     76s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     76s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     76s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Improving insertion delay
[11/15 12:23:54     76s]   Wire Opt OverFix...
[11/15 12:23:54     76s]     Wire Capacitance Reduction...
[11/15 12:23:54     76s]       Artificially removing short and long paths...
[11/15 12:23:54     76s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     76s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     76s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]       Clock DAG stats after 'Wire Capacitance Reduction':
[11/15 12:23:54     76s]         cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:54     76s]         cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:54     76s]         cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:54     76s]         sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:54     76s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:54     76s]         wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:54     76s]       Clock DAG net violations after 'Wire Capacitance Reduction': none
[11/15 12:23:54     76s]       Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
[11/15 12:23:54     76s]         Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]         Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]       Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
[11/15 12:23:54     76s]          Bufs: BF8: 2 BF4: 1 
[11/15 12:23:54     76s]          Invs: INV5: 1 
[11/15 12:23:54     76s]       Primary reporting skew group after 'Wire Capacitance Reduction':
[11/15 12:23:54     76s]         skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]       Skew group summary after 'Wire Capacitance Reduction':
[11/15 12:23:54     76s]         skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]       Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:54     76s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     76s]       Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     76s]     Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Wire Capacitance Reduction
[11/15 12:23:54     76s]     Move For Wirelength...
[11/15 12:23:54     76s]       Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
[11/15 12:23:54     76s]       Clock DAG stats after 'Move For Wirelength':
[11/15 12:23:54     76s]         cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:54     76s]         cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:54     76s]         cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:54     76s]         sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:54     76s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:54     76s]         wire lengths     : top=0.000um, trunk=294.760um, leaf=7091.276um, total=7386.036um
[11/15 12:23:54     76s]       Clock DAG net violations after 'Move For Wirelength': none
[11/15 12:23:54     76s]       Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
[11/15 12:23:54     76s]         Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]         Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]       Clock DAG library cell distribution after 'Move For Wirelength' {count}:
[11/15 12:23:54     76s]          Bufs: BF8: 2 BF4: 1 
[11/15 12:23:54     76s]          Invs: INV5: 1 
[11/15 12:23:54     76s]       Primary reporting skew group after 'Move For Wirelength':
[11/15 12:23:54     76s]         skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]       Skew group summary after 'Move For Wirelength':
[11/15 12:23:54     76s]         skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.070], skew [0.164 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]       Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.070ns
[11/15 12:23:54     76s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     76s]       Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     76s]     Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Move For Wirelength
[11/15 12:23:54     76s]     Optimizing orientation...
[11/15 12:23:54     76s]     Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 1 , Wirelength increased = 3 , CannotMove = 2 , Illegal = 0 , Other = 0
[11/15 12:23:54     76s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Optimizing orientation
[11/15 12:23:54     76s]     Clock DAG stats after 'Wire Opt OverFix':
[11/15 12:23:54     76s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:54     76s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:54     76s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:54     76s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:54     76s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.736pF, total=1.797pF
[11/15 12:23:54     76s]       wire lengths     : top=0.000um, trunk=294.760um, leaf=7089.597um, total=7384.357um
[11/15 12:23:54     76s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/15 12:23:54     76s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/15 12:23:54     76s]       Trunk : target=2.500ns count=2 avg=0.495ns sd=0.045ns min=0.463ns max=0.527ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]       Leaf  : target=2.500ns count=3 avg=1.397ns sd=0.761ns min=0.947ns max=2.275ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:54     76s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/15 12:23:54     76s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:54     76s]        Invs: INV5: 1 
[11/15 12:23:54     76s]     Primary reporting skew group after 'Wire Opt OverFix':
[11/15 12:23:54     76s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.071], skew [0.165 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]     Skew group summary after 'Wire Opt OverFix':
[11/15 12:23:54     76s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.056, max=1.221, avg=1.162, sd=0.071], skew [0.165 vs 1.028], 100% {1.056, 1.221} (wid=0.026 ws=0.017) (gid=1.198 gs=0.151)
[11/15 12:23:54     76s]     Clock network insertion delays are now [1.056ns, 1.221ns] average 1.162ns std.dev 0.071ns
[11/15 12:23:54     76s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:54     76s]     Legalizer new API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:54     76s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Wire Opt OverFix
[11/15 12:23:54     76s]   Total capacitance is (rise=4.390pF fall=4.390pF), of which (rise=1.797pF fall=1.797pF) is wire, and (rise=2.593pF fall=2.593pF) is gate.
[11/15 12:23:54     76s]   Stage::Polishing done. (took cpu=0:00:01.0 real=0:00:00.8)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Stage::Polishing
[11/15 12:23:54     76s]   Stage::Updating netlist...
[11/15 12:23:54     76s]   Reset timing graph...
[11/15 12:23:54     76s] Ignoring AAE DB Resetting ...
[11/15 12:23:54     76s]   Reset timing graph done.
[11/15 12:23:54     76s]   Setting non-default rules before calling refine place.
[11/15 12:23:54     76s]   ClockRefiner...
[11/15 12:23:54     76s] Assigned high priority to 4 cells.
[11/15 12:23:54     76s]   Performing Clock Only Refine Place.
[11/15 12:23:54     76s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1563.4M
[11/15 12:23:54     76s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1563.4M
[11/15 12:23:54     76s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:54     76s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1563.4M
[11/15 12:23:54     76s] Info: 4 insts are soft-fixed.
[11/15 12:23:54     76s] OPERPROF:       Starting CMU at level 4, MEM:1563.4M
[11/15 12:23:54     76s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1557.4M
[11/15 12:23:54     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1557.4MB).
[11/15 12:23:54     76s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF: Starting RefinePlace at level 1, MEM:1557.4M
[11/15 12:23:54     76s] *** Starting place_detail (0:01:16 mem=1557.4M) ***
[11/15 12:23:54     76s] Total net bbox length = 6.086e+04 (2.824e+04 3.262e+04) (ext = 1.927e+04)
[11/15 12:23:54     76s] Info: 4 insts are soft-fixed.
[11/15 12:23:54     76s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:54     76s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:54     76s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1557.4M
[11/15 12:23:54     76s] Starting refinePlace ...
[11/15 12:23:54     76s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:54     76s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1557.4MB
[11/15 12:23:54     76s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:54     76s]   maximum (X+Y) =         0.00 um
[11/15 12:23:54     76s]   mean    (X+Y) =         0.00 um
[11/15 12:23:54     76s] Total instances moved : 0
[11/15 12:23:54     76s] Summary Report:
[11/15 12:23:54     76s] Instances move: 0 (out of 915 movable)
[11/15 12:23:54     76s] Instances flipped: 0
[11/15 12:23:54     76s] Mean displacement: 0.00 um
[11/15 12:23:54     76s] Max displacement: 0.00 um 
[11/15 12:23:54     76s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1557.4M
[11/15 12:23:54     76s] Total net bbox length = 6.086e+04 (2.824e+04 3.[11/15 12:23:54     76s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1557.4MB) @(0:01:16 - 0:01:16).
262e+04) (ext = 1.927e+04)
[11/15 12:23:54     76s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1557.4MB
[11/15 12:23:54     76s] *** Finished place_detail (0:01:16 mem=1557.4M) ***
[11/15 12:23:54     76s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1557.4M
[11/15 12:23:54     76s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:54     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:     Starting CMU at level 3, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1557.4M
[11/15 12:23:54     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1557.4M
[11/15 12:23:54     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1557.4MB).
[11/15 12:23:54     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1557.4M
[11/15 12:23:54     76s] Moved 0 and flipped 0 of 4 clock instances (excluding sinks) during refinement
[11/15 12:23:54     76s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/15 12:23:54     76s] Moved 0 and flipped 0 of 273 clock sinks during refinement.
[11/15 12:23:54     76s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[11/15 12:23:54     76s] Revert refine place priority changes on 0 cells.
[11/15 12:23:54     76s]   Moved 0, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
[11/15 12:23:54     76s]   The largest move was 0 microns for .
[11/15 12:23:54     76s]   ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   ClockRefiner
[11/15 12:23:54     76s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Stage::Updating netlist
[11/15 12:23:54     76s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.4 real=0:00:02.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   CCOpt::Phase::Implementation
[11/15 12:23:54     76s]   CCOpt::Phase::eGRPC...
[11/15 12:23:54     76s]   eGR Post Conditioning loop iteration 0...
[11/15 12:23:54     76s]     Clock implementation routing...
[11/15 12:23:54     76s]       Leaving CCOpt scope - Routing Tools...
[11/15 12:23:54     76s] Net route status summary:
[11/15 12:23:54     76s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:54     76s]   Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:54     76s]       Routing using eGR only...
[11/15 12:23:54     76s]         Early Global Route - eGR only step...
[11/15 12:23:54     76s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[11/15 12:23:54     76s] (ccopt eGR): Start to route 5 all nets
[11/15 12:23:54     76s] [PSP]    Started earlyGlobalRoute kernel
[11/15 12:23:54     76s] [PSP]    Initial Peak syMemory usage = 1557.4 MB
[11/15 12:23:54     76s] (I)       Reading DB...
[11/15 12:23:54     76s] (I)       Read data from FE... (mem=1557.4M)
[11/15 12:23:54     76s] (I)       Read nodes and places... (mem=1557.4M)
[11/15 12:23:54     76s] (I)       Done Read nodes and places (cpu=0.000s, mem=1557.4M)
[11/15 12:23:54     76s] (I)       Read nets... (mem=1557.4M)
[11/15 12:23:54     76s] (I)       Done Read nets (cpu=0.000s, mem=1557.4M)
[11/15 12:23:54     76s] (I)       Done Read data from FE (cpu=0.000s, mem=1557.4M)
[11/15 12:23:54     76s] (I)       before initializing RouteDB syMemory usage = 1557.4 MB
[11/15 12:23:54     76s] (I)       congestionReportName   : 
[11/15 12:23:54     76s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:54     76s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:54     76s] (I)       doTrackAssignment      : 1
[11/15 12:23:54     76s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:54     76s] (I)       numThreads             : 8
[11/15 12:23:54     76s] (I)       bufferingAwareRouting  : false
[11/15 12:23:54     76s] (I)       honorPin               : false
[11/15 12:23:54     76s] (I)       honorPinGuide          : true
[11/15 12:23:54     76s] (I)       honorPartition         : false
[11/15 12:23:54     76s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:54     76s] (I)       allowPartitionCrossover: false
[11/15 12:23:54     76s] (I)       honorSingleEntry       : true
[11/15 12:23:54     76s] (I)       honorSingleEntryStrong : true
[11/15 12:23:54     76s] (I)       handleViaSpacingRule   : false
[11/15 12:23:54     76s] (I)       handleEolSpacingRule   : true
[11/15 12:23:54     76s] (I)       PDConstraint           : none
[11/15 12:23:54     76s] (I)       expBetterNDRHandling   : true
[11/15 12:23:54     76s] (I)       routingEffortLevel     : 10000
[11/15 12:23:54     76s] (I)       effortLevel            : standard
[11/15 12:23:54     76s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:54     76s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:54     76s] (I)       numRowsPerGCell        : 1
[11/15 12:23:54     76s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:54     76s] (I)       multiThreadingTA       : 1
[11/15 12:23:54     76s] (I)       optimizationMode       : false
[11/15 12:23:54     76s] (I)       routeSecondPG          : false
[11/15 12:23:54     76s] (I)       scenicRatioForLayerRelax: 1.25
[11/15 12:23:54     76s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:54     76s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:54     76s] (I)       scenicBound            : 3.00
[11/15 12:23:54     76s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:54     76s] (I)       source-to-sink ratio   : 0.30
[11/15 12:23:54     76s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:54     76s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:54     76s] (I)       layerCongestionRatio   : 1.00
[11/15 12:23:54     76s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:54     76s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:54     76s] (I)       localRouteEffort       : 1.00
[11/15 12:23:54     76s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:54     76s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:54     76s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:54     76s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:54     76s] (I)       routeVias              : 
[11/15 12:23:54     76s] (I)       readTROption           : true
[11/15 12:23:54     76s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:54     76s] (I)       routeSelectedNetsOnly  : true
[11/15 12:23:54     76s] (I)       [11/15 12:23:54     76s] [NR-eG[11/15 12:23:54     76s] (I)       extraDemandForClocks   : 0
[11/15 12:23:54     76s] (I)       steinerRemoveLayers    : false
[11/15 12:23:54     76s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:54     76s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:54     76s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:54     76s] (I)       spanningTreeRefinement : true
[11/15 12:23:54     76s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:54     76s] (I)       starting read tracks
[11/15 12:23:54     76s] (I)       build grid graph
[11/15 12:23:54     76s] (I)       build grid graph start
[11/15 12:23:54     76s] (I)       build grid graph end
[11/15 12:23:54     76s] (I)       [11/15 12:23:54     76s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:54     76s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:54     76s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:54     76s] [NR-eGR] MTL4 has single uniform track structure
numViaLayers=4
[11/15 12:23:54     76s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:54     76s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:54     76s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:54     76s] (I)       end build via table
[11/15 12:23:54     76s] [NR-eGR] Read 84 PG shapes in 0.000 seconds
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:54     76s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:54     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 12:23:54     76s] (I)       readDataFromPlaceDB
[11/15 12:23:54     76s] (I)       Read net information..
[11/15 12:23:54     76s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s] [NR-eGR] Read numTotalNets=968  numIgnoredNets=963
[11/15 12:23:54     76s] (I)       read default dcut vias
[11/15 12:23:54     76s] [NR-eGR] Connected 0 must-join pins/ports
[11/15 12:23:54     76s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:54     76s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:54     76s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:54     76s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:54     76s] (I)       Start initializing grid graph
[11/15 12:23:54     76s] (I)       End initializing grid graph
[11/15 12:23:54     76s] (I)       Model blockages into capacity
[11/15 12:23:54     76s] (I)       Read Num Blocks=84  Num Prerouted Wires=0  Num CS=0
[11/15 12:23:54     76s] (I)       Num blockages on layer 1: 84
[11/15 12:23:54     76s] (I)       Num blockages on layer 2: 0
[11/15 12:23:54     76s] (I)       Num blockages on layer 3: 0
[11/15 12:23:54     76s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s] (I)       Moved 0 terms for better access 
[11/15 12:23:54     76s] (I)       Number of ignored nets = 0
[11/15 12:23:54     76s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:54     76s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:54     76s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:54     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:54     76s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[11/15 12:23:54     76s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1557.4 MB
[11/15 12:23:54     76s] (I)       Ndr track 0 does not exist
[11/15 12:23:54     76s] (I)       Ndr track 0 does not exist
[11/15 12:23:54     76s] (I)       Layer1  viaCost=300.00
[11/15 12:23:54     76s] (I)       Layer2  viaCost=200.00
[11/15 12:23:54     76s] (I)       Layer3  viaCost=300.00
[11/15 12:23:54     76s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:54     76s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:54     76s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:54     76s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:54     76s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:54     76s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:54     76s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:54     76s] (I)       Grid                :    31    38     4
[11/15 12:23:54     76s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:54     76s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:54     76s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:54     76s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:54     76s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:54     76s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:54     76s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:54     76s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:54     76s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:54     76s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:54     76s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:54     76s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:54     76s] (I)       --------------------------------------------------------
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:54     76s] (I)       Pitch:  L1=2000[11/15 12:23:54     76s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:54     76s] [NR-eGR] Rule id: 0  Nets: 5 
  L2=2880  L3=2640  L4=5680
[11/15 12:23:54     76s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:54     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:54     76s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:54     76s] (I)       Pitch:[11/15 12:23:54     76s] [NR-eGR] Rule id: 1  Nets: 0 
  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:54     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:54     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:54     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:54     76s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:54     76s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:54     76s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:54     76s] (I)       After initializing earlyGlobalRoute syMemory usage = 1557.4 MB
[11/15 12:23:54     76s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:54     76s] (I)       ============= Initialization =============
[11/15 12:23:54     76s] (I)       totalPins=282  totalGlobalPin=282 (100.00%)
[11/15 12:23:54     76s] (I)       total 2D Cap : 16050 = (11718 H, 4332 V)
[11/15 12:23:54     76s] (I)       ============  Phase 1a Route ============
[11/15 12:23:54     76s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[11/15 12:23:54     76s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:54     76s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/15 12:23:54     76s] (I)       Usage: 546 = (286 H, 260 V) = (2.44% H, 6.00% V) = (3.775e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1b Route ============
[11/15 12:23:54     76s] (I)       Phase 1b runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 546 = (286 H, 260 V) = (2.44% H, 6.00% V) = (3.775e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 7.207200e+03um
[11/15 12:23:54     76s] (I)       ============  Phase 1c Route ============
[11/15 12:23:54     76s] (I)       Level2 Grid: 7 x 8
[11/15 12:23:54     76s] (I)       Phase 1c runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 546 = (286 H, 260 V) = (2.44% H, 6.00% V) = (3.775e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1d Route ============
[11/15 12:23:54     76s] (I)       Phase 1d runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 547 = (287 H, 260 V) = (2.45% H, 6.00% V) = (3.788e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1e Route ============
[11/15 12:23:54     76s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 547 = (287 H, 260 V) = (2.45% H, 6.00% V) = (3.788e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1f Route ============
[11/15 12:23:54     76s] (I)       Usage: 547 = (287 H, 260 V) = (2.45% H, 6.00% V) = (3.788e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1g Route ============
[11/15 12:23:54     76s] (I)       Usage: 547 = (287 H, 260 V) = (2.45% H, 6.00% V) = (3.788e+03um H, 3.432e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=1 
[11/15 12:23:54     76s] [NR-eGR] Move 1 nets to layer range [2, 4]
[11/15 12:23:54     76s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:54     76s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:54     76s] (I)       ============  Phase 1a Route ============
[11/15 12:23:54     76s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1b Route ============
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.395600e+03um
[11/15 12:23:54     76s] (I)       ============  Phase 1c Route ============
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1d Route ============
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1e Route ============
[11/15 12:23:54     76s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1f Route ============
[11/15 12:23:54     76s] (I)       [11/15 12:23:54     76s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.395600e+03um
[11/15 12:23:54     76s] [NR-eGR] 
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       ============  Phase 1g Route ============
[11/15 12:23:54     76s] (I)       Usage: 880 = (459 H, 421 V) = (3.92% H, 2.89% V) = (6.059e+03um H, 5.557e+03um V)
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:54     76s] (I)       
[11/15 12:23:54     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:54     76s] [NR-eGR]                        OverCon            
[11/15 12:23:54     76s] [NR-eGR]                         #Gcell     %Gcell
[11/15 12:23:54     76s] [NR-eGR]       Layer                (0)    OverCon 
[11/15 12:23:54     76s] [NR-eGR] ----------------------------------------------
[11/15 12:23:54     76s] [NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:54     76s] [NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:54     76s] [NR-eGR]    MTL3  (3)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:54     76s] [NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:54     76s] [NR-eGR] ----------------------------------------------
[11/15 12:23:54     76s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/15 12:23:54     76s] [NR-eGR] 
[11/15 12:23:54     76s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/15 12:23:54     76s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:54     76s] (I)       ============= track Assignment ============
[11/15 12:23:54     76s] (I)       extract Global 3D Wires
[11/15 12:23:54     76s] (I)       Extract Global WL : time=0.00
[11/15 12:23:54     76s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:54     76s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:54     76s] (I)       Run single-thread track assignment
[11/15 12:23:54     76s] (I)       Kernel real time=0.00 seconds
[11/15 12:23:54     76s] (I)       End Greedy Track Assignment
[11/15 12:23:54     76s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:54     76s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[11/15 12:23:54     76s] [NR-eGR]   MTL2  (2V) length: 3.588256e+04um, number of vias: 4309
[11/15 12:23:54     76s] [NR-eGR]   MTL3  (3H) length: 3.485164e+04um, number of vias: 186
[11/15 12:23:54     76s] [NR-eGR]   MTL4  (4V) length: 3.004320e+03um, number of vias: 0
[11/15 12:23:54     76s] [NR-eGR] Total length: 7.373852e+04um, number of vias: 7532
[11/15 12:23:54     76s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:54     76s] [NR-eGR] Total eGR-routed clock nets wire length: 7.438120e+03um 
[11/15 12:23:54     76s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:54     76s] [NR-eGR] Report for selected net(s) only.
[11/15 12:23:54     76s] [NR-eGR]   MTL1  (1H) length: 0.000000e+00um, number of vias: 281
[11/15 12:23:54     76s] [NR-eGR]   MTL2  (2V) length: 2.128360e+03um, number of vias: 320
[11/15 12:23:54     76s] [NR-eGR]   MTL3  (3H) length: 3.984480e+03um, number of vias: 91
[11/15 12:23:54     76s] [NR-eGR]   MTL4  (4V) length: 1.325280e+03um, number of vias: 0
[11/15 12:23:54     76s] [NR-eGR] Total length: 7.438120e+03um, number of vias: 692
[11/15 12:23:54     76s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:54     76s] [NR-eGR] Total routed clock nets wire length: 7.438120e+03um, number of vias: 692
[11/15 12:23:54     76s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:54     76s] [NR-eGR] End Peak syMemory usage = 1356.1 MB
[11/15 12:23:54     76s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/15 12:23:54     76s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Early Global Route - eGR only step
[11/15 12:23:54     76s] Set FIXED routing status on 5 net(s)
[11/15 12:23:54     76s]       Routing using eGR only done.
[11/15 12:23:54     76s] Net route status summary:
[11/15 12:23:54     76s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:54     76s]   Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s] CCOPT: Done with clock implementation routing.
[11/15 12:23:54     76s] 
[11/15 12:23:54     76s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[11/15 12:23:54     76s]     Clock implementation routing done.
[11/15 12:23:54     76s]     Leaving CCOpt scope - extractRC...
[11/15 12:23:54     76s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:23:54     76s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:54     76s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:54     76s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:54     76s] RCMode: PreRoute
[11/15 12:23:54     76s]       RC Corner Indexes            0       1   
[11/15 12:23:54     76s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:54     76s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:54     76s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:54     76s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:54     76s] Shrink Factor                : 1.00000
[11/15 12:23:54     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:54     76s] Using capacitance table file ...
[11/15 12:23:54     76s] Updating RC grid for preRoute extraction ...
[11/15 12:23:54     76s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:54     76s] Initializing multi-corner resistance tables ...
[11/15 12:23:54     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1356.102M)
[11/15 12:23:54     76s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:23:54     76s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:54     76s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:54     76s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:23:54     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.1M
[11/15 12:23:54     76s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:54     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.1M
[11/15 12:23:54     76s] OPERPROF:     Starting CMU at level 3, MEM:1356.1M
[11/15 12:23:54     76s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1356.1M
[11/15 12:23:54     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1356.1M
[11/15 12:23:54     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.1MB).
[11/15 12:23:54     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:1356.1M
[11/15 12:23:54     76s]     Calling post conditioning for eGRPC...
[11/15 12:23:54     76s]       eGRPC...
[11/15 12:23:54     76s]         eGRPC active optimizations:
[11/15 12:23:54     76s]          - Move Down
[11/15 12:23:54     76s]          - Downsizing before DRV sizing
[11/15 12:23:54     76s]          - DRV fixing with cell sizing
[11/15 12:23:54     76s]          - Move to fanout
[11/15 12:23:54     76s]          - Cloning
[11/15 12:23:54     76s]         
[11/15 12:23:54     76s]         Currently running CTS, using active skew data
[11/15 12:23:54     76s]         Reset bufferability constraints...
[11/15 12:23:54     76s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/15 12:23:54     76s]         Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:54     76s]         Rebuilding timing graph...
[11/15 12:23:54     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 1402.8M, InitMEM = 1402.8M)
[11/15 12:23:54     77s]         Rebuilding timing graph done.
[11/15 12:23:54     77s] End AAE Lib Interpolated Model. (MEM=1417.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:55     77s]         Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:23:55     77s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:23:55     77s]         Clock DAG stats eGRPC initial state:
[11/15 12:23:55     77s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:55     77s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:55     77s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:55     77s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:55     77s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=1.661pF, total=1.720pF
[11/15 12:23:55     77s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7143.360um, total=7438.120um
[11/15 12:23:55     77s]         Clock DAG net violations eGRPC initial state: none
[11/15 12:23:55     77s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/15 12:23:55     77s]           Trunk : target=2.500ns count=2 avg=0.484ns sd=0.058ns min=0.443ns max=0.525ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]           Leaf  : target=2.500ns count=3 avg=1.374ns sd=0.753ns min=0.925ns max=2.244ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/15 12:23:55     77s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:55     77s]            Invs: INV5: 1 
[11/15 12:23:55     77s]         Primary reporting skew group eGRPC initial state:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Skew group summary eGRPC initial state:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Clock network insertion delays are now [1.044ns, 1.207ns] average 1.148ns std.dev 0.071ns
[11/15 12:23:55     77s]         Moving buffers...
[11/15 12:23:55     77s]         Violation analysis...
[11/15 12:23:55     77s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[11/15 12:23:55     77s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Violation analysis
[11/15 12:23:55     77s]         Clock DAG stats eGRPC after moving buffers:
[11/15 12:23:55     77s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:55     77s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:55     77s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:55     77s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:55     77s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=1.661pF, total=1.720pF
[11/15 12:23:55     77s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7143.360um, total=7438.120um
[11/15 12:23:55     77s]         Clock DAG net violations eGRPC after moving buffers: none
[11/15 12:23:55     77s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[11/15 12:23:55     77s]           Trunk : target=2.500ns count=2 avg=0.484ns sd=0.058ns min=0.443ns max=0.525ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]           Leaf  : target=2.500ns count=3 avg=1.374ns sd=0.753ns min=0.925ns max=2.244ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[11/15 12:23:55     77s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:55     77s]            Invs: INV5: 1 
[11/15 12:23:55     77s]         Primary reporting skew group eGRPC after moving buffers:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Skew group summary eGRPC after moving buffers:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Clock network insertion delays are now [1.044ns, 1.207ns] average 1.148ns std.dev 0.071ns
[11/15 12:23:55     77s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Moving buffers
[11/15 12:23:55     77s]         Initial Pass of Downsizing Clock Tree Cells...
[11/15 12:23:55     77s]         Artificially removing long paths...
[11/15 12:23:55     77s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[11/15 12:23:55     77s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/15 12:23:55     77s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:55     77s]         Modifying slew-target multiplier from 1 to 0.9
[11/15 12:23:55     77s]         Downsizing prefiltering...
[11/15 12:23:55     77s]         Downsizing prefiltering done.
[11/15 12:23:55     77s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:55     77s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[11/15 12:23:55     77s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
[11/15 12:23:55     77s]         Reverting slew-target multiplier from 0.9 to 1
[11/15 12:23:55     77s]         Clock DAG stats eGRPC after downsizing:
[11/15 12:23:55     77s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:55     77s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:55     77s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:55     77s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:55     77s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=1.661pF, total=1.720pF
[11/15 12:23:55     77s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7143.360um, total=7438.120um
[11/15 12:23:55     77s]         Clock DAG net violations eGRPC after downsizing: none
[11/15 12:23:55     77s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[11/15 12:23:55     77s]           Trunk : target=2.500ns count=2 avg=0.484ns sd=0.058ns min=0.443ns max=0.525ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]           Leaf  : target=2.500ns count=3 avg=1.374ns sd=0.753ns min=0.925ns max=2.244ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[11/15 12:23:55     77s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:55     77s]            Invs: INV5: 1 
[11/15 12:23:55     77s]         Primary reporting skew group eGRPC after downsizing:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Skew group summary eGRPC after downsizing:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Clock network insertion delays are now [1.044ns, 1.207ns] average 1.148ns std.dev 0.071ns
[11/15 12:23:55     77s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[11/15 12:23:55     77s]         Fixing DRVs...
[11/15 12:23:55     77s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:55     77s]         CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 12:23:55     77s]         
[11/15 12:23:55     77s]         PRO Statistics: Fix DRVs (cell sizing):
[11/15 12:23:55     77s]         =======================================
[11/15 12:23:55     77s]         
[11/15 12:23:55     77s]         Cell changes by Net Type:
[11/15 12:23:55     77s]         
[11/15 12:23:55     77s]         ---------------------------------------------------------------------------------------------------------
[11/15 12:23:55     77s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:23:55     77s]         ---------------------------------------------------------------------------------------------------------
[11/15 12:23:55     77s]         top                0            0           0            0                    0                  0
[11/15 12:23:55     77s]         trunk              0            0           0            0                    0                  0
[11/15 12:23:55     77s]         leaf               0            0           0            0                    0                  0
[11/15 12:23:55     77s]         ---------------------------------------------------------------------------------------------------------
[11/15 12:23:55     77s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:23:55     77s]         ---------------------------------------------------------------------------------------------------------
[11/15 12:23:55     77s]         
[11/15 12:23:55     77s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:23:55     77s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:23:55     77s]         
[11/15 12:23:55     77s]         Clock DAG stats eGRPC after DRV fixing:
[11/15 12:23:55     77s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:55     77s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:55     77s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:55     77s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:55     77s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=1.661pF, total=1.720pF
[11/15 12:23:55     77s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7143.360um, total=7438.120um
[11/15 12:23:55     77s]         Clock DAG net violations eGRPC after DRV fixing: none
[11/15 12:23:55     77s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[11/15 12:23:55     77s]           Trunk : target=2.500ns count=2 avg=0.484ns sd=0.058ns min=0.443ns max=0.525ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]           Leaf  : target=2.500ns count=3 avg=1.374ns sd=0.753ns min=0.925ns max=2.244ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[11/15 12:23:55     77s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:55     77s]            Invs: INV5: 1 
[11/15 12:23:55     77s]         Primary reporting skew group eGRPC after DRV fixing:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Skew group summary eGRPC after DRV fixing:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Clock network insertion delays are now [1.044ns, 1.207ns] average 1.148ns std.dev 0.071ns
[11/15 12:23:55     77s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Fixing DRVs
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Slew Diagnostics: After DRV fixing
[11/15 12:23:55     77s] ==================================
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Global Causes:
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] -------------------------------------
[11/15 12:23:55     77s] Cause
[11/15 12:23:55     77s] -------------------------------------
[11/15 12:23:55     77s] DRV fixing with buffering is disabled
[11/15 12:23:55     77s] -------------------------------------
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Top 5 overslews:
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] ---------------------------------
[11/15 12:23:55     77s] Overslew    Causes    Driving Pin
[11/15 12:23:55     77s] ---------------------------------
[11/15 12:23:55     77s]   (empty table)
[11/15 12:23:55     77s] ---------------------------------
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s] Cause    Occurences
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s]   (empty table)
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Violation diagnostics counts from the 0 nodes that have violations:
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s] Cause    Occurences
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s]   (empty table)
[11/15 12:23:55     77s] -------------------
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s]         Reconnecting optimized routes...
[11/15 12:23:55     77s]         Reset timing graph...
[11/15 12:23:55     77s] Ignoring AAE DB Resetting ...
[11/15 12:23:55     77s]         Reset timing graph done.
[11/15 12:23:55     77s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:55     77s]         Violation analysis...
[11/15 12:23:55     77s]         Analysising clock tree DRVs: Rebuilding timing graph...
[11/15 12:23:55     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 1523.3M, InitMEM = 1523.3M)
[11/15 12:23:55     77s]         Rebuilding timing graph done.
[11/15 12:23:55     77s] End AAE Lib Interpolated Model. (MEM=1537.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:55     77s]         Analysising clock tree DRVs: Done
[11/15 12:23:55     77s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Violation analysis
[11/15 12:23:55     77s] Clock instances to consider for cloning: 0
[11/15 12:23:55     77s]         Reset timing graph...
[11/15 12:23:55     77s] Ignoring AAE DB Resetting ...
[11/15 12:23:55     77s]         Reset timing graph done.
[11/15 12:23:55     77s]         Set dirty flag on 3 insts, 6 nets
[11/15 12:23:55     77s]         Clock DAG stats before routing clock trees:
[11/15 12:23:55     77s]           cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:55     77s]           cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:55     77s]           cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:55     77s]           sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:55     77s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=1.661pF, total=1.720pF
[11/15 12:23:55     77s]           wire lengths     : top=0.000um, trunk=294.760um, leaf=7143.360um, total=7438.120um
[11/15 12:23:55     77s]         Clock DAG net violations before routing clock trees: none
[11/15 12:23:55     77s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/15 12:23:55     77s]           Trunk : target=2.500ns count=2 avg=0.484ns sd=0.058ns min=0.443ns max=0.525ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]           Leaf  : target=2.500ns count=3 avg=1.374ns sd=0.753ns min=0.925ns max=2.244ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:55     77s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/15 12:23:55     77s]            Bufs: BF8: 2 BF4: 1 
[11/15 12:23:55     77s]            Invs: INV5: 1 
[11/15 12:23:55     77s]         Primary reporting skew group before routing clock trees:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Skew group summary before routing clock trees:
[11/15 12:23:55     77s]           skew_group SYSCLK/timing_constraints: insertion delay [min=1.044, max=1.207, avg=1.148, sd=0.071], skew [0.163 vs 1.028], 100% {1.044, 1.207} (wid=0.022 ws=0.012) (gid=1.185 gs=0.151)
[11/15 12:23:55     77s]         Clock network insertion delays are now [1.044ns, 1.207ns] average 1.148ns std.dev 0.071ns
[11/15 12:23:55     77s]       eGRPC done.
[11/15 12:23:55     77s]     Calling post conditioning for eGRPC done.
[11/15 12:23:55     77s]   eGR Post Conditioning loop iteration 0 done.
[11/15 12:23:55     77s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/15 12:23:55     77s]   ClockRefiner...
[11/15 12:23:55     77s] Assigned high priority to 0 cells.
[11/15 12:23:55     77s]   Performing Single Pass Refine Place.
[11/15 12:23:55     77s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1523.3M
[11/15 12:23:55     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1523.3M
[11/15 12:23:55     77s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:55     77s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1523.3M
[11/15 12:23:55     77s] Info: 4 insts are soft-fixed.
[11/15 12:23:55     77s] OPERPROF:       Starting CMU at level 4, MEM:1523.3M
[11/15 12:23:55     77s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1517.3M
[11/15 12:23:55     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1517.3MB).
[11/15 12:23:55     77s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF: Starting RefinePlace at level 1, MEM:1517.3M
[11/15 12:23:55     77s] *** Starting place_detail (0:01:18 mem=1517.3M) ***
[11/15 12:23:55     77s] Total net bbox length = 6.086e+04 (2.824e+04 3.262e+04) (ext = 1.927e+04)
[11/15 12:23:55     77s] Info: 4 insts are soft-fixed.
[11/15 12:23:55     77s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:55     77s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:55     77s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1517.3M
[11/15 12:23:55     77s] Starting refinePlace ...
[11/15 12:23:55     77s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 12:23:55     77s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1517.3MB) @(0:01:18 - 0:01:18).
[11/15 12:23:55     77s] Move report: preRPlace moves 26 insts, mean move: 4.28 um, max move: 17.52 um
[11/15 12:23:55     77s] 	Max move on inst (g11006): (276.48, 399.96) --> (280.80, 413.16)
[11/15 12:23:55     77s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV
[11/15 12:23:55     77s] wireLenOptFixPriorityInst 273 inst fixed
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:23:55     77s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:23:55     77s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1517.3MB) @(0:01:18 - 0:01:18).
[11/15 12:23:55     77s] Move report: Detail placement moves 26 insts, mean move: 4.28 um, max move: 17.52 um
[11/15 12:23:55     77s] 	Max move on inst (g11006): (276.48, 399.96) --> (280.80, 413.16)
[11/15 12:23:55     77s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1517.3MB
[11/15 12:23:55     77s] Statistics of distance of Instance movement in refine placement:
[11/15 12:23:55     77s]   maximum (X+Y) =        17.52 um
[11/15 12:23:55     77s]   inst (g11006) with max move: (276.48, 399.96) -> (280.8, 413.16)
[11/15 12:23:55     77s]   mean    (X+Y) =         4.28 um
[11/15 12:23:55     77s] Summary Report:
[11/15 12:23:55     77s] Instances move: 26 (out of 915 movable)
[11/15 12:23:55     77s] Instances flipped: 0
[11/15 12:23:55     77s] Mean displacement: 4.28 um
[11/15 12:23:55     77s] Max displacement: 17.52 um (Instance: g11006) (276.48, 399.96) -> ([11/15 12:23:55     77s] Total instances moved : 26
280.8, 413.16)
[11/15 12:23:55     77s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV
[11/15 12:23:55     77s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.027, MEM:1517.3M
[11/15 12:23:55     77s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1517.3MB) @(0:01:18 - 0:01:18).
[11/15 12:23:55     77s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.033, MEM:1517.3M
[11/15 12:23:55     77s] Total net bbox length = 6.094e+04 (2.828e+04 3.265e+04) (ext = 1.928e+04)
[11/15 12:23:55     77s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1517.3MB
[11/15 12:23:55     77s] *** Finished place_detail (0:01:18 mem=1517.3M) ***
[11/15 12:23:55     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1517.3M
[11/15 12:23:55     77s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:55     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:     Starting CMU at level 3, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1517.3M
[11/15 12:23:55     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1517.3M
[11/15 12:23:55     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1517.3MB).
[11/15 12:23:55     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1517.3M
[11/15 12:23:55     77s] Moved 0 and flipped 0 of 4 clock instances (excluding sinks) during refinement
[11/15 12:23:55     77s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/15 12:23:55     77s]   Moved 6, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
[11/15 12:23:55     77s] Moved 6 and flipped 0 of 273 clock sinks during refinement.
[11/15 12:23:55     77s] The largest move for clock sinks was 7.2 microns. The inst with this movement was IDCODE_reg[30]
[11/15 12:23:55     77s]   The largest move was 7.2 microns for IDCODE_reg[30].
[11/15 12:23:55     77s] Revert refine place priority changes on 0 cells.
[11/15 12:23:55     77s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   ClockRefiner
[11/15 12:23:55     77s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.0)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   CCOpt::Phase::eGRPC
[11/15 12:23:55     77s]   CCOpt::Phase::Routing...
[11/15 12:23:55     77s]   Clock implementation routing...
[11/15 12:23:55     77s]     Leaving CCOpt scope - Routing Tools...
[11/15 12:23:55     77s] Net route status summary:
[11/15 12:23:55     77s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:55     77s]   Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:55     77s]     Routing using eGR in eGR->NR Step...
[11/15 12:23:55     77s]       Early Global Route - eGR->NR step...
[11/15 12:23:55     77s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[11/15 12:23:55     77s] (ccopt eGR): Start to route 5 all nets
[11/15 12:23:55     77s] [PSP]    Started earlyGlobalRoute kernel
[11/15 12:23:55     77s] [PSP]    Initial Peak syMemory usage = 1517.3 MB
[11/15 12:23:55     77s] (I)       Reading DB...
[11/15 12:23:55     77s] (I)       Read data from FE... (mem=1517.3M)
[11/15 12:23:55     77s] (I)       Read nodes and places... (mem=1517.3M)
[11/15 12:23:55     77s] (I)       Done Read nodes and places (cpu=0.000s, mem=1517.3M)
[11/15 12:23:55     77s] (I)       Read nets... (mem=1517.3M)
[11/15 12:23:55     77s] (I)       Done Read nets (cpu=0.000s, mem=1517.3M)
[11/15 12:23:55     77s] (I)       Done Read data from FE (cpu=0.000s, mem=1517.3M)
[11/15 12:23:55     77s] (I)       before initializing RouteDB syMemory usage = 1517.3 MB
[11/15 12:23:55     77s] (I)       congestionReportName   : 
[11/15 12:23:55     77s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:55     77s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:55     77s] (I)       doTrackAssignment      : 1
[11/15 12:23:55     77s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:55     77s] (I)       numThreads             : 8
[11/15 12:23:55     77s] (I)       bufferingAwareRouting  : false
[11/15 12:23:55     77s] (I)       honorPin               : false
[11/15 12:23:55     77s] (I)       honorPinGuide          : true
[11/15 12:23:55     77s] (I)       honorPartition         : false
[11/15 12:23:55     77s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:55     77s] (I)       allowPartitionCrossover: false
[11/15 12:23:55     77s] (I)       honorSingleEntry       : true
[11/15 12:23:55     77s] (I)       honorSingleEntryStrong : true
[11/15 12:23:55     77s] (I)       handleViaSpacingRule   : false
[11/15 12:23:55     77s] (I)       handleEolSpacingRule   : true
[11/15 12:23:55     77s] (I)       PDConstraint           : none
[11/15 12:23:55     77s] (I)       expBetterNDRHandling   : true
[11/15 12:23:55     77s] (I)       routingEffortLevel     : 10000
[11/15 12:23:55     77s] (I)       effortLevel            : standard
[11/15 12:23:55     77s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:55     77s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:55     77s] (I)       numRowsPerGCell        : 1
[11/15 12:23:55     77s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:55     77s] (I)       multiThreadingTA       : 1
[11/15 12:23:55     77s] (I)       optimizationMode       : false
[11/15 12:23:55     77s] (I)       routeSecondPG          : false
[11/15 12:23:55     77s] (I)       scenicRatioForLayerRelax: 1.25
[11/15 12:23:55     77s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:55     77s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:55     77s] (I)       scenicBound            : 3.00
[11/15 12:23:55     77s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:55     77s] (I)       source-to-sink ratio   : 0.30
[11/15 12:23:55     77s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:55     77s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:55     77s] (I)       layerCongestionRatio   : 1.00
[11/15 12:23:55     77s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:55     77s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:55     77s] (I)       localRouteEffort       : 1.00
[11/15 12:23:55     77s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:55     77s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:55     77s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:55     77s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:55     77s] (I)       routeVias              : 
[11/15 12:23:55     77s] (I)       readTROption           : true
[11/15 12:23:55     77s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:55     77s] (I)       routeSelectedNetsOnly  : true
[11/15 12:23:55     77s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:55     77s] (I)       extraDemandForClocks   : 0
[11/15 12:23:55     77s] (I)       steinerRemoveLayers    : false
[11/15 12:23:55     77s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:55     77s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:55     77s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:55     77s] (I)       spanningTreeRefinement : true
[11/15 12:23:55     77s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:55     77s] (I)       starting read tracks
[11/15 12:23:55     77s] (I)       build grid graph
[11/15 12:23:55     77s] (I)       build grid graph start
[11/15 12:23:55     77s] (I)       build grid graph end
[11/15 12:23:55     77s] (I)       numViaLayers=4
[11/15 12:23:55     77s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:55     77s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:55     77s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:55     77s] (I)       end build via table
[11/15 12:23:55     77s] [NR-eGR] honorClockSpecNDR      : 0
[11/15 12:23:55     77s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:55     77s] [NR-eGR] maxRouteLayer          : 4
[11/15 12:23:55     77s] [NR-eGR] numTracksPerClockWire  : 0
[11/15 12:23:55     77s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:55     77s] [NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:55     77s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:55     77s] [NR-eGR] MTL4 has single uniform track structure
[11/15 12:23:55     77s] [NR-eGR] Read 84 PG shapes in 0.000 seconds
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:55     77s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[11/15 12:23:55     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 12:23:55     77s] (I)       readDataFromPlaceDB
[11/15 12:23:55     77s] (I)       Read net information..
[11/15 12:23:55     77s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] [NR-eGR] Read numTotalNets=968  numIgnoredNets=963
[11/15 12:23:55     77s] (I)       read default dcut vias
[11/15 12:23:55     77s] (I)       [11/15 12:23:55     77s] [NR-eGR] Connected 0 must-join pins/ports
Reading via DCON_MM_north for layer: 0 
[11/15 12:23:55     77s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:55     77s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:55     77s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:55     77s] (I)       Start initializing grid graph
[11/15 12:23:55     77s] (I)       End initializing grid graph
[11/15 12:23:55     77s] (I)       Model blockages into capacity
[11/15 12:23:55     77s] (I)       Read Num Blocks=84  Num Prerouted Wires=0  Num CS=0
[11/15 12:23:55     77s] (I)       Num blockages on layer 1: 84
[11/15 12:23:55     77s] (I)       Num blockages on layer 2: 0
[11/15 12:23:55     77s] (I)       Num blockages on layer 3: 0
[11/15 12:23:55     77s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] (I)       Moved 0 terms for better access 
[11/15 12:23:55     77s] (I)       Number of ignored nets = 0
[11/15 12:23:55     77s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:55     77s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:55     77s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:55     77s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:55     77s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[11/15 12:23:55     77s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1517.3 MB
[11/15 12:23:55     77s] (I)       Ndr track 0 does not exist
[11/15 12:23:55     77s] (I)       Ndr track 0 does not exist
[11/15 12:23:55     77s] (I)       Layer1  viaCost=300.00
[11/15 12:23:55     77s] (I)       Layer2  viaCost=200.00
[11/15 12:23:55     77s] (I)       Layer3  viaCost=300.00
[11/15 12:23:55     77s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:55     77s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:55     77s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:55     77s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:55     77s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:55     77s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:55     77s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:55     77s] (I)       Grid                :    31    38     4
[11/15 12:23:55     77s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:55     77s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:55     77s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:55     77s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:55     77s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:55     77s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:55     77s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:55     77s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:55     77s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:55     77s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:55     77s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:55     77s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:55     77s] (I)       --------------------------------------------------------
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:55     77s] (I)       Pitch:  L1=2000  L2=2880[11/15 12:23:55     77s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:55     77s] [NR-eGR] Rule id: 0  Nets: 5 
  L3=2640  L4=5680
[11/15 12:23:55     77s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:55     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:55     77s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:55     77s] (I)       Pitch:  L1=1000  L2=1440[11/15 12:23:55     77s] [NR-eGR] Rule id: 1  Nets: 0 
  L3=1320  L4=3600
[11/15 12:23:55     77s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:55     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:55     77s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:55     77s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
NR-eGR] 
[11/15 12:23:55     77s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:55     77s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:55     77s] (I)       After initializing earlyGlobalRoute syMemory usage = 1517.3 MB
[11/15 12:23:55     77s] (I)       Loading and dumping file time : 0.00 seconds
[11/15 12:23:55     77s] (I)       ============= Initialization =============
[11/15 12:23:55     77s] (I)       totalPins=282  totalGlobalPin=282 (100.00%)
[11/15 12:23:55     77s] (I)       total 2D Cap : 16050 = (11718 H, 4332 V)
[11/15 12:23:55     77s] (I)       ============  Phase 1a Route ============
[11/15 12:23:55     77s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[11/15 12:23:55     77s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:55     77s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/15 12:23:55     77s] (I)       Usage: 550 = (287 H, 263 V) = (2.45% H, 6.07% V) = (3.788e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1b Route ============
[11/15 12:23:55     77s] (I)       Phase 1b runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 550 = (287 H, 263 V) = (2.45% H, 6.07% V) = (3.788e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 7.260000e+03um
[11/15 12:23:55     77s] (I)       ============  Phase 1c Route ============
[11/15 12:23:55     77s] (I)       Level2 Grid: 7 x 8
[11/15 12:23:55     77s] (I)       Phase 1c runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 550 = (287 H, 263 V) = (2.45% H, 6.07% V) = (3.788e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1d Route ============
[11/15 12:23:55     77s] (I)       Phase 1d runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 551 = (288 H, 263 V) = (2.46% H, 6.07% V) = (3.802e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1e Route ============
[11/15 12:23:55     77s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 551 = (288 H, 263 V) = (2.46% H, 6.07% V) = (3.802e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       [11/15 12:23:55     77s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.273200e+03um
[11/15 12:23:55     77s] [NR-eGR] ============  Phase 1f Route ============
[11/15 12:23:55     77s] (I)       
Usage: 551 = (288 H, 263 V) = (2.46% H, 6.07% V) = (3.802e+03um H, 3.472e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1g Route ============
[11/15 12:23:55     77s] (I)       Usage: 550 = (289 H, 261 V) = (2.47% H, 6.02% V) = (3.815e+03um H, 3.445e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=1 
[11/15 12:23:55     77s] [NR-eGR] Move 1 nets to layer range [2, 4]
[11/15 12:23:55     77s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:55     77s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:55     77s] (I)       ============  Phase 1a Route ============
[11/15 12:23:55     77s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1b Route ============
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.382400e+03um
[11/15 12:23:55     77s] (I)       ============  Phase 1c Route ============
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1d Route ============
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1e Route ============
[11/15 12:23:55     77s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1f Route ============
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       ============  Phase 1g Route ============
[11/15 12:23:55     77s] (I)       Usage: 883 = (461 H, 422 V) = (3.93% H, 2.90% V) = (6.085e+03um H, 5.570e+03um V)
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:55     77s] (I)       
[11/15 12:23:55     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:55     77s] [NR-eGR]                        OverCon            
[11/15 12:23:55     77s] [NR-eGR]                         #Gcell     %Gcell
[11/15 12:23:55     77s] [NR-eGR]       Layer                (0)    OverCon 
[11/15 12:23:55     77s] [NR-eGR] ----------------------------------------------
[11/15 12:23:55     77s] [NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:55     77s] [NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:55     77s] [NR-eGR]    MTL3  (3)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:55     77s] [NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:55     77s] [NR-eGR] ----------------------------------------------
[11/15 12:23:55     77s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/15 12:23:55     77s] [NR-eGR] 
[11/15 12:23:55     77s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/15 12:23:55     77s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:55     77s] (I)       ============= track Assignment ============
[11/15 12:23:55     77s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/15 12:23:55     77s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/15 12:23:55     77s] (I)       extract Global 3D Wires
[11/15 12:23:55     77s] (I)       Extract Global WL : time=0.00
[11/15 12:23:55     77s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:55     77s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:55     77s] (I)       Run single-thread track assignment
[11/15 12:23:55     77s] (I)       Kernel real time=0.00 seconds
[11/15 12:23:55     77s] (I)       End Greedy Track Assignment
[11/15 12:23:55     77s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:55     77s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[11/15 12:23:55     77s] [NR-eGR]   MTL2  (2V) length: 3.598288e+04um, number of vias: 4322
[11/15 12:23:55     77s] [NR-eGR]   MTL3  (3H) length: 3.488980e+04um, number of vias: 181
[11/15 12:23:55     77s] [NR-eGR]   MTL4  (4V) length: 2.909280e+03um, number of vias: 0
[11/15 12:23:55     77s] [NR-eGR] Total length: 7.378196e+04um, number of vias: 7540
[11/15 12:23:55     77s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:55     77s] [NR-eGR] Total eGR-routed clock nets wire length: 7.481560e+03um 
[11/15 12:23:55     77s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:55     77s] [NR-eGR] Report for selected net(s) only.
[11/15 12:23:55     77s] [NR-eGR]   MTL1  (1H) length: 0.000000e+00um, number of vias: 281
[11/15 12:23:55     77s] [NR-eGR]   MTL2  (2V) length: 2.228680e+03um, number of vias: 333
[11/15 12:23:55     77s] [NR-eGR]   MTL3  (3H) length: 4.022640e+03um, number of vias: 86
[11/15 12:23:55     77s] [NR-eGR]   MTL4  (4V) length: 1.230240e+03um, number of vias: 0
[11/15 12:23:55     77s] [NR-eGR] Total length: 7.481560e+03um, number of vias: 700
[11/15 12:23:55     77s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:55     77s] [NR-eGR] Total routed clock nets wire length: 7.481560e+03um, number of vias: 700
[11/15 12:23:55     77s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:55     77s] [NR-eGR] End Peak syMemory usage = 1357.9 MB
[11/15 12:23:55     77s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[11/15 12:23:55     77s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.rgfgHyVGa
[11/15 12:23:55     77s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:55     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:55     77s] UM:                                                                   Early Global Route - eGR->NR step
[11/15 12:23:55     77s]     Routing using eGR in eGR->NR Step done.
[11/15 12:23:55     77s]     Routing using NR in eGR->NR Step...
[11/15 12:23:55     77s] 
[11/15 12:23:55     77s] CCOPT: Preparing to route 5 clock nets with NanoRoute.
[11/15 12:23:55     77s]   All net are default rule.
[11/15 12:23:55     77s]   Removed pre-existing routes for 5 nets.
[11/15 12:23:55     77s]   Preferred NanoRoute mode settings: Current
[11/15 12:23:55     78s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/15 12:23:55     78s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/15 12:23:55     78s]       Clock detailed routing...
[11/15 12:23:55     78s]         NanoRoute...
[11/15 12:23:55     78s] 
[11/15 12:23:55     78s] route_global_detail
[11/15 12:23:55     78s] 
[11/15 12:23:55     78s] #set_db route_design_detail_auto_stop false
[11/15 12:23:55     78s] #set_db route_design_detail_end_iteration 20
[11/15 12:23:55     78s] #set_db route_design_detail_min_length_for_widen_wire 0.100000
[11/15 12:23:55     78s] #set_db route_design_detail_post_route_wire_widen "widen"
[11/15 12:23:55     78s] #set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
[11/15 12:23:55     78s] #set_db route_design_allow_pin_as_feedthru "false"
[11/15 12:23:55     78s] #set_db route_design_selected_net_only true
[11/15 12:23:55     78s] #set_db route_design_top_routing_layer 4
[11/15 12:23:55     78s] #set_db route_design_with_eco true
[11/15 12:23:55     78s] #set_db route_design_with_si_driven false
[11/15 12:23:55     78s] #set_db route_design_with_timing_driven false
[11/15 12:23:55     78s] #Start route_global_detail on Thu Nov 15 12:23:55 2018
[11/15 12:23:55     78s] #
[11/15 12:23:55     78s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/15 12:23:55     78s] ### Net info: total nets: 971
[11/15 12:23:55     78s] ### Net info: dirty nets: 5
[11/15 12:23:55     78s] ### Net info: marked as disconnected nets: 0
[11/15 12:23:55     78s] ### Net info: fully routed nets: 0
[11/15 12:23:55     78s] ### Net info: trivial (single pin) nets: 0
[11/15 12:23:55     78s] ### Net info: unrouted nets: 971
[11/15 12:23:55     78s] ### Net info: re-extraction nets: 0
[11/15 12:23:55     78s] ### Net info: selected nets: 5
[11/15 12:23:55     78s] ### Net info: ignored nets: 0
[11/15 12:23:55     78s] ### Net info: skip routing nets: 0
[11/15 12:23:55     78s] #NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
[11/15 12:23:55     78s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:55     78s] #RTESIG:78da8d92cd4ec330108439f3142bb78720d1c6eb9fc4b92255e5800055a5708b82ea8688
[11/15 12:23:55     78s] #       34ae62a7109e1e0bae915d5ff7d3ecce8c67f3dd6a0304d512716191d212e171838a2a2c
[11/15 12:23:55     78s] #       168cf13c4555fad1cb1db99ecd9f9eb7c8241caad66a48de8d696f61b0ba07ab9d6bbafa
[11/15 12:23:55     78s] #       e69f6134034621693aa76bdd4f339900d70f2119810a883327d39a7a249058d7fbe1349a
[11/15 12:23:55     78s] #       4ba04b7fbe7f901c5a53b9494e2205f2d5ec7517d693c8803c54a3ee5f9bbdfb08c3398f
[11/15 12:23:55     78s] #       47a204f75ebc5f2fa5bbe1380d2916cb046921017d5d22ea155162f42ec4acb800ca7d13
[11/15 12:23:55     78s] #       a93b9ed2a6ebcc79b0a5d3c753c9729e17a5fd16a57555d7b89fcff26db556664c977d7d
[11/15 12:23:55     78s] #       a8efc7ddba0a47874c48207ffb43c120a73990338f88719645f3134a4619e90b15e1ef8b
[11/15 12:23:55     78s] #       52c4bb92e2825d92c7f397320b4157bf464027b2
[11/15 12:23:55     78s] #
[11/15 12:23:55     78s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:55     78s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:55     78s] #RTESIG:78da8d92cd4ec330108439f3142bb78720d1c6eb9fc4b92255e5800055a5708b82ea8688
[11/15 12:23:55     78s] #       34ae62a7109e1e0bae915d5ff7d3ecce8c67f3dd6a0304d512716191d212e171838a2a2c
[11/15 12:23:55     78s] #       168cf13c4555fad1cb1db99ecd9f9eb7c8241caad66a48de8d696f61b0ba07ab9d6bbafa
[11/15 12:23:55     78s] #       e69f6134034621693aa76bdd4f339900d70f2119810a883327d39a7a249058d7fbe1349a
[11/15 12:23:55     78s] #       4ba04b7fbe7f901c5a53b9494e2205f2d5ec7517d693c8803c54a3ee5f9bbdfb08c3398f
[11/15 12:23:55     78s] #       47a204f75ebc5f2fa5bbe1380d2916cb046921017d5d22ea155162f42ec4acb800ca7d13
[11/15 12:23:55     78s] #       a93b9ed2a6ebcc79b0a5d3c753c9729e17a5fd16a57555d7b89fcff26db556664c977d7d
[11/15 12:23:55     78s] #       a8efc7ddba0a47874c48207ffb43c120a73990338f88719645f3134a4619e90b15e1ef8b
[11/15 12:23:55     78s] #       52c4bb92e2825d92c7f397320b4157bf464027b2
[11/15 12:23:55     78s] #
[11/15 12:23:55     78s] #Using multithreading with 8 threads.
[11/15 12:23:55     78s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:55     78s] #Start routing data preparation on Thu Nov 15 12:23:55 2018
[11/15 12:23:55     78s] #
[11/15 12:23:55     78s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL1 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL2 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL1 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL2 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL2 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL3 is not specified for width 0.6400.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL2 is not specified for width 0.4800.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL3 is not specified for width 0.6400.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL3 is not specified for width 0.6400.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL4 is not specified for width 1.4400.
[11/15 12:23:55     78s] #WARNING (NRDB-2077) The below via enclosure for LAYER MTL3 is not specified for width 0.6400.
[11/15 12:23:55     78s] #WARNING (NRDB-2078) The above via enclosure for LAYER MTL4 is not specified for width 1.4400.
[11/15 12:23:55     78s] #Minimum voltage of a net in the design = 0.000.
[11/15 12:23:55     78s] #Maximum voltage of a net in the design = 3.300.
[11/15 12:23:55     78s] #Voltage range [0.000 - 0.000] has 1 net.
[11/15 12:23:55     78s] #Voltage range [3.300 - 3.300] has 1 net.
[11/15 12:23:55     78s] #Voltage range [0.000 - 3.300] has 969 nets.
[11/15 12:23:56     79s] # MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
[11/15 12:23:56     79s] # MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
[11/15 12:23:56     79s] # MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
[11/15 12:23:56     79s] # MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
[11/15 12:23:56     79s] #Regenerating Ggrids automatically.
[11/15 12:23:56     79s] #Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
[11/15 12:23:56     79s] #Using automatically generated G-grids.
[11/15 12:23:56     79s] #Done routing data preparation.
[11/15 12:23:56     79s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 953.96 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #Merging special wires: starts on Thu Nov 15 12:23:56 2018 with memory = 953.99 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:954.1 MB, peak:1.2 GB
[11/15 12:23:56     79s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     79s] #reading routing guides ......
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Finished routing data preparation on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Cpu time = 00:00:02
[11/15 12:23:56     79s] #Elapsed time = 00:00:00
[11/15 12:23:56     79s] #Increased memory = 9.68 (MB)
[11/15 12:23:56     79s] #Total memory = 954.14 (MB)
[11/15 12:23:56     79s] #Peak memory = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Start global routing on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Number of eco nets is 0
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Start global routing data preparation on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Start routing resource analysis on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Routing resource analysis is done on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #  Resource Analysis:
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/15 12:23:56     79s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/15 12:23:56     79s] #  --------------------------------------------------------------
[11/15 12:23:56     79s] #  MTL1           H         378           0         437    86.73%
[11/15 12:23:56     79s] #  MTL2           V         285           0         437     0.00%
[11/15 12:23:56     79s] #  MTL3           H         370           0         437     0.00%
[11/15 12:23:56     79s] #  MTL4           V         114           0         437     0.00%
[11/15 12:23:56     79s] #  --------------------------------------------------------------
[11/15 12:23:56     79s] #  Total                   1147       0.00%        1748    21.68%
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #  5 nets (0.51%) with 1 preferred extra spacing.
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Global routing data preparation is done on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.46 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Routing guide is on.
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.50 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #start global routing iteration 1...
[11/15 12:23:56     79s] #Initial_route: 0.05067
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.22 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #start global routing iteration 2...
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.38 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #start global routing iteration 3...
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.38 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[11/15 12:23:56     79s] #Total number of selected nets for routing = 5.
[11/15 12:23:56     79s] #Total number of unselected nets (but routable) for routing = 963 (skipped).
[11/15 12:23:56     79s] #Total number of nets in the design = 971.
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #963 skipped nets do not have any wires.
[11/15 12:23:56     79s] #5 routable nets have only global wires.
[11/15 12:23:56     79s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Routed net constraints summary:
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #        Rules   Pref Extra Space   Unconstrained  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #      Default                  5               0  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #        Total                  5               0  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Routing constraints summary of the whole design:
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #        Rules   Pref Extra Space   Unconstrained  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #      Default                  5             963  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #        Total                  5             963  
[11/15 12:23:56     79s] #------------------------------------------------
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #                 OverCon          
[11/15 12:23:56     79s] #                  #Gcell    %Gcell
[11/15 12:23:56     79s] #     Layer           (1)   OverCon
[11/15 12:23:56     79s] #  --------------------------------
[11/15 12:23:56     79s] #  MTL1          0(0.00%)   (0.00%)
[11/15 12:23:56     79s] #  MTL2          0(0.00%)   (0.00%)
[11/15 12:23:56     79s] #  MTL3          0(0.00%)   (0.00%)
[11/15 12:23:56     79s] #  MTL4          0(0.00%)   (0.00%)
[11/15 12:23:56     79s] #  --------------------------------
[11/15 12:23:56     79s] #     Total      0(0.00%)   (0.00%)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/15 12:23:56     79s] #  Overflow after GR: 0.00% H + 0.00% V
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Complete Global Routing.
[11/15 12:23:56     79s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:23:56     79s] #Total wire length = 7021 um.
[11/15 12:23:56     79s] #Total half perimeter of net bounding box = 2364 um.
[11/15 12:23:56     79s] #Total wire length on LAYER MTL1 = 0 um.
[11/15 12:23:56     79s] #Total wire length on LAYER MTL2 = 1989 um.
[11/15 12:23:56     79s] #Total wire length on LAYER MTL3 = 3888 um.
[11/15 12:23:56     79s] #Total wire length on LAYER MTL4 = 1145 um.
[11/15 12:23:56     79s] #Total number of vias = 542
[11/15 12:23:56     79s] #Up-Via Summary (total 542):
[11/15 12:23:56     79s] #           
[11/15 12:23:56     79s] #-----------------------
[11/15 12:23:56     79s] # MTL1              281
[11/15 12:23:56     79s] # MTL2              207
[11/15 12:23:56     79s] # MTL3               54
[11/15 12:23:56     79s] #-----------------------
[11/15 12:23:56     79s] #                   542 
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Total number of involved priority nets 5
[11/15 12:23:56     79s] #Maximum src to sink distance for priority net 546.8
[11/15 12:23:56     79s] #Average of max src_to_sink distance for priority net 354.8
[11/15 12:23:56     79s] #Average of ave src_to_sink distance for priority net 233.7
[11/15 12:23:56     79s] #Max overcon = 0 track.
[11/15 12:23:56     79s] #Total overcon = 0.00%.
[11/15 12:23:56     79s] #Worst layer Gcell overcon rate = 0.00%.
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Global routing statistics:
[11/15 12:23:56     79s] #Cpu time = 00:00:00
[11/15 12:23:56     79s] #Elapsed time = 00:00:00
[11/15 12:23:56     79s] #Increased memory = 5.13 (MB)
[11/15 12:23:56     79s] #Total memory = 959.27 (MB)
[11/15 12:23:56     79s] #Peak memory = 1219.30 (MB)
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #Finished global routing on Thu Nov 15 12:23:56 2018
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #
[11/15 12:23:56     79s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     79s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     79s] #reading routing guides ......
[11/15 12:23:56     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.54 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     79s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     79s] #Start Track Assignment.
[11/15 12:23:56     80s] #Done with 162 horizontal wires in 1 hboxes and 126 vertical wires in 1 hboxes.
[11/15 12:23:56     80s] #Done with 153 horizontal wires in 1 hboxes and 126 vertical wires in 1 hboxes.
[11/15 12:23:56     80s] #Complete Track Assignment.
[11/15 12:23:56     80s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:23:56     80s] #Total wire length = 7991 um.
[11/15 12:23:56     80s] #Total half perimeter of net bounding box = 2364 um.
[11/15 12:23:56     80s] #Total wire length on LAYER MTL1 = 862 um.
[11/15 12:23:56     80s] #Total wire length on LAYER MTL2 = 1905 um.
[11/15 12:23:56     80s] #Total wire length on LAYER MTL3 = 3992 um.
[11/15 12:23:56     80s] #Total wire length on LAYER MTL4 = 1233 um.
[11/15 12:23:56     80s] #Total number of vias = 542
[11/15 12:23:56     80s] #Up-Via Summary (total 542):
[11/15 12:23:56     80s] #           
[11/15 12:23:56     80s] #-----------------------
[11/15 12:23:56     80s] # MTL1              281
[11/15 12:23:56     80s] # MTL2              207
[11/15 12:23:56     80s] # MTL3               54
[11/15 12:23:56     80s] #-----------------------
[11/15 12:23:56     80s] #                   542 
[11/15 12:23:56     80s] #
[11/15 12:23:56     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.05 (MB), peak = 1219.30 (MB)
[11/15 12:23:56     80s] #
[11/15 12:23:56     80s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 12:23:56     80s] #Cpu time = 00:00:02
[11/15 12:23:56     80s] #Elapsed time = 00:00:01
[11/15 12:23:56     80s] #Increased memory = 16.64 (MB)
[11/15 12:23:56     80s] #Total memory = 961.06 (MB)
[11/15 12:23:56     80s] #Peak memory = 1219.30 (MB)
[11/15 12:23:56     80s] #WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
[11/15 12:23:56     80s] #Using multithreading with 8 threads.
[11/15 12:23:56     80s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     80s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     80s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     80s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:23:56     80s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:23:56     80s] #
[11/15 12:23:56     80s] #Start Detail Routing..
[11/15 12:23:56     80s] #start initial detail routing ...
[11/15 12:23:56     80s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[11/15 12:23:58     81s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[11/15 12:23:58     81s] #   number of violations = 0
[11/15 12:23:58     81s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 985.34 (MB), peak = 1219.30 (MB)
[11/15 12:23:58     81s] #Complete Detail Routing.
[11/15 12:23:58     81s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:23:58     81s] #Total wire length = 7497 um.
[11/15 12:23:58     81s] #Total half perimeter of net bounding box = 2364 um.
[11/15 12:23:58     81s] #Total wire length on LAYER MTL1 = 0 um.
[11/15 12:23:58     81s] #Total wire length on LAYER MTL2 = 254 um.
[11/15 12:23:58     81s] #Total wire length on LAYER MTL3 = 4324 um.
[11/15 12:23:58     81s] #Total wire length on LAYER MTL4 = 2919 um.
[11/15 12:23:58     81s] #Total number of vias = 818
[11/15 12:23:58     81s] #Total number of multi-cut vias = 551 ( 67.4%)
[11/15 12:23:58     81s] #Total number of single cut vias = 267 ( 32.6%)
[11/15 12:23:58     81s] #Up-Via Summary (total 818):
[11/15 12:23:58     81s] #                   single-cut          multi-cut      Total
[11/15 12:23:58     81s] #-----------------------------------------------------------
[11/15 12:23:58     81s] # MTL1               0 (  0.0%)       281 (100.0%)        281
[11/15 12:23:58     81s] # MTL2               0 (  0.0%)       270 (100.0%)        270
[11/15 12:23:58     81s] # MTL3             267 (100.0%)         0 (  0.0%)        267
[11/15 12:23:58     81s] #-----------------------------------------------------------
[11/15 12:23:58     81s] #                  267 ( 32.6%)       551 ( 67.4%)        818 
[11/15 12:23:58     81s] #
[11/15 12:23:58     81s] #Total number of DRC violations = 0
[11/15 12:23:58     81s] #Cpu time = 00:00:02
[11/15 12:23:58     81s] #Elapsed time = 00:00:02
[11/15 12:23:58     81s] #Increased memory = -0.02 (MB)
[11/15 12:23:58     81s] #Total memory = 961.05 (MB)
[11/15 12:23:58     81s] #Peak memory = 1219.30 (MB)
[11/15 12:23:58     81s] #route_detail Statistics:
[11/15 12:23:58     81s] #Cpu time = 00:00:02
[11/15 12:23:58     81s] #Elapsed time = 00:00:02
[11/15 12:23:58     81s] #Increased memory = -0.01 (MB)
[11/15 12:23:58     81s] #Total memory = 961.05 (MB)
[11/15 12:23:58     81s] #Peak memory = 1219.30 (MB)
[11/15 12:23:58     81s] #
[11/15 12:23:58     81s] #route_global_detail statistics:
[11/15 12:23:58     81s] #Cpu time = 00:00:04
[11/15 12:23:58     81s] #Elapsed time = 00:00:02
[11/15 12:23:58     81s] #Increased memory = 37.04 (MB)
[11/15 12:23:58     81s] #Total memory = 970.10 (MB)
[11/15 12:23:58     81s] #Peak memory = 1219.30 (MB)
[11/15 12:23:58     81s] #Number of warnings = 27
[11/15 12:23:58     81s] #Total number of warnings = 29
[11/15 12:23:58     81s] #Number of fails = 0
[11/15 12:23:58     81s] #Total number of fails = 0
[11/15 12:23:58     81s] #Complete route_global_detail on Thu Nov 15 12:23:58 2018
[11/15 12:23:58     81s] #
[11/15 12:23:58     81s] ### 
[11/15 12:23:58     81s] ###   Scalability Statistics
[11/15 12:23:58     81s] ### 
[11/15 12:23:58     81s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:23:58     81s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[11/15 12:23:58     81s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:23:58     81s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Data Preparation              |        00:00:02|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/15 12:23:58     81s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[11/15 12:23:58     81s] ###   Entire Command                |        00:00:04|        00:00:02|             1.6|
[11/15 12:23:58     81s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:23:58     81s] ### 
[11/15 12:23:58     81s]         NanoRoute done. (took cpu=0:00:03.6 real=0:00:02.3)
[11/15 12:23:58     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     81s] UM:                                                                   NanoRoute
[11/15 12:23:58     81s]       Clock detailed routing done.
[11/15 12:23:58     81s] Checking guided vs. routed lengths for 5 nets...
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s]       
[11/15 12:23:58     81s]       Guided max path lengths
[11/15 12:23:58     81s]       =======================
[11/15 12:23:58     81s]       
[11/15 12:23:58     81s]       ---------------------------------------
[11/15 12:23:58     81s]       From (um)    To (um)    Number of paths
[11/15 12:23:58     81s]       ---------------------------------------
[11/15 12:23:58     81s]          0.000     100.000           1
[11/15 12:23:58     81s]        100.000     200.000           0
[11/15 12:23:58     81s]        200.000     300.000           1
[11/15 12:23:58     81s]        300.000     400.000           1
[11/15 12:23:58     81s]        400.000     500.000           0
[11/15 12:23:58     81s]        500.000     600.000           1
[11/15 12:23:58     81s]        600.000     700.000           1
[11/15 12:23:58     81s]       ---------------------------------------
[11/15 12:23:58     81s]       
[11/15 12:23:58     81s]       Deviation of routing from guided max path lengths
[11/15 12:23:58     81s]       =================================================
[11/15 12:23:58     81s]       
[11/15 12:23:58     81s]       -------------------------------------
[11/15 12:23:58     81s]       From (%)    To (%)    Number of paths
[11/15 12:23:58     81s]       -------------------------------------
[11/15 12:23:58     81s]       below       0.000            3
[11/15 12:23:58     81s]        0.000      1.000            0
[11/15 12:23:58     81s]        1.000      2.000            0
[11/15 12:23:58     81s]        2.000      3.000            0
[11/15 12:23:58     81s]        3.000      4.000            1
[11/15 12:23:58     81s]        4.000      5.000            0
[11/15 12:23:58     81s]        5.000      6.000            1
[11/15 12:23:58     81s]       -------------------------------------
[11/15 12:23:58     81s]       
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s]     Top 3 notable deviations of routed length from guided length
[11/15 12:23:58     81s]     =============================================================
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s]     Net CTS_2 (90 terminals)
[11/15 12:23:58     81s]     Guided length:  max path =   310.798um, total =  2194.798um
[11/15 12:23:58     81s]     Routed length:  max path =   320.640um, total =  2254.640um
[11/15 12:23:58     81s]     Deviation:      max path =     3.167%,  total =     2.727%
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s]     Net CTS_1 (90 terminals)
[11/15 12:23:58     81s]     Guided length:  max path =   574.800um, total =  2260.080um
[11/15 12:23:58     81s]     Routed length:  max path =   549.480um, total =  2307.760um
[11/15 12:23:58     81s]     Deviation:      max path =    -4.405%,  total =     2.110%
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s]     Net CTS_3 (96 terminals)
[11/15 12:23:58     81s]     Guided length:  max path =   641.640um, total =  2634.720um
[11/15 12:23:58     81s]     Routed length:  max path =   529.680um, total =  2669.720um
[11/15 12:23:58     81s]     Deviation:      max path =   -17.449%,  total =     1.328%
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] Set FIXED routing status on 5 net(s)
[11/15 12:23:58     81s] Set FIXED placed status on 4 instance(s)
[11/15 12:23:58     81s]     Routing using NR in eGR->NR Step done.
[11/15 12:23:58     81s] Net route status summary:
[11/15 12:23:58     81s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     81s]   Non-clock:   966 (unrouted=966, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] CCOPT: Done with clock implementation routing.
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] CCOpt: Starting congestion repair using flow wrapper.
[11/15 12:23:58     81s]     Congestion Repair...
[11/15 12:23:58     81s] User Input Parameters:
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] Starting congestion repair ...
[11/15 12:23:58     81s] - Congestion Driven    : On
[11/15 12:23:58     81s] - Timing Driven        : Off
[11/15 12:23:58     81s] - Area-Violation Based : On
[11/15 12:23:58     81s] - Start Rollback Level : -5
[11/15 12:23:58     81s] - Legalized            : On
[11/15 12:23:58     81s] - Window Based         : Off
[11/15 12:23:58     81s] - eDen incr mode       : Off
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:23:58     81s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:23:58     81s] No Views given, use default active views for adaptive view pruning
[11/15 12:23:58     81s] SKP will enable view:
[11/15 12:23:58     81s]   slow_ss
[11/15 12:23:58     81s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1388.9M
[11/15 12:23:58     81s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1388.9M
[11/15 12:23:58     81s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1388.9M
[11/15 12:23:58     81s] Starting Early Global Route congestion estimation: mem = 1388.9M
[11/15 12:23:58     81s] (I)       Reading DB...
[11/15 12:23:58     81s] (I)       Read data from FE... (mem=1388.9M)
[11/15 12:23:58     81s] (I)       Read nodes and places... (mem=1388.9M)
[11/15 12:23:58     81s] (I)       Done Read nodes and places (cpu=0.000s, mem=1388.9M)
[11/15 12:23:58     81s] (I)       Read nets... (mem=1388.9M)
[11/15 12:23:58     81s] (I)       Done Read nets (cpu=0.010s, mem=1388.9M)
[11/15 12:23:58     81s] (I)       Done Read data from FE (cpu=0.010s, mem=1388.9M)
[11/15 12:23:58     81s] (I)       before initializing RouteDB syMemory usage = 1388.9 MB
[11/15 12:23:58     81s] (I)       congestionReportName   : 
[11/15 12:23:58     81s] (I)       layerRangeFor2DCongestion : 
[11/15 12:23:58     81s] (I)       buildTerm2TermWires    : 1
[11/15 12:23:58     81s] (I)       doTrackAssignment      : 1
[11/15 12:23:58     81s] (I)       dumpBookshelfFiles     : 0
[11/15 12:23:58     81s] (I)       numThreads             : 8
[11/15 12:23:58     81s] (I)       bufferingAwareRouting  : false
[11/15 12:23:58     81s] (I)       honorPin               : false
[11/15 12:23:58     81s] [NR-eGR] honorMsvRouteConstraint: false
[11/15 12:23:58     81s] (I)       honorPinGuide          : true
[11/15 12:23:58     81s] (I)       honorPartition         : false
[11/15 12:23:58     81s] (I)       honorPartitionAllowFeedthru: false
[11/15 12:23:58     81s] (I)       allowPartitionCrossover: false
[11/15 12:23:58     81s] (I)       honorSingleEntry       : true
[11/15 12:23:58     81s] (I)       honorSingleEntryStrong : true
[11/15 12:23:58     81s] (I)       handleViaSpacingRule   : false
[11/15 12:23:58     81s] (I)       handleEolSpacingRule   : false
[11/15 12:23:58     81s] (I)       PDConstraint           : none
[11/15 12:23:58     81s] (I)       expBetterNDRHandling   : false
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] honorClockSpecNDR      : 0
routingEffortLevel     : 3
[11/15 12:23:58     81s] (I)       effortLevel            : standard
[11/15 12:23:58     81s] (I)       relaxedTopLayerCeiling : 127
[11/15 12:23:58     81s] [NR-eGR] minRouteLayer          : 2
[11/15 12:23:58     81s] [NR-eGR] maxRouteLayer          : 4
[11/15 12:23:58     81s] (I)       relaxedBottomLayerFloor: 2
[11/15 12:23:58     81s] (I)       numRowsPerGCell        : 1
[11/15 12:23:58     81s] (I)       speedUpLargeDesign     : 0
[11/15 12:23:58     81s] (I)       multiThreadingTA       : 1
[11/15 12:23:58     81s] (I)       optimizationMode       : false
[11/15 12:23:58     81s] (I)       routeSecondPG          : false
[11/15 12:23:58     81s] (I)       scenicRatioForLayerRelax: 0.00
[11/15 12:23:58     81s] (I)       detourLimitForLayerRelax: 0.00
[11/15 12:23:58     81s] (I)       punchThroughDistance   : 500.00
[11/15 12:23:58     81s] (I)       scenicBound            : 1.15
[11/15 12:23:58     81s] (I)       maxScenicToAvoidBlk    : 100.00
[11/15 12:23:58     81s] (I)       source-to-sink ratio   : 0.00
[11/15 12:23:58     81s] (I)       targetCongestionRatioH : 1.00
[11/15 12:23:58     81s] (I)       targetCongestionRatioV : 1.00
[11/15 12:23:58     81s] (I)       layerCongestionRatio   : 0.70
[11/15 12:23:58     81s] (I)       m1CongestionRatio      : 0.10
[11/15 12:23:58     81s] (I)       m2m3CongestionRatio    : 0.70
[11/15 12:23:58     81s] (I)       localRouteEffort       : 1.00
[11/15 12:23:58     81s] (I)       numSitesBlockedByOneVia: 8.00
[11/15 12:23:58     81s] (I)       supplyScaleFactorH     : 1.00
[11/15 12:23:58     81s] (I)       supplyScaleFactorV     : 1.00
[11/15 12:23:58     81s] (I)       highlight3DOverflowFactor: 0.00
[11/15 12:23:58     81s] (I)       routeVias              : 
[11/15 12:23:58     81s] (I)       readTROption           : true
[11/15 12:23:58     81s] (I)       extraSpacingFactor     : 1.00
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] numTracksPerClockWire  : 0
routeSelectedNetsOnly  : false
[11/15 12:23:58     81s] (I)       clkNetUseMaxDemand     : false
[11/15 12:23:58     81s] (I)       extraDemandForClocks   : 0
[11/15 12:23:58     81s] (I)       steinerRemoveLayers    : false
[11/15 12:23:58     81s] (I)       demoteLayerScenicScale : 1.00
[11/15 12:23:58     81s] (I)       nonpreferLayerCostScale : 100.00
[11/15 12:23:58     81s] (I)       similarTopologyRoutingFast : false
[11/15 12:23:58     81s] (I)       spanningTreeRefinement : false
[11/15 12:23:58     81s] (I)       spanningTreeRefinementAlpha : -1.00
[11/15 12:23:58     81s] (I)       starting read tracks
[11/15 12:23:58     81s] (I)       build grid graph
[11/15 12:23:58     81s] (I)       build grid graph start
[11/15 12:23:58     81s] [NR-eGR] MTL1 has no routable track
[11/15 12:23:58     81s] [[11/15 12:23:58     81s] (I)       build grid graph end
NR-eGR] MTL2 has single uniform track structure
[11/15 12:23:58     81s] [NR-eGR] MTL3 has single uniform track structure
[11/15 12:23:58     81s] [NR-eGR] MTL4 has single uniform track structure
[11/15 12:23:58     81s] (I)       numViaLayers=4
[11/15 12:23:58     81s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:58     81s] (I)       Reading via DCON_MM2_north for layer: 1 
[11/15 12:23:58     81s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:58     81s] (I)       end build via table
[11/15 12:23:58     81s] [NR-eGR] Read 84 PG shapes in 0.000 seconds
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
Design has 0 blackboxes considered as all layer blockages. 
[11/15 12:23:58     81s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 932
[11/15 12:23:58     81s] (I)       readDataFromPlaceDB
[11/15 12:23:58     81s] (I)       Read net information..
[11/15 12:23:58     81s] (I)       Read testcase time = 0.000 seconds
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] (I)       read default dcut vias
[11/15 12:23:58     81s] (I)       Reading via DCON_MM_north for layer: 0 
[11/15 12:23:58     81s] (I)       Reading via DCON_MM2_east for layer: 1 
[11/15 12:23:58     81s] (I)       Reading via CON_MM3 for layer: 2 
[11/15 12:23:58     81s] (I)       early_global_route_priority property id does not exist.
[11/15 12:23:58     81s] (I)       Start initializing grid graph
[11/15 12:23:58     81s] (I)       End initializing grid graph
[11/15 12:23:58     81s] (I)       Model blockages into capacity
[11/15 12:23:58     81s] (I)       Read Num Blocks=84  Num Prerouted Wires=932  Num CS=0
[11/15 12:23:58     81s] (I)       Num blockages on layer 1: 84
[11/15 12:23:58     81s] (I)       Num blockages on layer 2: 0
[11/15 12:23:58     81s] (I)       Num blockages on layer 3: 0
[11/15 12:23:58     81s] (I)       Modeling time = 0.000 seconds
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] (I)       Number of ignored nets = 5
[11/15 12:23:58     81s] (I)       Number of fixed nets = 5.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of clock nets = 5.  Ignored: No
[11/15 12:23:58     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of special nets = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/15 12:23:58     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/15 12:23:58     81s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1388.9 MB
[11/15 12:23:58     81s] (I)       Ndr track 0 does not exist
[11/15 12:23:58     81s] (I)       Ndr track 0 does not exist
[11/15 12:23:58     81s] (I)       Layer1  viaCost=300.00
[11/15 12:23:58     81s] (I)       Layer2  viaCost=200.00
[11/15 12:23:58     81s] (I)       Layer3  viaCost=300.00
[11/15 12:23:58     81s] (I)       ---------------------Grid Graph Info--------------------
[11/15 12:23:58     81s] (I)       Routing area        : (4080, 3960) - (410400, 500280)
[11/15 12:23:58     81s] (I)       Core area           : (17280, 17160) - (393120, 483120)
[11/15 12:23:58     81s] (I)       Site width          :  1440  (dbu)
[11/15 12:23:58     81s] (I)       Row height          : 13200  (dbu)
[11/15 12:23:58     81s] (I)       GCell width         : 13200  (dbu)
[11/15 12:23:58     81s] (I)       GCell height        : 13200  (dbu)
[11/15 12:23:58     81s] (I)       Grid                :    31    38     4
[11/15 12:23:58     81s] (I)       Layer numbers       :     1     2     3     4
[11/15 12:23:58     81s] (I)       Vertical capacity   :     0 13200     0 13200
[11/15 12:23:58     81s] (I)       Horizontal capacity :     0     0 13200     0
[11/15 12:23:58     81s] (I)       Default wire width  :   480   480   640  1440
[11/15 12:23:58     81s] (I)       Default wire space  :   520   520   600  1400
[11/15 12:23:58     81s] (I)       Default wire pitch  :  1000  1000  1240  2840
[11/15 12:23:58     81s] (I)       Default pitch size  :  1000  1440  1320  3600
[11/15 12:23:58     81s] (I)       First track coord   :     0   720  1320  2880
[11/15 12:23:58     81s] (I)       Num tracks per GCell: 13.20  9.17 10.00  3.67
[11/15 12:23:58     81s] (I)       Total num of tracks :     0   285   378   114
[11/15 12:23:58     81s] (I)       Num of masks        :     1     1     1     1
[11/15 12:23:58     81s] (I)       Num of trim masks   :     0     0     0     0
[11/15 12:23:58     81s] (I)       --------------------------------------------------------
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] ============ Routing rule table ============
[11/15 12:23:58     81s] [NR-eGR] Rule id: 0  Nets: 0 
id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/15 12:23:58     81s] (I)       Pitch:  L1=2000  L2=2000  L3=2480  L4=5680
[11/15 12:23:58     81s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2
[11/15 12:23:58     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:58     81s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] Rule id: 1  Nets: 963 
Pitch:  L1=1000  L2=1440  L3=1320  L4=3600
[11/15 12:23:58     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:58     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[11/15 12:23:58     81s] [NR-eGR] ========================================
[11/15 12:23:58     81s] [NR-eGR] 
[11/15 12:23:58     81s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/15 12:23:58     81s] (I)       blocked tracks on layer2 : = 600 / 10830 (5.54%)
[11/15 12:23:58     81s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[11/15 12:23:58     81s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[11/15 12:23:58     81s] (I)       After initializing earlyGlobalRoute syMemory usage = 1388.9 MB
[11/15 12:23:58     81s] (I)       Loading and dumping file time : 0.01 seconds
[11/15 12:23:58     81s] (I)       ============= Initialization =============
[11/15 12:23:58     81s] (I)       totalPins=2901  totalGlobalPin=2604 (89.76%)
[11/15 12:23:58     81s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
============  Phase 1a Route ============
[11/15 12:23:58     81s] (I)       Phase 1a runs 0.00 seconds
[11/15 12:23:58     81s] (I)       Usage: 4710 = (2212 H, 2498 V) = (18.88% H, 17.15% V) = (2.920e+04um H, 3.297e+04um V)
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] (I)       ============  Phase 1b Route ============
[11/15 12:23:58     81s] (I)       Usage: 4710 = (2212 H, 2498 V) = (18.88% H, 17.15% V) = (2.920e+04um H, 3.297e+04um V)
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] (I)       earlyGlobalRoute overflow of layer group 1: 5.16% H + 0.00% V. EstWL: 6.217200e+04um
[11/15 12:23:58     81s] (I)       ============  Phase 1c Route ============
[11/15 12:23:58     81s] (I)       Usage: 4710 = (2212 H, 2498 V) = (18.88% H, 17.15% V) = (2.920e+04um H, 3.297e+04um V)
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] (I)       ============  Phase 1d Route ============
[11/15 12:23:58     81s] (I)       Usage: 4710 = (2212 H, 2498 V) = (18.88% H, 17.15% V) = (2.920e+04um H, 3.297e+04um V)
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] (I)       ============  Phase 1e Route ============
[11/15 12:23:58     81s] (I)       Phase 1e runs 0.00 seconds
[11/15 12:23:58     81s] (I)       Usage: 4710 = (2212 H, 2498 V) = (18.88% H, 17.15% V) = (2.920e+04um H, 3.297e+04um V)
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] (I)       [11/15 12:23:58     81s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 5.16% H + 0.00% V. EstWL: 6.217200e+04um
[11/15 12:23:58     81s] [NR-eGR] 
============  Phase 1l Route ============
[11/15 12:23:58     81s] (I)       Phase 1l runs 0.00 seconds
[11/15 12:23:58     81s] (I)       
[11/15 12:23:58     81s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 12:23:58     81s] [NR-eGR]                        OverCon           OverCon            
[11/15 12:23:58     81s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/15 12:23:58     81s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[11/15 12:23:58     81s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:58     81s] [NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:58     81s] [NR-eGR]    MTL2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:58     81s] [NR-eGR]    MTL3  (3)        20( 1.75%)         3( 0.26%)   ( 2.02%) 
[11/15 12:23:58     81s] [NR-eGR]    MTL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 12:23:58     81s] [NR-eGR] ---------------------------------------------------------------
[11/15 12:23:58     81s] [NR-eGR] Total               20( 0.58%)         3( 0.09%)   ( 0.67%) 
[11/15 12:23:58     81s] [NR-eGR] 
[11/15 12:23:58     81s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/15 12:23:58     81s] (I)       total 2D Cap : 26286 = (11718 H, 14568 V)
[11/15 12:23:58     81s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.95% H + 0.00% V
[11/15 12:23:58     81s] [NR-eGR] Overflow after earlyGlobalRoute 2.45% H + 0.00% V
[11/15 12:23:58     81s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1388.9M
[11/15 12:23:58     81s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.042, MEM:1388.9M
[11/15 12:23:58     81s] OPERPROF: Starting HotSpotCal at level 1, MEM:1388.9M
[11/15 12:23:58     81s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:58     81s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:23:58     81s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:58     81s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:23:58     81s] [hotspot] +------------+---------------+---------------+
[11/15 12:23:58     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:23:58     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:23:58     81s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1390.9M
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] === incrementalPlace Internal Loop 1 ===
[11/15 12:23:58     81s] Skipped repairing congestion.
[11/15 12:23:58     81s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1390.9M
[11/15 12:23:58     81s] Starting Early Global Route wiring: mem = 1390.9M
[11/15 12:23:58     81s] (I)       ============= track Assignment ============
[11/15 12:23:58     81s] (I)       extract Global 3D Wires
[11/15 12:23:58     81s] (I)       Extract Global WL : time=0.00
[11/15 12:23:58     81s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[11/15 12:23:58     81s] (I)       Initialization real time=0.00 seconds
[11/15 12:23:58     81s] (I)       Run Multi-thread track assignment
[11/15 12:23:58     81s] (I)       Kernel real time=0.01 seconds
[11/15 12:23:58     81s] (I)       End Greedy Track Assignment
[11/15 12:23:58     81s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:58     81s] [NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[11/15 12:23:58     81s] [NR-eGR]   MTL2  (2V) length: 3.463666e+04um, number of vias: 4319
[11/15 12:23:58     81s] [NR-eGR]   MTL3  (3H) length: 3.526916e+04um, number of vias: 343
[11/15 12:23:58     81s] [NR-eGR]   MTL4  (4V) length: 4.412760e+03um, number of vias: 0
[11/15 12:23:58     81s] [NR-eGR] Total length: 7.431858e+04um, number of vias: 7699
[11/15 12:23:58     81s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:58     81s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/15 12:23:58     81s] [NR-eGR] --------------------------------------------------------------------------
[11/15 12:23:58     81s] Early Global Route wiring runtime: 0.03 seconds, mem = [11/15 12:23:58     81s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.019, MEM:1388.9M
1388.9M
[11/15 12:23:58     81s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/15 12:23:58     81s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:23:58     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     81s] UM:                                                                   Congestion Repair
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] CCOpt: Done with congestion repair using flow wrapper.
[11/15 12:23:58     81s] 
[11/15 12:23:58     81s] Net route status summary:
[11/15 12:23:58     81s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     81s]   Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     81s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.0 real=0:00:02.7)
[11/15 12:23:58     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     81s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[11/15 12:23:58     81s]   Clock implementation routing done.
[11/15 12:23:58     81s]   Leaving CCOpt scope - extractRC...
[11/15 12:23:58     81s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:23:58     81s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:23:58     81s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:23:58     81s] RC Extraction called in multi-corner(2) mode.
[11/15 12:23:58     81s] RCMode: PreRoute
[11/15 12:23:58     81s]       RC Corner Indexes            0       1   
[11/15 12:23:58     81s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:23:58     81s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:58     81s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:58     81s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:23:58     81s] Shrink Factor                : 1.00000
[11/15 12:23:58     81s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:23:58     81s] Using capacitance table file ...
[11/15 12:23:58     81s] Updating RC grid for preRoute extraction ...
[11/15 12:23:58     81s] Initializing multi-corner capacitance tables ... 
[11/15 12:23:58     81s] Initializing multi-corner resistance tables ...
[11/15 12:23:58     81s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1388.938M)
[11/15 12:23:58     81s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:23:58     81s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     81s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:23:58     81s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:58     81s]   Rebuilding timing graph...
[11/15 12:23:58     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 1447.0M, InitMEM = 1447.0M)
[11/15 12:23:58     82s]   Rebuilding timing graph done.
[11/15 12:23:58     82s] End AAE Lib Interpolated Model. (MEM=1462.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:58     82s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:23:58     82s]   Clock DAG stats after routing clock trees:
[11/15 12:23:58     82s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]   Clock DAG net violations after routing clock trees: none
[11/15 12:23:58     82s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/15 12:23:58     82s]     Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/15 12:23:58     82s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]      Invs: INV5: 1 
[11/15 12:23:58     82s]   Primary reporting skew group after routing clock trees:
[11/15 12:23:58     82s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]   Skew group summary after routing clock trees:
[11/15 12:23:58     82s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]   Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.3 real=0:00:02.9)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   CCOpt::Phase::Routing
[11/15 12:23:58     82s]   CCOpt::Phase::PostConditioning...
[11/15 12:23:58     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.9M
[11/15 12:23:58     82s] #spOpts: N=180 
[11/15 12:23:58     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.9M
[11/15 12:23:58     82s] OPERPROF:     Starting CMU at level 3, MEM:1509.9M
[11/15 12:23:58     82s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1511.9M
[11/15 12:23:58     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:1511.9M
[11/15 12:23:58     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1511.9MB).
[11/15 12:23:58     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1511.9M
[11/15 12:23:58     82s]   Removing CTS place status from clock tree and sinks.
[11/15 12:23:58     82s] Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[11/15 12:23:58     82s]   Switching to inst based legalization.
[11/15 12:23:58     82s]   PostConditioning...
[11/15 12:23:58     82s]     PostConditioning active optimizations:
[11/15 12:23:58     82s]      - DRV fixing with cell sizing and buffering
[11/15 12:23:58     82s]      - Skew fixing with cell sizing
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Currently running CTS, using active skew data
[11/15 12:23:58     82s]     Reset bufferability constraints...
[11/15 12:23:58     82s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/15 12:23:58     82s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]     Upsizing to fix DRVs...
[11/15 12:23:58     82s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:58     82s]     CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     PRO Statistics: Fix DRVs (initial upsizing):
[11/15 12:23:58     82s]     ============================================
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Cell changes by Net Type:
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     top                0            0           0            0                    0                  0
[11/15 12:23:58     82s]     trunk              0            0           0            0                    0                  0
[11/15 12:23:58     82s]     leaf               0            0           0            0                    0                  0
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:23:58     82s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[11/15 12:23:58     82s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]       wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[11/15 12:23:58     82s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[11/15 12:23:58     82s]       Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]       Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[11/15 12:23:58     82s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]        Invs: INV5: 1 
[11/15 12:23:58     82s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   Upsizing to fix DRVs
[11/15 12:23:58     82s]     Recomputing CTS skew targets...
[11/15 12:23:58     82s]     Resolving skew group constraints...
[11/15 12:23:58     82s]       Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
[11/15 12:23:58     82s]     Resolving skew group constraints done.
[11/15 12:23:58     82s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]     Fixing DRVs...
[11/15 12:23:58     82s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:23:58     82s]     CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     PRO Statistics: Fix DRVs (cell sizing):
[11/15 12:23:58     82s]     =======================================
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Cell changes by Net Type:
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     top                0            0           0            0                    0                  0
[11/15 12:23:58     82s]     trunk              0            0           0            0                    0                  0
[11/15 12:23:58     82s]     leaf               0            0           0            0                    0                  0
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:23:58     82s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Clock DAG stats PostConditioning after DRV fixing:
[11/15 12:23:58     82s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]       wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]     Clock DAG net violations PostConditioning after DRV fixing: none
[11/15 12:23:58     82s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[11/15 12:23:58     82s]       Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]       Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[11/15 12:23:58     82s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]        Invs: INV5: 1 
[11/15 12:23:58     82s]     Primary reporting skew group PostConditioning after DRV fixing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Skew group summary PostConditioning after DRV fixing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   Fixing DRVs
[11/15 12:23:58     82s]     Buffering to fix DRVs...
[11/15 12:23:58     82s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% [11/15 12:23:58     82s] success count. Default: 0, QS: 0, QD: 0, FS: 0

[11/15 12:23:58     82s]     Inserted 0 buffers and inverters.
[11/15 12:23:58     82s]     CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/15 12:23:58     82s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/15 12:23:58     82s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]       wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/15 12:23:58     82s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/15 12:23:58     82s]       Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]       Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/15 12:23:58     82s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]        Invs: INV5: 1 
[11/15 12:23:58     82s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   Buffering to fix DRVs
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] Slew Diagnostics: After DRV fixing
[11/15 12:23:58     82s] ==================================
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] Global Causes:
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] -----
[11/15 12:23:58     82s] Cause
[11/15 12:23:58     82s] -----
[11/15 12:23:58     82s]   (empty table)
[11/15 12:23:58     82s] -----
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] Top 5 overslews:
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] ---------------------------------
[11/15 12:23:58     82s] Overslew    Causes    Driving Pin
[11/15 12:23:58     82s] ---------------------------------
[11/15 12:23:58     82s]   (empty table)
[11/15 12:23:58     82s] ---------------------------------
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s] Cause    Occurences
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s]   (empty table)
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] Violation diagnostics counts from the 0 nodes that have violations:
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s] Cause    Occurences
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s]   (empty table)
[11/15 12:23:58     82s] -------------------
[11/15 12:23:58     82s] 
[11/15 12:23:58     82s]     Fixing Skew by cell sizing...
[11/15 12:23:58     82s] Path optimization required 0 stage delay updates 
[11/15 12:23:58     82s] Fixing short paths with downsize only
[11/15 12:23:58     82s]     Resized 0 clock insts to decrease delay.
[11/15 12:23:58     82s] Path optimization required 0 stage delay updates 
[11/15 12:23:58     82s]     Resized 0 clock insts to increase delay.
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     PRO Statistics: Fix Skew (cell sizing):
[11/15 12:23:58     82s]     =======================================
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Cell changes by Net Type:
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     top                0            0           0            0                    0                  0
[11/15 12:23:58     82s]     trunk              0            0           0            0                    0                  0
[11/15 12:23:58     82s]     leaf               0            0           0            0                    0                  0
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:23:58     82s]     ---------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:23:58     82s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:23:58     82s]     
[11/15 12:23:58     82s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[11/15 12:23:58     82s]       cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]       cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]       cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]       sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]       wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[11/15 12:23:58     82s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[11/15 12:23:58     82s]       Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]       Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[11/15 12:23:58     82s]        Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]        Invs: INV5: 1 
[11/15 12:23:58     82s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[11/15 12:23:58     82s]       skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]     Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   Fixing Skew by cell sizing
[11/15 12:23:58     82s]     Reconnecting optimized routes...
[11/15 12:23:58     82s]     Reset timing graph...
[11/15 12:23:58     82s] Ignoring AAE DB Resetting ...
[11/15 12:23:58     82s]     Reset timing graph done.
[11/15 12:23:58     82s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[11/15 12:23:58     82s]     Set dirty flag on 0 insts, 0 nets
[11/15 12:23:58     82s]   PostConditioning done.
[11/15 12:23:58     82s] Net route status summary:
[11/15 12:23:58     82s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     82s]   Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:23:58     82s]   Update timing and DAG stats after post-conditioning...
[11/15 12:23:58     82s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:58     82s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:23:58     82s]   Rebuilding timing graph...
[11/15 12:23:58     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.1M, InitMEM = 1488.1M)
[11/15 12:23:58     82s]   Rebuilding timing graph done.
[11/15 12:23:58     82s] End AAE Lib Interpolated Model. (MEM=1502.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:58     82s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/15 12:23:58     82s]   Clock DAG stats after post-conditioning:
[11/15 12:23:58     82s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:58     82s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:58     82s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:58     82s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:58     82s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:58     82s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:58     82s]   Clock DAG net violations after post-conditioning: none
[11/15 12:23:58     82s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/15 12:23:58     82s]     Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]     Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:58     82s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/15 12:23:58     82s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:23:58     82s]      Invs: INV5: 1 
[11/15 12:23:58     82s]   Primary reporting skew group after post-conditioning:
[11/15 12:23:58     82s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]   Skew group summary after post-conditioning:
[11/15 12:23:58     82s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:58     82s]   Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:58     82s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/15 12:23:58     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:58     82s] UM:                                                                   CCOpt::Phase::PostConditioning
[11/15 12:23:58     82s]   Setting CTS place status to fixed for clock tree and sinks.
[11/15 12:23:58     82s] numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/15 12:23:58     82s]   Post-balance tidy up or trial balance steps...
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG stats at end of CTS:
[11/15 12:23:58     82s]   ==============================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   -------------------------------------------------------------
[11/15 12:23:58     82s]   Cell type                     Count    Area       Capacitance
[11/15 12:23:58     82s]   -------------------------------------------------------------
[11/15 12:23:58     82s]   Buffers                         3      855.360       0.103
[11/15 12:23:58     82s]   Inverters                       1      133.056       0.067
[11/15 12:23:58     82s]   Integrated Clock Gates          0        0.000       0.000
[11/15 12:23:58     82s]   Non-Integrated Clock Gates      0        0.000       0.000
[11/15 12:23:58     82s]   Clock Logic                     0        0.000       0.000
[11/15 12:23:58     82s]   All                             4      988.416       0.170
[11/15 12:23:58     82s]   -------------------------------------------------------------
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG wire lengths at end of CTS:
[11/15 12:23:58     82s]   =====================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   --------------------
[11/15 12:23:58     82s]   Type     Wire Length
[11/15 12:23:58     82s]   --------------------
[11/15 12:23:58     82s]   Top          0.000
[11/15 12:23:58     82s]   Trunk      297.140
[11/15 12:23:58     82s]   Leaf      7200.120
[11/15 12:23:58     82s]   Total     7497.260
[11/15 12:23:58     82s]   --------------------
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG capacitances at end of CTS:
[11/15 12:23:58     82s]   =====================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   --------------------------------
[11/15 12:23:58     82s]   Type     Gate     Wire     Total
[11/15 12:23:58     82s]   --------------------------------
[11/15 12:23:58     82s]   Top      0.000    0.000    0.000
[11/15 12:23:58     82s]   Trunk    0.170    0.064    0.235
[11/15 12:23:58     82s]   Leaf     2.422    1.835    4.258
[11/15 12:23:58     82s]   Total    2.593    1.900    4.493
[11/15 12:23:58     82s]   --------------------------------
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG sink capacitances at end of CTS:
[11/15 12:23:58     82s]   ==========================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   --------------------------------------------------------
[11/15 12:23:58     82s]   Count    Total    Average    Std. Dev.    Min      Max
[11/15 12:23:58     82s]   --------------------------------------------------------
[11/15 12:23:58     82s]    273     2.422     0.009       0.000      0.009    0.009
[11/15 12:23:58     82s]   --------------------------------------------------------
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG net violations at end of CTS:
[11/15 12:23:58     82s]   =======================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   None
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/15 12:23:58     82s]   ====================================================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/15 12:23:58     82s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]   Trunk       2.500       2       0.506       0.034      0.482    0.530    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}         -
[11/15 12:23:58     82s]   Leaf        2.500       3       1.424       0.771      0.967    2.314    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}         -
[11/15 12:23:58     82s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   Clock DAG library cell distribution at end of CTS:
[11/15 12:23:58     82s]   ==================================================
[11/15 12:23:58     82s]   
[11/15 12:23:58     82s]   ---------------------------------------
[11/15 12:23:58     82s]   Name    Type        Inst     Inst Area 
[11/15 12:23:58     82s]                       Count    (um^2)
[11/15 12:23:58     82s]   ---------------------------------------
[11/15 12:23:58     82s]   BF8     buffer        2       722.304
[11/15 12:23:58     82s]   BF4     buffer        1       133.056
[11/15 12:23:58     82s]   INV5    inverter      1       133.056
[11/15 12:23:58     82s]   ---------------------------------------
[11/15 12:23:58     82s]   
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   Primary reporting skew group summary at end of CTS:
[11/15 12:23:59     82s]   ===================================================
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.073     1.233     0.160       1.028         0.012           0.011           1.176        0.070     100% {1.073, 1.233}
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   Skew group summary at end of CTS:
[11/15 12:23:59     82s]   =================================
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.073     1.233     0.160       1.028         0.012           0.011           1.176        0.070     100% {1.073, 1.233}
[11/15 12:23:59     82s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   Found a total of 0 clock tree pins with a slew violation.
[11/15 12:23:59     82s]   
[11/15 12:23:59     82s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:23:59     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:59     82s] UM:                                                                   Post-balance tidy up or trial balance steps
[11/15 12:23:59     82s] Synthesizing clock trees done.
[11/15 12:23:59     82s] Tidy Up And Update Timing...
[11/15 12:23:59     82s] Connecting clock gate test enables...
[11/15 12:23:59     82s] Connecting clock gate test enables done.
[11/15 12:23:59     82s] External - Set all clocks to propagated mode...
[11/15 12:23:59     82s] Innovus updating I/O latencies
[11/15 12:23:59     83s] #################################################################################
[11/15 12:23:59     83s] # Design Stage: PreRoute
[11/15 12:23:59     83s] # Design Name: raifes_dtm
[11/15 12:23:59     83s] # Design Mode: 180nm
[11/15 12:23:59     83s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:23:59     83s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:23:59     83s] # Signoff Settings: SI Off 
[11/15 12:23:59     83s] #################################################################################
[11/15 12:23:59     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 1506.2M, InitMEM = 1506.2M)
[11/15 12:23:59     83s] Start delay calculation (fullDC) (8 T). (MEM=1522.5)
[11/15 12:23:59     83s] End AAE Lib Interpolated Model. (MEM=1522.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:59     83s] Total number of fetched objects 968
[11/15 12:23:59     83s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:59     83s] Total number of fetched objects 968
[11/15 12:23:59     83s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:23:59     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:59     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:23:59     83s] End delay calculation. (MEM=1822.82 CPU=0:00:00.1 REAL=0:00:00.0)
[11/15 12:23:59     83s] End delay calculation (fullDC). (MEM=1822.82 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:23:59     83s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1822.8M) ***
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.3238
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -early -max -rise -1.3238 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.3238
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -late -max -rise -1.3238 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.22901
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -early -max -fall -1.22901 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.22901
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -late -max -fall -1.22901 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.3239
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -early -max -rise -1.3239 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.3239
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -late -max -rise -1.3239 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.22911
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -early -max -fall -1.22911 [get_pins tck]
[11/15 12:23:59     83s] 	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.22911
[11/15 12:23:59     83s] 	 Executing: set_clock_latency -source -late -max -fall -1.22911 [get_pins tck]
[11/15 12:23:59     83s] Setting all clocks to propagated mode.
[11/15 12:23:59     83s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.3)
[11/15 12:23:59     83s] Clock DAG stats after update timingGraph:
[11/15 12:23:59     83s]   cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:23:59     83s]   cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:23:59     83s]   cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:23:59     83s]   sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:23:59     83s]   wire capacitance : top=0.000pF, trunk=0.064pF, leaf=1.835pF, total=1.900pF
[11/15 12:23:59     83s]   wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:23:59     83s] Clock DAG net violations after update timingGraph: none
[11/15 12:23:59     83s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/15 12:23:59     83s]   Trunk : target=2.500ns count=2 avg=0.506ns sd=0.034ns min=0.482ns max=0.530ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:59     83s]   Leaf  : target=2.500ns count=3 avg=1.424ns sd=0.771ns min=0.967ns max=2.314ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:23:59     83s] Clock DAG library cell distribution after update timingGraph {count}:
[11/15 12:23:59     83s]    Bufs: BF8: 2 BF4: 1 
[11/15 12:23:59     83s]    Invs: INV5: 1 
[11/15 12:23:59     83s] Primary reporting skew group after update timingGraph:
[11/15 12:23:59     83s]   skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:59     83s] Skew group summary after update timingGraph:
[11/15 12:23:59     83s]   skew_group SYSCLK/timing_constraints: insertion delay [min=1.073, max=1.233, avg=1.176, sd=0.070], skew [0.160 vs 1.028], 100% {1.073, 1.233} (wid=0.021 ws=0.012) (gid=1.211 gs=0.148)
[11/15 12:23:59     83s] Clock network insertion delays are now [1.073ns, 1.233ns] average 1.176ns std.dev 0.070ns
[11/15 12:23:59     83s] Logging CTS constraint violations...
[11/15 12:23:59     83s]   No violations found.
[11/15 12:23:59     83s] Logging CTS constraint violations done.
[11/15 12:23:59     83s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.4)
[11/15 12:23:59     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:59     83s] UM:                                                                   Tidy Up And Update Timing
[11/15 12:23:59     83s] Runtime done. (took cpu=0:00:17.4 real=0:00:14.1)
[11/15 12:23:59     83s] Runtime Report Coverage % = 96.3
[11/15 12:23:59     83s] Runtime Summary
[11/15 12:23:59     83s] ===============
[11/15 12:23:59     83s] Clock Runtime:  (75%) Core CTS          10.17 (Init 3.81, Construction 2.88, Implementation 1.98, eGRPC 0.78, PostConditioning 0.38, Other 0.33)
[11/15 12:23:59     83s] Clock Runtime:  (20%) CTS services       2.81 (RefinePlace 0.22, EarlyGlobalClock 0.19, NanoRoute 2.33, ExtractRC 0.08)
[11/15 12:23:59     83s] Clock Runtime:   (4%) Other CTS          0.57 (Init 0.08, CongRepair 0.14, TimingUpdate 0.35, Other 0.00)
[11/15 12:23:59     83s] Clock Runtime: (100%) Total             13.55
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] Runtime Summary:
[11/15 12:23:59     83s] ================
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] ------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     83s] wall   % time  children  called  name
[11/15 12:23:59     83s] ------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     83s] 14.07  100.00   14.07      0       
[11/15 12:23:59     83s] 14.07  100.00   13.55      1     Runtime
[11/15 12:23:59     83s]  1.85   13.13    1.82      1     CCOpt::Phase::Initialization
[11/15 12:23:59     83s]  1.82   12.91    1.75      1       Check Prerequisites
[11/15 12:23:59     83s]  0.01    0.08    0.00      1         Leaving CCOpt scope - CheckPlace
[11/15 12:23:59     83s]  1.74   12.38    0.03      1         Validating CTS configuration
[11/15 12:23:59     83s]  0.06    0.43    0.00      2         Checking module port directions
[11/15 12:23:59     83s]  0.00    0.01    0.00      2           Leaving CCOpt scope
[11/15 12:23:59     83s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[11/15 12:23:59     83s]  1.93   13.74    1.83      1     CCOpt::Phase::PreparingToBalance
[11/15 12:23:59     83s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/15 12:23:59     83s]  0.07    0.47    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/15 12:23:59     83s]  0.04    0.29    0.00      1       Legalization setup
[11/15 12:23:59     83s]  1.72   12.23    0.03      1       Validating CTS configuration
[11/15 12:23:59     83s]  0.11    0.81    0.00      1     Preparing To Balance
[11/15 12:23:59     83s]  3.02   21.46    2.91      1     CCOpt::Phase::Construction
[11/15 12:23:59     83s]  0.99    7.07    0.91      1       Stage::Clustering
[11/15 12:23:59     83s]  0.74    5.28    0.62      1         Clustering
[11/15 12:23:59     83s]  0.04    0.27    0.00      1           Initialize for clustering
[11/15 12:23:59     83s]  0.29    2.05    0.01      1           Bottom-up phase
[11/15 12:23:59     83s]  0.01    0.04    0.00      1             Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.29    2.07    0.17      1           Legalizing clock trees
[11/15 12:23:59     83s]  0.12    0.84    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/15 12:23:59     83s]  0.05    0.39    0.00      1             Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.17    1.20    0.09      1         Update congestion based capacitance
[11/15 12:23:59     83s]  0.02    0.15    0.00      1           Leaving CCOpt scope - extractRC
[11/15 12:23:59     83s]  0.07    0.49    0.00      1           Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.11    0.78    0.03      1       Stage::DRV Fixing
[11/15 12:23:59     83s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations
[11/15 12:23:59     83s]  0.01    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/15 12:23:59     83s]  1.81   12.84    1.62      1       Stage::Insertion Delay Reduction
[11/15 12:23:59     83s]  0.16    1.14    0.00      1         Removing unnecessary root buffering
[11/15 12:23:59     83s]  0.01    0.09    0.00      1         Removing unconstrained drivers
[11/15 12:23:59     83s]  0.04    0.30    0.00      1         Reducing insertion delay 1
[11/15 12:23:59     83s]  0.27    1.90    0.00      1         Removing longest path buffering
[11/15 12:23:59     83s]  1.14    8.12    0.00      1         Reducing insertion delay 2
[11/15 12:23:59     83s]  2.04   14.51    1.89      1     CCOpt::Phase::Implementation
[11/15 12:23:59     83s]  0.28    2.00    0.16      1       Stage::Reducing Power
[11/15 12:23:59     83s]  0.03    0.23    0.00      1         Improving clock tree routing
[11/15 12:23:59     83s]  0.12    0.84    0.00      1         Reducing clock tree power 1
[11/15 12:23:59     83s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/15 12:23:59     83s]  0.01    0.10    0.00      1         Reducing clock tree power 2
[11/15 12:23:59     83s]  0.72    5.11    0.51      1       Stage::Balancing
[11/15 12:23:59     83s]  0.34    2.40    0.13      1         Approximately balancing fragments step
[11/15 12:23:59     83s]  0.04    0.31    0.00      1           Resolve constraints - Approximately balancing fragments
[11/15 12:23:59     83s]  0.02    0.15    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/15 12:23:59     83s]  0.01    0.08    0.00      1           Moving gates to improve sub-tree skew
[11/15 12:23:59     83s]  0.05    0.33    0.00      1           Approximately balancing fragments bottom up
[11/15 12:23:59     83s]  0.01    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[11/15 12:23:59     83s]  0.02    0.13    0.00      1         Improving fragments clock skew
[11/15 12:23:59     83s]  0.12    0.87    0.03      1         Approximately balancing step
[11/15 12:23:59     83s]  0.03    0.19    0.00      1           Resolve constraints - Approximately balancing
[11/15 12:23:59     83s]  0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[11/15 12:23:59     83s]  0.01    0.11    0.00      1         Fixing clock tree overload
[11/15 12:23:59     83s]  0.01    0.09    0.00      1         Approximately balancing paths
[11/15 12:23:59     83s]  0.77    5.45    0.48      1       Stage::Polishing
[11/15 12:23:59     83s]  0.02    0.16    0.00      1         Leaving CCOpt scope - extractRC
[11/15 12:23:59     83s]  0.08    0.55    0.00      1         Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.02    0.11    0.00      1         Merging balancing drivers for power
[11/15 12:23:59     83s]  0.01    0.11    0.00      1         Improving clock skew
[11/15 12:23:59     83s]  0.13    0.95    0.00      1         Reducing clock tree power 3
[11/15 12:23:59     83s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/15 12:23:59     83s]  0.01    0.10    0.00      1         Improving insertion delay
[11/15 12:23:59     83s]  0.21    1.46    0.05      1         Wire Opt OverFix
[11/15 12:23:59     83s]  0.02    0.14    0.00      1           Wire Capacitance Reduction
[11/15 12:23:59     83s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[11/15 12:23:59     83s]  0.02    0.18    0.00      1           Move For Wirelength
[11/15 12:23:59     83s]  0.01    0.04    0.00      1           Optimizing orientation
[11/15 12:23:59     83s]  0.12    0.88    0.04      1       Stage::Updating netlist
[11/15 12:23:59     83s]  0.04    0.26    0.00      1         ClockRefiner
[11/15 12:23:59     83s]  0.95    6.77    0.56      1     CCOpt::Phase::eGRPC
[11/15 12:23:59     83s]  0.14    0.99    0.09      1       Leaving CCOpt scope - Routing Tools
[11/15 12:23:59     83s]  0.09    0.66    0.00      1         Early Global Route - eGR only step
[11/15 12:23:59     83s]  0.02    0.12    0.00      1       Leaving CCOpt scope - extractRC
[11/15 12:23:59     83s]  0.08    0.55    0.08      1       Reset bufferability constraints
[11/15 12:23:59     83s]  0.08    0.55    0.00      1         Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.06    0.45    0.00      1       Moving buffers
[11/15 12:23:59     83s]  0.00    0.03    0.00      1         Violation analysis
[11/15 12:23:59     83s]  0.11    0.81    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[11/15 12:23:59     83s]  0.00    0.01    0.00      1         Artificially removing long paths
[11/15 12:23:59     83s]  0.02    0.11    0.00      1       Fixing DRVs
[11/15 12:23:59     83s]  0.02    0.15    0.00      1       Reconnecting optimized routes
[11/15 12:23:59     83s]  0.05    0.36    0.00      1       Violation analysis
[11/15 12:23:59     83s]  0.06    0.44    0.00      1       ClockRefiner
[11/15 12:23:59     83s]  2.88   20.46    2.80      1     CCOpt::Phase::Routing
[11/15 12:23:59     83s]  2.71   19.27    2.57      1       Leaving CCOpt scope - Routing Tools
[11/15 12:23:59     83s]  0.10    0.69    0.00      1         Early Global Route - eGR->NR step
[11/15 12:23:59     83s]  2.33   16.55    0.00      1         NanoRoute
[11/15 12:23:59     83s]  0.14    1.00    0.00      1         Congestion Repair
[11/15 12:23:59     83s]  0.02    0.11    0.00      1       Leaving CCOpt scope - extractRC
[11/15 12:23:59     83s]  0.07    0.51    0.00      1       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.38    2.70    0.17      1     CCOpt::Phase::PostConditioning
[11/15 12:23:59     83s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/15 12:23:59     83s]  0.02    0.12    0.00      1       Upsizing to fix DRVs
[11/15 12:23:59     83s]  0.03    0.19    0.00      1       Recomputing CTS skew targets
[11/15 12:23:59     83s]  0.01    0.10    0.00      1       Fixing DRVs
[11/15 12:23:59     83s]  0.01    0.10    0.00      1       Buffering to fix DRVs
[11/15 12:23:59     83s]  0.02    0.16    0.00      1       Fixing Skew by cell sizing
[11/15 12:23:59     83s]  0.02    0.13    0.00      1       Reconnecting optimized routes
[11/15 12:23:59     83s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/15 12:23:59     83s]  0.06    0.44    0.00      1       Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.02    0.13    0.00      1     Post-balance tidy up or trial balance steps
[11/15 12:23:59     83s]  0.37    2.61    0.35      1     Tidy Up And Update Timing
[11/15 12:23:59     83s]  0.35    2.48    0.00      1       External - Set all clocks to propagated mode
[11/15 12:23:59     83s]  0.00    0.00    0.00      0     CCOpt::Phase::Construction
[11/15 12:23:59     83s]  0.00    0.00    0.00      0           Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.00    0.00    0.00      0         Clock tree timing engine global stage delay update for slow_ss_delay:setup.late
[11/15 12:23:59     83s]  0.00    0.00    0.00      0     CCOpt::Phase::Routing
[11/15 12:23:59     83s] ------------------------------------------------------------------------------------------------------------------------
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 12:23:59     83s] Synthesizing clock trees with CCOpt done.
[11/15 12:23:59     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:23:59     83s] UM:                                                                   cts
[11/15 12:23:59     83s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:23:59     83s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:23:59     83s] Summary for sequential cells identification: 
[11/15 12:23:59     83s]   Identified SBFF number: 21
[11/15 12:23:59     83s]   Identified MBFF number: 0
[11/15 12:23:59     83s]   Identified SB Latch number: 0
[11/15 12:23:59     83s]   Identified MB Latch number: 0
[11/15 12:23:59     83s]   Not identified SBFF number: 0
[11/15 12:23:59     83s]   Not identified MBFF number: 0
[11/15 12:23:59     83s]   Not identified SB Latch number: 0
[11/15 12:23:59     83s]   Not identified MB Latch number: 0
[11/15 12:23:59     83s]   Number of sequential cells which are not FFs: 5
[11/15 12:23:59     83s]  Visiting view : slow_ss
[11/15 12:23:59     83s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:23:59     83s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:59     83s]  Visiting view : fast_ff
[11/15 12:23:59     83s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:23:59     83s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:23:59     83s]  Setting StdDelay to 118.40
[11/15 12:23:59     83s] Creating Cell Server, finished. 
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:23:59     83s] GigaOpt running with 8 threads.
[11/15 12:23:59     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.0M
[11/15 12:23:59     83s] #spOpts: N=180 mergeVia=F 
[11/15 12:23:59     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.0M
[11/15 12:23:59     83s] OPERPROF:     Starting CMU at level 3, MEM:1799.0M
[11/15 12:23:59     83s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1413.2M
[11/15 12:23:59     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1413.2M
[11/15 12:23:59     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.2MB).
[11/15 12:23:59     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1413.2M
[11/15 12:23:59     83s] 
[11/15 12:23:59     83s] Creating Lib Analyzer ...
[11/15 12:23:59     83s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:23:59     83s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:23:59     83s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:23:59     83s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:23:59     83s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:23:59     83s] 
[11/15 12:24:01     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=1419.2M
[11/15 12:24:01     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=1419.2M
[11/15 12:24:01     85s] Creating Lib Analyzer, finished. 
[11/15 12:24:01     85s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:01     85s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 995.1M, totSessionCpu=0:01:25 **
[11/15 12:24:01     85s] *** Change effort level medium to high ***
[11/15 12:24:01     85s] *** opt_design -post_cts ***
[11/15 12:24:01     85s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 12:24:01     85s] Hold Target Slack: user slack 0
[11/15 12:24:01     85s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 12:24:01     85s] set_db opt_useful_skew_eco_route false
[11/15 12:24:01     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.2M
[11/15 12:24:01     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1421.2M
[11/15 12:24:01     85s] Deleting Cell Server ...
[11/15 12:24:01     85s] Deleting Lib Analyzer.
[11/15 12:24:01     85s] Multi-VT timing optimization disabled based on library information.
[11/15 12:24:01     85s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:01     85s] Summary for sequential cells identification: 
[11/15 12:24:01     85s]   Identified SBFF number: 21
[11/15 12:24:01     85s]   Identified MBFF number: 0
[11/15 12:24:01     85s]   Identified SB Latch number: 0
[11/15 12:24:01     85s]   Identified MB Latch number: 0
[11/15 12:24:01     85s]   Not identified SBFF number: 0
[11/15 12:24:01     85s]   Not identified MBFF number: 0
[11/15 12:24:01     85s]   Not identified SB Latch number: 0
[11/15 12:24:01     85s]   Not identified MB Latch number: 0
[11/15 12:24:01     85s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:01     85s]  Visiting view : slow_ss
[11/15 12:24:01     85s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:01     85s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:01     85s]  Visiting view : fast_ff
[11/15 12:24:01     85s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:01     85s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:01     85s]  Setting StdDelay to 118.40
[11/15 12:24:01     85s] Creating Cell Server, finished. 
[11/15 12:24:01     85s] 
[11/15 12:24:01     85s] Deleting Cell Server ...
[11/15 12:24:01     85s] Start to check current routing status for nets...
[11/15 12:24:01     85s] All nets are already routed correctly.
[11/15 12:24:01     85s] End to check current routing status for nets (mem=1421.2M)
[11/15 12:24:01     85s] Compute RC Scale Done ...
[11/15 12:24:01     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1485.3M
[11/15 12:24:01     85s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1485.3M
[11/15 12:24:01     85s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1485.3M
[11/15 12:24:01     85s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1485.3M
[11/15 12:24:01     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1485.3M
[11/15 12:24:01     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1485.3M
[11/15 12:24:01     85s] #################################################################################
[11/15 12:24:01     85s] # Design Stage: PreRoute
[11/15 12:24:01     85s] # Design Name: raifes_dtm
[11/15 12:24:01     85s] # Design Mode: 180nm
[11/15 12:24:01     85s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:01     85s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:01     85s] # Signoff Settings: SI Off 
[11/15 12:24:01     85s] #################################################################################
[11/15 12:24:01     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 1483.3M, InitMEM = 1483.3M)
[11/15 12:24:01     85s] Calculate delays in Single mode...
[11/15 12:24:01     85s] Start delay calculation (fullDC) (8 T). (MEM=1499.5)
[11/15 12:24:01     85s] End AAE Lib Interpolated Model. (MEM=1499.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:01     86s] Total number of fetched objects 968
[11/15 12:24:01     86s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:01     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:01     86s] End delay calculation. (MEM=1734.59 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:01     86s] End delay calculation (fullDC). (MEM=1734.59 CPU=0:00:00.5 REAL=0:00:00.0)
[11/15 12:24:01     86s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1734.6M) ***
[11/15 12:24:01     86s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:26 mem=1695.5M)
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] ------------------------------------------------------------
[11/15 12:24:01     86s]              Initial Summary                             
[11/15 12:24:01     86s] ------------------------------------------------------------
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] Setup views included:
[11/15 12:24:01     86s]  slow_ss 
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] +--------------------+---------+---------+---------+
[11/15 12:24:01     86s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:01     86s] +--------------------+---------+---------+---------+
[11/15 12:24:01     86s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:01     86s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:01     86s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:01     86s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:01     86s] +--------------------+---------+---------+---------+
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] +----------------+-------------------------------+------------------+
[11/15 12:24:01     86s] |                |              Real             |       Total      |
[11/15 12:24:01     86s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:01     86s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:01     86s] +----------------+------------------+------------+------------------+
[11/15 12:24:01     86s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:01     86s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:01     86s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:01     86s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:01     86s] +----------------+------------------+------------+------------------+
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] Density: 91.790%
[11/15 12:24:01     86s] ------------------------------------------------------------
[11/15 12:24:01     86s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1047.6M, totSessionCpu=0:01:26 **
[11/15 12:24:01     86s] ** INFO : this run is activating low effort ccoptDesign flow
[11/15 12:24:01     86s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:24:01     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1444.4M
[11/15 12:24:01     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1444.4M
[11/15 12:24:01     86s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:01     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1444.4M
[11/15 12:24:01     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1444.4M
[11/15 12:24:01     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1444.4MB).
[11/15 12:24:01     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1444.4M
[11/15 12:24:01     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1444.4M
[11/15 12:24:01     86s] #optDebug: fT-E <X 2 0 0 1>
[11/15 12:24:01     86s] #optDebug: fT-E <X 2 0 0 1>
[11/15 12:24:01     86s] *** Starting optimizing excluded clock nets MEM= 1444.4M) ***
[11/15 12:24:01     86s] *info: No excluded clock nets to be optimized.
[11/15 12:24:01     86s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1444.4M) ***
[11/15 12:24:01     86s] *** Starting optimizing excluded clock nets MEM= 1444.4M) ***
[11/15 12:24:01     86s] *info: No excluded clock nets to be optimized.
[11/15 12:24:01     86s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1444.4M) ***
[11/15 12:24:01     86s] Info: Done creating the CCOpt slew target map.
[11/15 12:24:01     86s] *** Timing Is met
[11/15 12:24:01     86s] *** Check timing (0:00:00.0)
[11/15 12:24:01     86s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:01     86s] Summary for sequential cells identification: 
[11/15 12:24:01     86s]   Identified SBFF number: 21
[11/15 12:24:01     86s]   Identified MBFF number: 0
[11/15 12:24:01     86s]   Identified SB Latch number: 0
[11/15 12:24:01     86s]   Identified MB Latch number: 0
[11/15 12:24:01     86s]   Not identified SBFF number: 0
[11/15 12:24:01     86s]   Not identified MBFF number: 0
[11/15 12:24:01     86s]   Not identified SB Latch number: 0
[11/15 12:24:01     86s]   Not identified MB Latch number: 0
[11/15 12:24:01     86s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:01     86s]  Visiting view : slow_ss
[11/15 12:24:01     86s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:01     86s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:01     86s]  Visiting view : fast_ff
[11/15 12:24:01     86s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:01     86s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:01     86s]  Setting StdDelay to 118.40
[11/15 12:24:01     86s] Creating Cell Server, finished. 
[11/15 12:24:01     86s] 
[11/15 12:24:01     86s] **INFO: Flow update: Design timing is met.
[11/15 12:24:01     86s] **INFO: Flow update: Design timing is met.
[11/15 12:24:02     86s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:24:02     86s] #optDebug: fT-D <X 1 0 0 0>
[11/15 12:24:02     86s] 
[11/15 12:24:02     86s] Active setup views:
[11/15 12:24:02     86s]  slow_ss
[11/15 12:24:02     86s]   Dominating endpoints: 0
[11/15 12:24:02     86s]   Dominating TNS: -0.000
[11/15 12:24:02     86s] 
[11/15 12:24:02     86s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
[11/15 12:24:02     86s] pre_route RC Extraction called for design raifes_dtm.
[11/15 12:24:02     86s] RC Extraction called in multi-corner(2) mode.
[11/15 12:24:02     86s] RCMode: PreRoute
[11/15 12:24:02     86s]       RC Corner Indexes            0       1   
[11/15 12:24:02     86s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:24:02     86s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:02     86s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:02     86s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:02     86s] Shrink Factor                : 1.00000
[11/15 12:24:02     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 12:24:02     86s] Using capacitance table file ...
[11/15 12:24:02     86s] Updating RC grid for preRoute extraction ...
[11/15 12:24:02     86s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:02     86s] Initializing multi-corner resistance tables ...
[11/15 12:24:02     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1444.457M)
[11/15 12:24:02     86s] #################################################################################
[11/15 12:24:02     86s] # Design Stage: PreRoute
[11/15 12:24:02     86s] # Design Name: raifes_dtm
[11/15 12:24:02     86s] # Design Mode: 180nm
[11/15 12:24:02     86s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:02     86s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:02     86s] # Signoff Settings: SI Off 
[11/15 12:24:02     86s] #################################################################################
[11/15 12:24:02     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1498.4M, InitMEM = 1495.4M)
[11/15 12:24:02     87s] Calculate delays in Single mode...
[11/15 12:24:02     87s] Start delay calculation (fullDC) (8 T). (MEM=1515.65)
[11/15 12:24:02     87s] End AAE Lib Interpolated Model. (MEM=1515.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:02     87s] Total number of fetched objects 968
[11/15 12:24:02     87s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:02     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:02     87s] End delay calculation. (MEM=1807.97 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:02     87s] End delay calculation (fullDC). (MEM=1807.97 CPU=0:00:00.5 REAL=0:00:00.0)
[11/15 12:24:02     87s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1808.0M) ***
[11/15 12:24:02     87s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:28 mem=1808.0M)
[11/15 12:24:02     87s] Reported timing to dir ./timingReports
[11/15 12:24:02     87s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1119.3M, totSessionCpu=0:01:28 **
[11/15 12:24:02     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1485.7M
[11/15 12:24:02     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1485.7M
[11/15 12:24:02     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:02     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:02     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:03     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:03     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:03     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:03     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:03     87s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:04     87s] 
[11/15 12:24:04     87s] ------------------------------------------------------------
[11/15 12:24:04     87s]      opt_design Final Summary                             
[11/15 12:24:04     87s] ------------------------------------------------------------
[11/15 12:24:04     87s] 
[11/15 12:24:04     87s] Setup views included:
[11/15 12:24:04     87s]  slow_ss 
[11/15 12:24:04     87s] 
[11/15 12:24:04     87s] +--------------------+---------+---------+---------+
[11/15 12:24:04     87s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:04     87s] +--------------------+---------+---------+---------+
[11/15 12:24:04     87s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:04     87s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:04     87s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:04     87s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:04     87s] +--------------------+---------+---------+---------+
[11/15 12:24:04     87s] 
[11/15 12:24:04     87s] +----------------+-------------------------------+------------------+
[11/15 12:24:04     87s] |                |              Real             |       Total      |
[11/15 12:24:04     87s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:04     87s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:04     87s] +----------------+------------------+------------+------------------+
[11/15 12:24:04     87s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:04     87s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:04     87s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:04     87s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:04     87s] +----------------+------------------+------------+------------------+
[11/15 12:24:04     87s] 
[11/15 12:24:04     87s] Density: 91.790%
[11/15 12:24:04     87s] Routing Overflow: 2.45% H and 0.00% V
[11/15 12:24:04     87s] ------------------------------------------------------------
[11/15 12:24:04     87s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1119.8M, totSessionCpu=0:01:28 **
[11/15 12:24:04     87s] *** Finished opt_design ***
[11/15 12:24:04     87s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:04     87s] UM:                                       0.000 ns         14.673 ns  final
[11/15 12:24:04     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:1495.6M
[11/15 12:24:04     87s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     87s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:04     87s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:04     87s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:04     87s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:04     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.003, MEM:1517.7M
[11/15 12:24:04     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1517.7M
[11/15 12:24:04     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1517.7M
[11/15 12:24:04     88s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:04     88s] UM:                                                                   opt_design_postcts
[11/15 12:24:04     88s] 
[11/15 12:24:04     88s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.2 real=0:00:04.6)
[11/15 12:24:04     88s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:24:04     88s] Info: Destroy the CCOpt slew target map.
[11/15 12:24:04     88s] Set place::cacheFPlanSiteMark to 0
[11/15 12:24:04     88s] (ccopt_design): dumping clock statistics to metric
[11/15 12:24:04     88s] Leaving CCOpt scope - Initializing power interface...
[11/15 12:24:04     88s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.early...
[11/15 12:24:04     88s] End AAE Lib Interpolated Model. (MEM=1517.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for fast_ff_delay:hold.early...
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for fast_ff_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for fast_ff_delay:hold.late...
[11/15 12:24:04     88s] Clock tree timing engine global stage delay update for fast_ff_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:04     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:1536.7M
[11/15 12:24:04     88s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     88s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:04     88s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:04     88s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:04     88s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:04     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:04     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1536.7M
[11/15 12:24:04     88s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:04     88s] UM:          20.1             17          0.000 ns         14.673 ns  ccopt_design
[11/15 12:24:04     88s] 
[11/15 12:24:04     88s] *** Summary of all messages that are not suppressed in this session:
[11/15 12:24:04     88s] Severity  ID               Count  Summary                                  
[11/15 12:24:04     88s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells attribute has...
[11/15 12:24:04     88s] WARNING   IMPCCOPT-5046        5  Net '%s' in clock tree '%s' has existing...
[11/15 12:24:04     88s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[11/15 12:24:04     88s] WARNING   IMPCCOPT-1260       56  The skew target of %s for %s is too smal...
[11/15 12:24:04     88s] *** Message Summary: 64 warning(s), 0 error(s)
[11/15 12:24:04     88s] 
[11/15 12:24:04     88s] #% End ccopt_design (date=11/15 12:24:04, total cpu=0:00:22.4, real=0:00:19.0, peak res=1219.3M, current mem=1121.2M)
[11/15 12:24:04     88s] @file(pr_easy.tcl) 91: opt_design -post_cts -drv
[11/15 12:24:04     88s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:24:04     88s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[11/15 12:24:04     88s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:24:04     88s] GigaOpt running with 8 threads.
[11/15 12:24:04     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.7M
[11/15 12:24:04     88s] #spOpts: N=180 
[11/15 12:24:04     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1536.7M
[11/15 12:24:04     88s] Core basic site is standard
[11/15 12:24:04     88s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:04     88s] SiteArray: use 36,540 bytes
[11/15 12:24:04     88s] SiteArray: current memory after site array memory allocatiion 1536.7M
[11/15 12:24:04     88s] SiteArray: FP blocked sites are writable
[11/15 12:24:04     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:04     88s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Starting CMU at level 3, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1536.7M
[11/15 12:24:04     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1536.7M
[11/15 12:24:04     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1536.7MB).
[11/15 12:24:04     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1536.7M
[11/15 12:24:04     88s] 
[11/15 12:24:04     88s] Creating Lib Analyzer ...
[11/15 12:24:04     88s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:04     88s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:04     88s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:04     88s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:04     88s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:04     88s] 
[11/15 12:24:06     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=1536.7M
[11/15 12:24:06     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=1536.7M
[11/15 12:24:06     90s] Creating Lib Analyzer, finished. 
[11/15 12:24:06     90s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:06     90s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1093.5M, totSessionCpu=0:01:30 **
[11/15 12:24:06     90s] *** Change effort level medium to high ***
[11/15 12:24:06     90s] *** opt_design -post_cts ***
[11/15 12:24:06     90s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 12:24:06     90s] Hold Target Slack: user slack 0
[11/15 12:24:06     90s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 12:24:06     90s] set_db opt_useful_skew_eco_route false
[11/15 12:24:06     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1466.7M
[11/15 12:24:06     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1466.7M
[11/15 12:24:06     90s] Deleting Cell Server ...
[11/15 12:24:06     90s] Deleting Lib Analyzer.
[11/15 12:24:06     90s] Multi-VT timing optimization disabled based on library information.
[11/15 12:24:06     90s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:06     90s] Summary for sequential cells identification: 
[11/15 12:24:06     90s]   Identified SBFF number: 21
[11/15 12:24:06     90s]   Identified MBFF number: 0
[11/15 12:24:06     90s]   Identified SB Latch number: 0
[11/15 12:24:06     90s]   Identified MB Latch number: 0
[11/15 12:24:06     90s]   Not identified SBFF number: 0
[11/15 12:24:06     90s]   Not identified MBFF number: 0
[11/15 12:24:06     90s]   Not identified SB Latch number: 0
[11/15 12:24:06     90s]   Not identified MB Latch number: 0
[11/15 12:24:06     90s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:06     90s]  Visiting view : slow_ss
[11/15 12:24:06     90s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:06     90s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:06     90s]  Visiting view : fast_ff
[11/15 12:24:06     90s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:06     90s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:06     90s]  Setting StdDelay to 118.40
[11/15 12:24:06     90s] Creating Cell Server, finished. 
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] Deleting Cell Server ...
[11/15 12:24:06     90s] Start to check current routing status for nets...
[11/15 12:24:06     90s] All nets are already routed correctly.
[11/15 12:24:06     90s] End to check current routing status for nets (mem=1466.7M)
[11/15 12:24:06     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1466.7M
[11/15 12:24:06     90s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1466.7M
[11/15 12:24:06     90s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1466.7M
[11/15 12:24:06     90s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1498.7M
[11/15 12:24:06     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1498.7M
[11/15 12:24:06     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.007, MEM:1498.7M
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] ------------------------------------------------------------
[11/15 12:24:06     90s]              Initial Summary                             
[11/15 12:24:06     90s] ------------------------------------------------------------
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] Setup views included:
[11/15 12:24:06     90s]  slow_ss 
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] +--------------------+---------+---------+---------+
[11/15 12:24:06     90s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:06     90s] +--------------------+---------+---------+---------+
[11/15 12:24:06     90s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:06     90s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:06     90s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:06     90s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:06     90s] +--------------------+---------+---------+---------+
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] +----------------+-------------------------------+------------------+
[11/15 12:24:06     90s] |                |              Real             |       Total      |
[11/15 12:24:06     90s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:06     90s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:06     90s] +----------------+------------------+------------+------------------+
[11/15 12:24:06     90s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:06     90s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:06     90s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:06     90s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:06     90s] +----------------+------------------+------------+------------------+
[11/15 12:24:06     90s] 
[11/15 12:24:06     90s] Density: 91.790%
[11/15 12:24:06     90s] ------------------------------------------------------------
[11/15 12:24:06     90s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1090.3M, totSessionCpu=0:01:31 **
[11/15 12:24:06     90s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:24:06     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=1490.6M
[11/15 12:24:06     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:1490.6M
[11/15 12:24:06     90s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:06     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1490.6M
[11/15 12:24:06     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1490.6M
[11/15 12:24:06     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1490.6MB).
[11/15 12:24:06     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1490.6M
[11/15 12:24:06     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=1490.6M
[11/15 12:24:06     90s] *** Starting optimizing excluded clock nets MEM= 1490.6M) ***
[11/15 12:24:06     90s] *info: No excluded clock nets to be optimized.
[11/15 12:24:06     90s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1490.6M) ***
[11/15 12:24:06     90s] *** Starting optimizing excluded clock nets MEM= 1490.6M) ***
[11/15 12:24:06     90s] *info: No excluded clock nets to be optimized.
[11/15 12:24:06     90s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1490.6M) ***
[11/15 12:24:06     90s] Info: Done creating the CCOpt slew target map.
[11/15 12:24:06     90s] Reported timing to dir ./timingReports
[11/15 12:24:06     90s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1091.1M, totSessionCpu=0:01:31 **
[11/15 12:24:06     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.7M
[11/15 12:24:06     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1490.7M
[11/15 12:24:06     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:06     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     90s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:07     91s] 
[11/15 12:24:07     91s] ------------------------------------------------------------
[11/15 12:24:07     91s]      opt_design Final Summary                             
[11/15 12:24:07     91s] ------------------------------------------------------------
[11/15 12:24:07     91s] 
[11/15 12:24:07     91s] Setup views included:
[11/15 12:24:07     91s]  slow_ss 
[11/15 12:24:07     91s] 
[11/15 12:24:07     91s] +--------------------+---------+---------+---------+
[11/15 12:24:07     91s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:07     91s] +--------------------+---------+---------+---------+
[11/15 12:24:07     91s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:07     91s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:07     91s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:07     91s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:07     91s] +--------------------+---------+---------+---------+
[11/15 12:24:07     91s] 
[11/15 12:24:07     91s] +----------------+-------------------------------+------------------+
[11/15 12:24:07     91s] |                |              Real             |       Total      |
[11/15 12:24:07     91s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:07     91s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:07     91s] +----------------+------------------+------------+------------------+
[11/15 12:24:07     91s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:07     91s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:07     91s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:07     91s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:07     91s] +----------------+------------------+------------+------------------+
[11/15 12:24:07     91s] 
[11/15 12:24:07     91s] Density: 91.790%
[11/15 12:24:07     91s] Routing Overflow: 2.45% H and 0.00% V
[11/15 12:24:07     91s] ------------------------------------------------------------
[11/15 12:24:07     91s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1091.0M, totSessionCpu=0:01:31 **
[11/15 12:24:07     91s] *** Finished opt_design ***
[11/15 12:24:07     91s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:07     91s] UM:                                       0.000 ns         14.673 ns  final
[11/15 12:24:07     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:1490.6M
[11/15 12:24:07     91s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:07     91s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:07     91s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:07     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:07     91s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:07     91s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:07     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:07     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1490.6M
[11/15 12:24:07     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.6M
[11/15 12:24:07     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1490.6M
[11/15 12:24:08     91s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:08     91s] UM:          2.79              3          0.000 ns         14.673 ns  opt_design_drv_postcts
[11/15 12:24:08     91s] 
[11/15 12:24:08     91s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.7 real=0:00:03.3)
[11/15 12:24:08     91s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:24:08     91s] Info: Destroy the CCOpt slew target map.
[11/15 12:24:08     91s] @file(pr_easy.tcl) 92: opt_design -post_cts -hold
[11/15 12:24:08     91s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:24:08     91s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:24:08     91s] GigaOpt running with 8 threads.
[11/15 12:24:08     91s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:08     91s] Summary for sequential cells identification: 
[11/15 12:24:08     91s]   Identified SBFF number: 21
[11/15 12:24:08     91s]   Identified MBFF number: 0
[11/15 12:24:08     91s]   Identified SB Latch number: 0
[11/15 12:24:08     91s]   Identified MB Latch number: 0
[11/15 12:24:08     91s]   Not identified SBFF number: 0
[11/15 12:24:08     91s]   Not identified MBFF number: 0
[11/15 12:24:08     91s]   Not identified SB Latch number: 0
[11/15 12:24:08     91s]   Not identified MB Latch number: 0
[11/15 12:24:08     91s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:08     91s]  Visiting view : slow_ss
[11/15 12:24:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:08     91s]  Visiting view : fast_ff
[11/15 12:24:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:08     91s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:08     91s]  Setting StdDelay to 118.40
[11/15 12:24:08     91s] Creating Cell Server, finished. 
[11/15 12:24:08     91s] 
[11/15 12:24:08     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:1494.6M
[11/15 12:24:08     91s] #spOpts: N=180 
[11/15 12:24:08     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1494.6M
[11/15 12:24:08     91s] Core basic site is standard
[11/15 12:24:08     91s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:08     91s] SiteArray: use 36,540 bytes
[11/15 12:24:08     91s] SiteArray: current memory after site array memory allocatiion 1494.6M
[11/15 12:24:08     91s] SiteArray: FP blocked sites are writable
[11/15 12:24:08     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:08     91s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:     Starting CMU at level 3, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1494.6M
[11/15 12:24:08     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:1494.6M
[11/15 12:24:08     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1494.6MB).
[11/15 12:24:08     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1494.6M
[11/15 12:24:08     91s] 
[11/15 12:24:08     91s] Creating Lib Analyzer ...
[11/15 12:24:08     91s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:08     91s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:08     91s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:08     91s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:08     91s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:08     91s] 
[11/15 12:24:09     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1498.7M
[11/15 12:24:09     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1498.7M
[11/15 12:24:09     92s] Creating Lib Analyzer, finished. 
[11/15 12:24:09     92s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1090.4M, totSessionCpu=0:01:33 **
[11/15 12:24:09     92s] *** Change effort level medium to high ***
[11/15 12:24:09     92s] *** opt_design -post_cts ***
[11/15 12:24:09     92s] DRC Margin: user margin 0.0
[11/15 12:24:09     92s] Hold Target Slack: user slack 0
[11/15 12:24:09     92s] Setup Target Slack: user slack 0;
[11/15 12:24:09     92s] set_db opt_useful_skew_eco_route false
[11/15 12:24:09     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.7M
[11/15 12:24:09     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1498.7M
[11/15 12:24:09     92s] Deleting Cell Server ...
[11/15 12:24:09     92s] Deleting Lib Analyzer.
[11/15 12:24:09     92s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:09     92s] Summary for sequential cells identification: 
[11/15 12:24:09     92s]   Identified SBFF number: 21
[11/15 12:24:09     92s]   Identified MBFF number: 0
[11/15 12:24:09     92s]   Identified SB Latch number: 0
[11/15 12:24:09     92s]   Identified MB Latch number: 0
[11/15 12:24:09     92s]   Not identified SBFF number: 0
[11/15 12:24:09     92s]   Not identified MBFF number: 0
[11/15 12:24:09     92s]   Not identified SB Latch number: 0
[11/15 12:24:09     92s]   Not identified MB Latch number: 0
[11/15 12:24:09     92s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:09     92s]  Visiting view : slow_ss
[11/15 12:24:09     92s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:09     92s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:09     92s]  Visiting view : fast_ff
[11/15 12:24:09     92s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:09     92s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:09     92s]  Setting StdDelay to 118.40
[11/15 12:24:09     92s] Creating Cell Server, finished. 
[11/15 12:24:09     92s] 
[11/15 12:24:09     92s] Deleting Cell Server ...
[11/15 12:24:09     92s] Start to check current routing status for nets...
[11/15 12:24:09     92s] All nets are already routed correctly.
[11/15 12:24:09     92s] End to check current routing status for nets (mem=1498.7M)
[11/15 12:24:09     93s] Compute RC Scale Done ...
[11/15 12:24:09     93s] PhyDesignGrid: maxLocalDensity 0.98
[11/15 12:24:09     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1562.7M
[11/15 12:24:09     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1562.7M
[11/15 12:24:09     93s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:09     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1562.7M
[11/15 12:24:09     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1562.7M
[11/15 12:24:09     93s] Core basic site is standard
[11/15 12:24:09     93s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:09     93s] SiteArray: use 36,540 bytes
[11/15 12:24:09     93s] SiteArray: current memory after site array memory allocatiion 1562.7M
[11/15 12:24:09     93s] SiteArray: FP blocked sites are writable
[11/15 12:24:09     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:09     93s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1562.7M
[11/15 12:24:09     93s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1562.7M
[11/15 12:24:09     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1562.7M
[11/15 12:24:09     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1562.7M
[11/15 12:24:09     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1562.7MB).
[11/15 12:24:09     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1562.7M
[11/15 12:24:09     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1562.7M
[11/15 12:24:09     93s] GigaOpt Hold Optimizer is used
[11/15 12:24:09     93s] End AAE Lib Interpolated Model. (MEM=1562.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:09     93s] 
[11/15 12:24:09     93s] Creating Lib Analyzer ...
[11/15 12:24:09     93s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:09     93s] Summary for sequential cells identification: 
[11/15 12:24:09     93s]   Identified SBFF number: 21
[11/15 12:24:09     93s]   Identified MBFF number: 0
[11/15 12:24:09     93s]   Identified SB Latch number: 0
[11/15 12:24:09     93s]   Identified MB Latch number: 0
[11/15 12:24:09     93s]   Not identified SBFF number: 0
[11/15 12:24:09     93s]   Not identified MBFF number: 0
[11/15 12:24:09     93s]   Not identified SB Latch number: 0
[11/15 12:24:09     93s]   Not identified MB Latch number: 0
[11/15 12:24:09     93s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:09     93s]  Visiting view : slow_ss
[11/15 12:24:09     93s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:09     93s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:09     93s]  Visiting view : fast_ff
[11/15 12:24:09     93s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:09     93s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:09     93s]  Setting StdDelay to 118.40
[11/15 12:24:09     93s] Creating Cell Server, finished. 
[11/15 12:24:09     93s] 
[11/15 12:24:09     93s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:09     93s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:09     93s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:09     93s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:09     93s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:09     93s] 
[11/15 12:24:11     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=1562.7M
[11/15 12:24:11     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=1562.7M
[11/15 12:24:11     94s] Creating Lib Analyzer, finished. 
[11/15 12:24:11     94s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:35 mem=1562.7M ***
[11/15 12:24:11     94s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:11     94s] End AAE Lib Interpolated Model. (MEM=1530.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:11     94s]  
[11/15 12:24:11     94s] **INFO: Starting Blocking QThread with 8 CPU
[11/15 12:24:11     94s]    ____________________________________________________________________
[11/15 12:24:11     94s] __/ message from Blocking QThread
[11/15 12:24:11     94s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:24:11     94s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[11/15 12:24:11     94s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[11/15 12:24:11     94s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] #################################################################################
[11/15 12:24:11     94s] #################################################################################
[11/15 12:24:11     94s] # Design Stage: PreRoute
[11/15 12:24:11     94s] # Design Name: raifes_dtm
[11/15 12:24:11     94s] # Design Mode: 180nm
[11/15 12:24:11     94s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:11     94s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:11     94s] # Design Stage: PreRoute
[11/15 12:24:11     94s] # Design Name: raifes_dtm
[11/15 12:24:11     94s] # Design Mode: 180nm
[11/15 12:24:11     94s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:11     94s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:11     94s] # Signoff Settings: SI Off 
[11/15 12:24:11     94s] # Signoff Settings: SI Off 
[11/15 12:24:11     94s] #################################################################################
[11/15 12:24:11     94s] #################################################################################
[11/15 12:24:11     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/15 12:24:11     94s] Calculate delays in Single mode...
[11/15 12:24:11     94s] Calculate delays in Single mode...
[11/15 12:24:11     94s] Start delay calculation (fullDC) (8 T). (MEM=0)
[11/15 12:24:11     94s] Start delay calculation (fullDC) (8 T). (MEM=0)
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:11     94s] Total number of fetched objects 968
[11/15 12:24:11     94s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [11/15 12:24:11     94s] Total number of fetched objects 968
[11/15 12:24:11     94s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
0
[11/15 12:24:11     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:11     94s] End delay calculation. (MEM=127.434 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:11     94s] End delay calculation. (MEM=127.434 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:11     94s] End delay calculation (fullDC). (MEM=127.434 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:11     94s] End delay calculation (fullDC). (MEM=127.434 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:11     94s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 127.4M) ***
[11/15 12:24:11     94s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=127.4M)
[11/15 12:24:11     94s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=127.4M)
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] Active hold views:
[11/15 12:24:11     94s]  fast_ff
[11/15 12:24:11     94s]   Dominating endpoints: 0
[11/15 12:24:11     94s]   Dominating TNS: -0.000
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] Active hold views:
[11/15 12:24:11     94s]  fast_ff
[11/15 12:24:11     94s]   Dominating endpoints: 0
[11/15 12:24:11     94s]   Dominating TNS: -0.000
[11/15 12:24:11     94s] 
[11/15 12:24:11     94s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=127.4M ***
[11/15 12:24:11     94s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=127.4M ***
[11/15 12:24:11     94s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:00.0 totSessionCpu=0:00:01.2 mem=158.0M ***
[11/15 12:24:11     94s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:00.0 totSessionCpu=0:00:01.2 mem=158.0M ***
[11/15 12:24:11     94s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.2/0:00:00.0 (0.0), mem = 158.0M
[11/15 12:24:11     94s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.2/0:00:00.0 (0.0), mem = 158.0M
 
[11/15 12:24:12     94s] _______________________________________________________________________
[11/15 12:24:12     94s] Done building cte setup timing graph (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:35 mem=1530.7M ***
*info: category slack lower bound [L 0.0] default
[11/15 12:24:12     95s] *info: category slack lower bound [H 0.0] reg2reg 
[11/15 12:24:12     95s] --------------------------------------------------- 
[11/15 12:24:12     95s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/15 12:24:12     95s] --------------------------------------------------- 
[11/15 12:24:12     95s]          WNS    reg2regWNS
[11/15 12:24:12     95s]    14.673 ns     19.185 ns
[11/15 12:24:12     95s] --------------------------------------------------- 
[11/15 12:24:12     95s] Restoring Auto Hold Views:  fast_ff
[11/15 12:24:12     95s] Restoring Active Hold Views:  fast_ff 
[11/15 12:24:12     95s] Restoring Hold Target Slack: 0
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] *Info: minBufDelay = 300.6 ps, libStdDelay = 1[11/15 12:24:12     95s] Footprint list for hold buffering (delay unit: ps)
18.4 ps, minBufSize = 57024000 (3.0)
[11/15 12:24:12     95s] *Info: worst delay setup view: slow_ss
[11/15 12:24:12     95s] =================================================================
[11/15 12:24:12     95s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/15 12:24:12     95s] ------------------------------------------------------------------
[11/15 12:24:12     95s] *Info:      442.8       1.00    3.0  21.65 BF (A,O)
[11/15 12:24:12     95s] *Info:      345.6       1.00    4.0  10.74 BF2 (A,O)
[11/15 12:24:12     95s] *Info:      330.0       1.00    6.0   5.37 BF3 (A,O)
[11/15 12:24:12     95s] *Info:      301.3       1.00    7.0   3.91 BF4 (A,O)
[11/15 12:24:12     95s] *Info:      300.6       1.00    9.0   2.70 BF5 (A,O)
[11/15 12:24:12     95s] *Info:      366.0       1.00   19.0   1.28 BF8 (A,O)
[11/15 12:24:12     95s] =================================================================
[11/15 12:24:12     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1587.2M
[11/15 12:24:12     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1587.2M
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] ------------------------------------------------------------
[11/15 12:24:12     95s]              Initial Summary                             
[11/15 12:24:12     95s] ------------------------------------------------------------
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] Setup views included:
[11/15 12:24:12     95s]  slow_ss
[11/15 12:24:12     95s] Hold  views included:
[11/15 12:24:12     95s]  fast_ff
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:12     95s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:12     95s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:12     95s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] |           WNS (ns):|  0.423  |  0.423  |  0.000  |
[11/15 12:24:12     95s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:12     95s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:12     95s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:12     95s] +--------------------+---------+---------+---------+
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] +----------------+-------------------------------+------------------+
[11/15 12:24:12     95s] |                |              Real             |       Total      |
[11/15 12:24:12     95s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:12     95s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:12     95s] +----------------+------------------+------------+------------------+
[11/15 12:24:12     95s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:12     95s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:12     95s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:12     95s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:12     95s] +----------------+------------------+------------+------------------+
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] Density: 91.790%
[11/15 12:24:12     95s] ------------------------------------------------------------
[11/15 12:24:12     95s] Deleting Cell Server ...
[11/15 12:24:12     95s] Deleting Lib Analyzer.
[11/15 12:24:12     95s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:12     95s] Summary for sequential cells identification: 
[11/15 12:24:12     95s]   Identified SBFF number: 21
[11/15 12:24:12     95s]   Identified MBFF number: 0
[11/15 12:24:12     95s]   Identified SB Latch number: 0
[11/15 12:24:12     95s]   Identified MB Latch number: 0
[11/15 12:24:12     95s]   Not identified SBFF number: 0
[11/15 12:24:12     95s]   Not identified MBFF number: 0
[11/15 12:24:12     95s]   Not identified SB Latch number: 0
[11/15 12:24:12     95s]   Not identified MB Latch number: 0
[11/15 12:24:12     95s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:12     95s]  Visiting view : slow_ss
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:12     95s]  Visiting view : fast_ff
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:12     95s]  Setting StdDelay to 118.40
[11/15 12:24:12     95s] Creating Cell Server, finished. 
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] Deleting Cell Server ...
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] Creating Lib Analyzer ...
[11/15 12:24:12     95s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:12     95s] Summary for sequential cells identification: 
[11/15 12:24:12     95s]   Identified SBFF number: 21
[11/15 12:24:12     95s]   Identified MBFF number: 0
[11/15 12:24:12     95s]   Identified SB Latch number: 0
[11/15 12:24:12     95s]   Identified MB Latch number: 0
[11/15 12:24:12     95s]   Not identified SBFF number: 0
[11/15 12:24:12     95s]   Not identified MBFF number: 0
[11/15 12:24:12     95s]   Not identified SB Latch number: 0
[11/15 12:24:12     95s]   Not identified MB Latch number: 0
[11/15 12:24:12     95s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:12     95s]  Visiting view : slow_ss
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:12     95s]  Visiting view : fast_ff
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:12     95s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:12     95s]  Setting StdDelay to 118.40
[11/15 12:24:12     95s] Creating Cell Server, finished. 
[11/15 12:24:12     95s] 
[11/15 12:24:12     95s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:12     95s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:12     95s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:12     95s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:12     95s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:12     95s] 
[11/15 12:24:13     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=1609.2M
[11/15 12:24:13     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=1609.2M
[11/15 12:24:13     96s] Creating Lib Analyzer, finished. 
[11/15 12:24:13     96s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1127.9M, totSessionCpu=0:01:37 **
[11/15 12:24:13     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.5
[11/15 12:24:13     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1527.7M
[11/15 12:24:13     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1527.7M
[11/15 12:24:13     96s] gigaOpt Hold fixing search radius: 528.000000 Microns (40 stdCellHgt)
[11/15 12:24:13     96s] gigaOpt Hold fixing search radius on new term: 66.000000 Microns (5 stdCellHgt)
[11/15 12:24:13     96s] gigaOpt Hold fixing search radius: 528.000000 Microns (40 stdCellHgt)
[11/15 12:24:13     96s] gigaOpt Hold fixing search radius on new term: 66.000000 Microns (5 stdCellHgt)
[11/15 12:24:13     96s] *info: Run opt_design holdfix with 8 threads.
[11/15 12:24:13     96s] Info: 5 nets with fixed/cover wires excluded.
[11/15 12:24:13     96s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:24:13     96s] --------------------------------------------------- 
[11/15 12:24:13     96s]    Hold Timing Summary  - Initial 
[11/15 12:24:13     96s] --------------------------------------------------- 
[11/15 12:24:13     96s]  Target slack:       0.0000 ns
[11/15 12:24:13     96s]  View: fast_ff 
[11/15 12:24:13     96s]    WNS:       0.4233
[11/15 12:24:13     96s]    TNS:       0.0000
[11/15 12:24:13     96s]    VP :            0
[11/15 12:24:13     96s]    Worst hold path end point: IDCODE_reg[31]/D1 
[11/15 12:24:13     96s] --------------------------------------------------- 
[11/15 12:24:13     96s] *** Hold timing is met. Hold fixing is not needed 
[11/15 12:24:13     96s] **INFO: total 0 insts, 0 nets marked don't touch
[11/15 12:24:13     96s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/15 12:24:13     96s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] Capturing REF for hold ...
[11/15 12:24:13     96s]    Hold Timing Snapshot: (REF)
[11/15 12:24:13     96s]              All PG WNS: 0.000
[11/15 12:24:13     96s]              All PG TNS: 0.000
[11/15 12:24:13     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.5
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] Active setup views:
[11/15 12:24:13     96s]  slow_ss
[11/15 12:24:13     96s]   Dominating endpoints: 0
[11/15 12:24:13     96s]   Dominating TNS: -0.000
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] Reported timing to dir ./timingReports
[11/15 12:24:13     96s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1128.9M, totSessionCpu=0:01:37 **
[11/15 12:24:13     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1526.3M
[11/15 12:24:13     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1526.3M
[11/15 12:24:13     96s] End AAE Lib Interpolated Model. (MEM=1526.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:13     96s]  
[11/15 12:24:13     96s] **INFO: Starting Blocking QThread with 8 CPU
[11/15 12:24:13     96s]    ____________________________________________________________________
[11/15 12:24:13     96s] __/ message from Blocking QThread
[11/15 12:24:13     96s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:24:13     96s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[11/15 12:24:13     96s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[11/15 12:24:13     96s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:13     96s] 
[11/15 12:24:13     96s] #################################################################################
[11/15 12:24:13     96s] #################################################################################
[11/15 12:24:13     96s] # Design Stage: PreRoute
[11/15 12:24:13     96s] # Design Name: raifes_dtm
[11/15 12:24:13     96s] # Design Mode: 180nm
[11/15 12:24:13     96s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:13     96s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:13     96s] # Design Stage: PreRoute
[11/15 12:24:13     96s] # Design Name: raifes_dtm
[11/15 12:24:13     96s] # Design Mode: 180nm
[11/15 12:24:13     96s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:13     96s] # Parasitics Mode: No SPEF/RCDB
[11/15 12:24:13     96s] # Signoff Settings: SI Off 
[11/15 12:24:13     96s] # Signoff Settings: SI Off 
[11/15 12:24:13     96s] #################################################################################
[11/15 12:24:13     96s] #################################################################################
[11/15 12:24:13     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/15 12:24:13     96s] Calculate delays in Single mode...
[11/15 12:24:13     96s] Calculate delays in Single mode...
[11/15 12:24:13     96s] Start delay calculation (fullDC) (8 T). (MEM=0)
[11/15 12:24:13     96s] Start delay calculation (fullDC) (8 T). (MEM=0)
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:13     96s] Total number of fetched objects 968
[11/15 12:24:13     96s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [11/15 12:24:13     96s] Total number of fetched objects 968
[11/15 12:24:13     96s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
0
[11/15 12:24:13     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/15 12:24:13     96s] End delay calculation. (MEM=121.574 CPU=0:00:00.2 REAL=0:00:01.0)
[11/15 12:24:14     96s] End delay calculation. (MEM=121.574 CPU=0:00:00.2 REAL=0:00:01.0)
[11/15 12:24:13     96s] End delay calculation (fullDC). (MEM=121.574 CPU=0:00:00.3 REAL=0:00:01.0)
[11/15 12:24:14     96s] End delay calculation (fullDC). (MEM=121.574 CPU=0:00:00.3 REAL=0:00:01.0)
[11/15 12:24:13     96s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 121.6M) ***
[11/15 12:24:14     96s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=121.6M)
[11/15 12:24:13     96s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=121.6M)
[11/15 12:24:13     96s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0[11/15 12:24:14     96s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
), mem = 0.0M
 
[11/15 12:24:14     96s] _______________________________________________________________________
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:14     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:15     96s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] ------------------------------------------------------------
[11/15 12:24:15     97s]      opt_design Final Summary                             
[11/15 12:24:15     97s] ------------------------------------------------------------
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] Setup views included:
[11/15 12:24:15     97s]  slow_ss 
[11/15 12:24:15     97s] Hold  views included:
[11/15 12:24:15     97s]  fast_ff
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] |           WNS (ns):| 14.673  | 19.185  | 14.673  |
[11/15 12:24:15     97s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:15     97s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:15     97s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] |           WNS (ns):|  0.423  |  0.423  |  0.000  |
[11/15 12:24:15     97s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:15     97s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:15     97s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:15     97s] +--------------------+---------+---------+---------+
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] +----------------+-------------------------------+------------------+
[11/15 12:24:15     97s] |                |              Real             |       Total      |
[11/15 12:24:15     97s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:15     97s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:15     97s] +----------------+------------------+------------+------------------+
[11/15 12:24:15     97s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:15     97s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:15     97s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:15     97s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:15     97s] +----------------+------------------+------------+------------------+
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] Density: 91.790%
[11/15 12:24:15     97s] Routing Overflow: 2.45% H and 0.00% V
[11/15 12:24:15     97s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:02.0, MEM=1621.8M
[11/15 12:24:15     97s] **opt_design ... cpu = 0:00:04, real = 0:00:06, mem = 1128.8M, totSessionCpu=0:01:37 **
[11/15 12:24:15     97s] *** Finished opt_design ***
[11/15 12:24:15     97s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:15     97s] UM:                                       0.000 ns         14.673 ns  final
[11/15 12:24:15     97s] OPERPROF: Starting HotSpotCal at level 1, MEM:1526.2M
[11/15 12:24:15     97s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:15     97s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:15     97s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:15     97s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:15     97s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:15     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:15     97s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:15     97s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.003, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1527.7M
[11/15 12:24:15     97s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:15     97s] UM:          6.08              7          0.000 ns         14.673 ns  opt_design_postcts_hold
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.0 real=0:00:07.6)
[11/15 12:24:15     97s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:24:15     97s] Deleting Lib Analyzer.
[11/15 12:24:15     97s] Info: Destroy the CCOpt slew target map.
[11/15 12:24:15     97s] @file(pr_easy.tcl) 97: route_design -global_detail -wire_opt
[11/15 12:24:15     97s] #% Begin route_design (date=11/15 12:24:15, mem=1128.9M)
[11/15 12:24:15     97s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.87 (MB), peak = 1219.30 (MB)
[11/15 12:24:15     97s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/15 12:24:15     97s] #rc_corner_slow has no qx tech file defined
[11/15 12:24:15     97s] #No active RC corner or QRC tech file is missing.
[11/15 12:24:15     97s] #**INFO: setDesignMode -flowEffort standard
[11/15 12:24:15     97s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/15 12:24:15     97s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[11/15 12:24:15     97s] OPERPROF: Starting checkPlace at level 1, MEM:1527.7M
[11/15 12:24:15     97s] #spOpts: N=180 
[11/15 12:24:15     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1527.7M
[11/15 12:24:15     97s] Core basic site is standard
[11/15 12:24:15     97s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:15     97s] SiteArray: use 36,540 bytes
[11/15 12:24:15     97s] SiteArray: current memory after site array memory allocatiion 1527.7M
[11/15 12:24:15     97s] SiteArray: FP blocked sites are writable
[11/15 12:24:15     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.001, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.001, MEM:1527.7M
[11/15 12:24:15     97s] Begin checking placement ... (start mem=1527.7M, init mem=1527.7M)
[11/15 12:24:15     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1527.7M
[11/15 12:24:15     97s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1527.7M
[11/15 12:24:15     97s] *info: Placed = 915            (Fixed = 4)
[11/15 12:24:15     97s] *info: Unplaced = 0           
[11/15 12:24:15     97s] Placement Density:91.79%(159382/173638)
[11/15 12:24:15     97s] Placement Density (including fixed std cells):91.79%(159382/173638)
[11/15 12:24:15     97s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1527.7M)
[11/15 12:24:15     97s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.009, MEM:1527.7M
[11/15 12:24:15     97s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/15 12:24:15     97s] *** Changed status on (5) nets in Clock.
[11/15 12:24:15     97s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1527.7M) ***
[11/15 12:24:15     97s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] route_global_detail
[11/15 12:24:15     97s] 
[11/15 12:24:15     97s] #set_db route_design_detail_min_length_for_widen_wire 0.100000
[11/15 12:24:15     97s] #set_db route_design_detail_post_route_wire_widen "widen"
[11/15 12:24:15     97s] #set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
[11/15 12:24:15     97s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[11/15 12:24:15     97s] #set_db route_design_reserve_space_for_multi_cut true
[11/15 12:24:15     97s] #set_db route_design_top_routing_layer 4
[11/15 12:24:15     97s] #set_db route_design_with_si_driven true
[11/15 12:24:15     97s] #set_db route_design_with_timing_driven true
[11/15 12:24:15     97s] #Start route_global_detail on Thu Nov 15 12:24:15 2018
[11/15 12:24:15     97s] #
[11/15 12:24:15     97s] #Generating timing data, please wait...
[11/15 12:24:15     97s] #968 total nets, 5 already routed, 5 will ignore in trialRoute
[11/15 12:24:15     97s] #Dump tif for version 2.1
[11/15 12:24:15     97s] End AAE Lib Interpolated Model. (MEM=1454.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:15     97s] Total number of fetched objects 968
[11/15 12:24:15     97s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:15     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:15     98s] End delay calculation. (MEM=1739.69 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:16     98s] 
[11/15 12:24:16     98s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/15 12:24:16     98s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1008.91 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #Done generating timing data.
[11/15 12:24:16     98s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/15 12:24:16     98s] ### Net info: total nets: 971
[11/15 12:24:16     98s] ### Net info: dirty nets: 0
[11/15 12:24:16     98s] ### Net info: marked as disconnected nets: 0
[11/15 12:24:16     98s] ### Net info: fully routed nets: 5
[11/15 12:24:16     98s] ### Net info: trivial (single pin) nets: 0
[11/15 12:24:16     98s] ### Net info: unrouted nets: 966
[11/15 12:24:16     98s] ### Net info: re-extraction nets: 0
[11/15 12:24:16     98s] ### Net info: ignored nets: 0
[11/15 12:24:16     98s] ### Net info: skip routing nets: 0
[11/15 12:24:16     98s] #Start reading timing information from file .timing_file_27379.tif.gz ...
[11/15 12:24:16     98s] #Read in timing information for 147 ports, 915 instances from timing file .timing_file_27379.tif.gz.
[11/15 12:24:16     98s] #NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #RTESIG:78da8590cb0ac23014445dfb15437451c1476e9bb4e95670272ae263592ac636505a4822
[11/15 12:24:16     98s] #       e2df1b70abedddcee10c7327d3cbe608466a49b470c47941d81d497145f9228e936c45aa
[11/15 12:24:16     98s] #       08d179cdc693e9fe704a840247645aaf2b6de7783a6de1b4f7a6ad665f4464127c195ce1
[11/15 12:24:16     98s] #       103d9aaef43f39491cec65eeba65889cb721f9c3c560dbf2adedd5dc7ddd0f13cf2528ec
[11/15 12:24:16     98s] #       1183fd44698e47d9388de8d675cd6f284e09ac36d550af50046f9fbd2e994888fee79194
[11/15 12:24:16     98s] #       c9b047a63dcce803a01f8a83
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #RTESIG:78da8590cb0ac23014445dfb15437451c1476e9bb4e95670272ae263592ac636505a4822
[11/15 12:24:16     98s] #       e2df1b70abedddcee10c7327d3cbe608466a49b470c47941d81d497145f9228e936c45aa
[11/15 12:24:16     98s] #       08d179cdc693e9fe704a840247645aaf2b6de7783a6de1b4f7a6ad665f4464127c195ce1
[11/15 12:24:16     98s] #       103d9aaef43f39491cec65eeba65889cb721f9c3c560dbf2adedd5dc7ddd0f13cf2528ec
[11/15 12:24:16     98s] #       1183fd44698e47d9388de8d675cd6f284e09ac36d550af50046f9fbd2e994888fee79194
[11/15 12:24:16     98s] #       c9b047a63dcce803a01f8a83
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Using multithreading with 8 threads.
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #Start routing data preparation on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #Minimum voltage of a net in the design = 0.000.
[11/15 12:24:16     98s] #Maximum voltage of a net in the design = 3.300.
[11/15 12:24:16     98s] #Voltage range [0.000 - 0.000] has 1 net.
[11/15 12:24:16     98s] #Voltage range [3.300 - 3.300] has 1 net.
[11/15 12:24:16     98s] #Voltage range [0.000 - 3.300] has 969 nets.
[11/15 12:24:16     98s] # MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
[11/15 12:24:16     98s] # MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
[11/15 12:24:16     98s] # MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
[11/15 12:24:16     98s] # MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
[11/15 12:24:16     98s] #Regenerating Ggrids automatically.
[11/15 12:24:16     98s] #Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
[11/15 12:24:16     98s] #Using automatically generated G-grids.
[11/15 12:24:16     98s] #Done routing data preparation.
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.67 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #Merging special wires: starts on Thu Nov 15 12:24:16 2018 with memory = 995.67 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:995.7 MB, peak:1.2 GB
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Finished routing data preparation on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Cpu time = 00:00:00
[11/15 12:24:16     98s] #Elapsed time = 00:00:00
[11/15 12:24:16     98s] #Increased memory = 3.78 (MB)
[11/15 12:24:16     98s] #Total memory = 995.67 (MB)
[11/15 12:24:16     98s] #Peak memory = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Start global routing on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Number of eco nets is 0
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Start global routing data preparation on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Start routing resource analysis on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Routing resource analysis is done on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #  Resource Analysis:
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/15 12:24:16     98s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/15 12:24:16     98s] #  --------------------------------------------------------------
[11/15 12:24:16     98s] #  MTL1           H         378           0         437    86.73%
[11/15 12:24:16     98s] #  MTL2           V         285           0         437     0.00%
[11/15 12:24:16     98s] #  MTL3           H         370           0         437     0.00%
[11/15 12:24:16     98s] #  MTL4           V         114           0         437     0.00%
[11/15 12:24:16     98s] #  --------------------------------------------------------------
[11/15 12:24:16     98s] #  Total                   1147       0.00%        1748    21.68%
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #  5 nets (0.51%) with 1 preferred extra spacing.
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Global routing data preparation is done on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.68 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.68 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #start global routing iteration 1...
[11/15 12:24:16     98s] #Initial_route: 0.07852
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.79 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #start global routing iteration 2...
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.21 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #start global routing iteration 3...
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.23 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #start global routing iteration 4...
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.23 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[11/15 12:24:16     98s] #Total number of routable nets = 968.
[11/15 12:24:16     98s] #Total number of nets in the design = 971.
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #963 routable nets have only global wires.
[11/15 12:24:16     98s] #5 routable nets have only detail routed wires.
[11/15 12:24:16     98s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Routed nets constraints summary:
[11/15 12:24:16     98s] #-----------------------------
[11/15 12:24:16     98s] #        Rules   Unconstrained  
[11/15 12:24:16     98s] #-----------------------------
[11/15 12:24:16     98s] #      Default             963  
[11/15 12:24:16     98s] #-----------------------------
[11/15 12:24:16     98s] #        Total             963  
[11/15 12:24:16     98s] #-----------------------------
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Routing constraints summary of the whole design:
[11/15 12:24:16     98s] #------------------------------------------------
[11/15 12:24:16     98s] #        Rules   Pref Extra Space   Unconstrained  
[11/15 12:24:16     98s] #------------------------------------------------
[11/15 12:24:16     98s] #      Default                  5             963  
[11/15 12:24:16     98s] #------------------------------------------------
[11/15 12:24:16     98s] #        Total                  5             963  
[11/15 12:24:16     98s] #------------------------------------------------
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #                 OverCon          
[11/15 12:24:16     98s] #                  #Gcell    %Gcell
[11/15 12:24:16     98s] #     Layer           (1)   OverCon
[11/15 12:24:16     98s] #  --------------------------------
[11/15 12:24:16     98s] #  MTL1          0(0.00%)   (0.00%)
[11/15 12:24:16     98s] #  MTL2          0(0.00%)   (0.00%)
[11/15 12:24:16     98s] #  MTL3          0(0.00%)   (0.00%)
[11/15 12:24:16     98s] #  MTL4          0(0.00%)   (0.00%)
[11/15 12:24:16     98s] #  --------------------------------
[11/15 12:24:16     98s] #     Total      0(0.00%)   (0.00%)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/15 12:24:16     98s] #  Overflow after GR: 0.00% H + 0.00% V
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:1479.9M
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:16     98s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:16     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1511.9M
[11/15 12:24:16     98s] #Hotspot report including placement blocked areas
[11/15 12:24:16     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:1511.9M
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] [hotspot] |   MTL1(H)   |         50.00 |         50.00 |
[11/15 12:24:16     98s] [hotspot] |   MTL2(V)   |          0.00 |          0.00 |
[11/15 12:24:16     98s] [hotspot] |   MTL3(H)   |          0.00 |          0.00 |
[11/15 12:24:16     98s] [hotspot] |   MTL4(V)   |          0.00 |          0.00 |
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] [hotspot] |   worst    |(MTL1)    50.00 |(MTL1)    50.00 |
[11/15 12:24:16     98s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:16     98s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:16     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:16     98s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:16     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:1511.9M
[11/15 12:24:16     98s] #Complete Global Routing.
[11/15 12:24:16     98s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:16     98s] #Total wire length = 67616 um.
[11/15 12:24:16     98s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:16     98s] #Total wire length on LAYER MTL1 = 0 um.
[11/15 12:24:16     98s] #Total wire length on LAYER MTL2 = 25545 um.
[11/15 12:24:16     98s] #Total wire length on LAYER MTL3 = 33162 um.
[11/15 12:24:16     98s] #Total wire length on LAYER MTL4 = 8909 um.
[11/15 12:24:16     98s] #Total number of vias = 4998
[11/15 12:24:16     98s] #Total number of multi-cut vias = 551 ( 11.0%)
[11/15 12:24:16     98s] #Total number of single cut vias = 4447 ( 89.0%)
[11/15 12:24:16     98s] #Up-Via Summary (total 4998):
[11/15 12:24:16     98s] #                   single-cut          multi-cut      Total
[11/15 12:24:16     98s] #-----------------------------------------------------------
[11/15 12:24:16     98s] # MTL1            2528 ( 90.0%)       281 ( 10.0%)       2809
[11/15 12:24:16     98s] # MTL2            1493 ( 84.7%)       270 ( 15.3%)       1763
[11/15 12:24:16     98s] # MTL3             426 (100.0%)         0 (  0.0%)        426
[11/15 12:24:16     98s] #-----------------------------------------------------------
[11/15 12:24:16     98s] #                 4447 ( 89.0%)       551 ( 11.0%)       4998 
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Max overcon = 0 track.
[11/15 12:24:16     98s] #Total overcon = 0.00%.
[11/15 12:24:16     98s] #Worst layer Gcell overcon rate = 0.00%.
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Global routing statistics:
[11/15 12:24:16     98s] #Cpu time = 00:00:01
[11/15 12:24:16     98s] #Elapsed time = 00:00:01
[11/15 12:24:16     98s] #Increased memory = 5.70 (MB)
[11/15 12:24:16     98s] #Total memory = 1001.37 (MB)
[11/15 12:24:16     98s] #Peak memory = 1219.30 (MB)
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #Finished global routing on Thu Nov 15 12:24:16 2018
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.38 (MB), peak = 1219.30 (MB)
[11/15 12:24:16     98s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:16     98s] #Start Track Assignment.
[11/15 12:24:16     99s] #Done with 1047 horizontal wires in 1 hboxes and 1048 vertical wires in 1 hboxes.
[11/15 12:24:17     99s] #Done with 358 horizontal wires in 1 hboxes and 241 vertical wires in 1 hboxes.
[11/15 12:24:17     99s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/15 12:24:17     99s] #
[11/15 12:24:17     99s] #Track assignment summary:
[11/15 12:24:17     99s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/15 12:24:17     99s] #------------------------------------------------------------------------
[11/15 12:24:17     99s] # MTL1           0.00 	  0.00%  	  0.00% 	  0.00%
[11/15 12:24:17     99s] # MTL2       24878.84 	  0.06%  	  0.00% 	  0.00%
[11/15 12:24:17     99s] # MTL3       28079.18 	  0.13%  	  0.00% 	  0.00%
[11/15 12:24:17     99s] # MTL4        5984.40 	  0.16%  	  0.00% 	  0.16%
[11/15 12:24:17     99s] #------------------------------------------------------------------------
[11/15 12:24:17     99s] # All       58942.42  	  0.10% 	  0.00% 	  0.16%
[11/15 12:24:17     99s] #Complete Track Assignment.
[11/15 12:24:17     99s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:17     99s] #Total wire length = 71209 um.
[11/15 12:24:17     99s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:17     99s] #Total wire length on LAYER MTL1 = 2961 um.
[11/15 12:24:17     99s] #Total wire length on LAYER MTL2 = 25096 um.
[11/15 12:24:17     99s] #Total wire length on LAYER MTL3 = 34277 um.
[11/15 12:24:17     99s] #Total wire length on LAYER MTL4 = 8876 um.
[11/15 12:24:17     99s] #Total number of vias = 4998
[11/15 12:24:17     99s] #Total number of multi-cut vias = 551 ( 11.0%)
[11/15 12:24:17     99s] #Total number of single cut vias = 4447 ( 89.0%)
[11/15 12:24:17     99s] #Up-Via Summary (total 4998):
[11/15 12:24:17     99s] #                   single-cut          multi-cut      Total
[11/15 12:24:17     99s] #-----------------------------------------------------------
[11/15 12:24:17     99s] # MTL1            2528 ( 90.0%)       281 ( 10.0%)       2809
[11/15 12:24:17     99s] # MTL2            1493 ( 84.7%)       270 ( 15.3%)       1763
[11/15 12:24:17     99s] # MTL3             426 (100.0%)         0 (  0.0%)        426
[11/15 12:24:17     99s] #-----------------------------------------------------------
[11/15 12:24:17     99s] #                 4447 ( 89.0%)       551 ( 11.0%)       4998 
[11/15 12:24:17     99s] #
[11/15 12:24:17     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.37 (MB), peak = 1219.30 (MB)
[11/15 12:24:17     99s] #
[11/15 12:24:17     99s] #number of short segments in preferred routing layers
[11/15 12:24:17     99s] #	
[11/15 12:24:17     99s] #	
[11/15 12:24:17     99s] #
[11/15 12:24:17     99s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 12:24:17     99s] #Cpu time = 00:00:01
[11/15 12:24:17     99s] #Elapsed time = 00:00:01
[11/15 12:24:17     99s] #Increased memory = 11.48 (MB)
[11/15 12:24:17     99s] #Total memory = 1003.37 (MB)
[11/15 12:24:17     99s] #Peak memory = 1219.30 (MB)
[11/15 12:24:17     99s] #WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
[11/15 12:24:17     99s] #Using multithreading with 8 threads.
[11/15 12:24:17     99s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:17     99s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:17     99s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:17     99s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:17     99s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:17     99s] #
[11/15 12:24:17     99s] #Start Detail Routing..
[11/15 12:24:17     99s] ### For initial detail routing, marked 5 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[11/15 12:24:17     99s] #start initial detail routing ...
[11/15 12:24:22    104s] #   number of violations = 8
[11/15 12:24:22    104s] #
[11/15 12:24:22    104s] #    By Layer and Type :
[11/15 12:24:22    104s] #	          Short     Loop   Totals
[11/15 12:24:22    104s] #	MTL1          2        1        3
[11/15 12:24:22    104s] #	MTL2          3        1        4
[11/15 12:24:22    104s] #	MTL3          0        1        1
[11/15 12:24:22    104s] #	Totals        5        3        8
[11/15 12:24:22    104s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1043.07 (MB), peak = 1219.30 (MB)
[11/15 12:24:22    104s] #start 1st optimization iteration ...
[11/15 12:24:22    104s] #   number of violations = 3
[11/15 12:24:22    104s] #
[11/15 12:24:22    104s] #    By Layer and Type :
[11/15 12:24:22    104s] #	          Short   Totals
[11/15 12:24:22    104s] #	MTL1          0        0
[11/15 12:24:22    104s] #	MTL2          3        3
[11/15 12:24:22    104s] #	Totals        3        3
[11/15 12:24:22    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.21 (MB), peak = 1219.30 (MB)
[11/15 12:24:22    104s] #start 2nd optimization iteration ...
[11/15 12:24:22    104s] #   number of violations = 1
[11/15 12:24:22    104s] #
[11/15 12:24:22    104s] #    By Layer and Type :
[11/15 12:24:22    104s] #	           Loop   Totals
[11/15 12:24:22    104s] #	MTL1          0        0
[11/15 12:24:22    104s] #	MTL2          1        1
[11/15 12:24:22    104s] #	Totals        1        1
[11/15 12:24:22    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.49 (MB), peak = 1219.30 (MB)
[11/15 12:24:22    104s] #start 3rd optimization iteration ...
[11/15 12:24:22    105s] #   number of violations = 0
[11/15 12:24:22    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.66 (MB), peak = 1219.30 (MB)
[11/15 12:24:22    105s] #Complete Detail Routing.
[11/15 12:24:22    105s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:22    105s] #Total wire length = 73242 um.
[11/15 12:24:22    105s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL1 = 2987 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL2 = 32083 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL3 = 30502 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL4 = 7670 um.
[11/15 12:24:22    105s] #Total number of vias = 5279
[11/15 12:24:22    105s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:22    105s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:22    105s] #Up-Via Summary (total 5279):
[11/15 12:24:22    105s] #                   single-cut          multi-cut      Total
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:22    105s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:22    105s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Total number of DRC violations = 0
[11/15 12:24:22    105s] #Cpu time = 00:00:06
[11/15 12:24:22    105s] #Elapsed time = 00:00:06
[11/15 12:24:22    105s] #Increased memory = 3.84 (MB)
[11/15 12:24:22    105s] #Total memory = 1007.21 (MB)
[11/15 12:24:22    105s] #Peak memory = 1219.30 (MB)
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #start routing for process antenna violation fix ...
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:22    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.20 (MB), peak = 1219.30 (MB)
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:22    105s] #Total wire length = 73242 um.
[11/15 12:24:22    105s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL1 = 2987 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL2 = 32083 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL3 = 30502 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL4 = 7670 um.
[11/15 12:24:22    105s] #Total number of vias = 5279
[11/15 12:24:22    105s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:22    105s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:22    105s] #Up-Via Summary (total 5279):
[11/15 12:24:22    105s] #                   single-cut          multi-cut      Total
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:22    105s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:22    105s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Total number of DRC violations = 0
[11/15 12:24:22    105s] #Total number of net violated process antenna rule = 0
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:22    105s] #Total wire length = 73242 um.
[11/15 12:24:22    105s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL1 = 2987 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL2 = 32083 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL3 = 30502 um.
[11/15 12:24:22    105s] #Total wire length on LAYER MTL4 = 7670 um.
[11/15 12:24:22    105s] #Total number of vias = 5279
[11/15 12:24:22    105s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:22    105s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:22    105s] #Up-Via Summary (total 5279):
[11/15 12:24:22    105s] #                   single-cut          multi-cut      Total
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:22    105s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:22    105s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:22    105s] #-----------------------------------------------------------
[11/15 12:24:22    105s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Total number of DRC violations = 0
[11/15 12:24:22    105s] #Total number of net violated process antenna rule = 0
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Start Post Route wire spreading..
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:22    105s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:22    105s] #
[11/15 12:24:22    105s] #Start DRC checking..
[11/15 12:24:23    105s] #   number of violations = 0
[11/15 12:24:23    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.59 (MB), peak = 1219.30 (MB)
[11/15 12:24:23    105s] #CELL_VIEW raifes_dtm,init has no DRC violation.
[11/15 12:24:23    105s] #Total number of DRC violations = 0
[11/15 12:24:23    105s] #Total number of net violated process antenna rule = 0
[11/15 12:24:23    105s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    105s] #WARNING (EMS-27) Message (NRDB-2247) has exceeded the current message display limit of 20.
[11/15 12:24:23    105s] #To increase the message display limit, refer to the product command reference manual.
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #Start data preparation for wire spreading...
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #Data preparation is done on Thu Nov 15 12:24:23 2018
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #Start Post Route Wire Spread.
[11/15 12:24:23    105s] #Done with 200 horizontal wires in 1 hboxes and 256 vertical wires in 1 hboxes.
[11/15 12:24:23    105s] #Complete Post Route Wire Spread.
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:23    105s] #Total wire length = 74254 um.
[11/15 12:24:23    105s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:23    105s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:23    105s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:23    105s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:23    105s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:23    105s] #Total number of vias = 5279
[11/15 12:24:23    105s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:23    105s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:23    105s] #Up-Via Summary (total 5279):
[11/15 12:24:23    105s] #                   single-cut          multi-cut      Total
[11/15 12:24:23    105s] #-----------------------------------------------------------
[11/15 12:24:23    105s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:23    105s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:23    105s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:23    105s] #-----------------------------------------------------------
[11/15 12:24:23    105s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:23    105s] #
[11/15 12:24:23    105s] #Start DRC checking..
[11/15 12:24:23    106s] #   number of violations = 0
[11/15 12:24:23    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.64 (MB), peak = 1219.30 (MB)
[11/15 12:24:23    106s] #CELL_VIEW raifes_dtm,init has no DRC violation.
[11/15 12:24:23    106s] #Total number of DRC violations = 0
[11/15 12:24:23    106s] #Total number of net violated process antenna rule = 0
[11/15 12:24:23    106s] #   number of violations = 0
[11/15 12:24:23    106s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1010.26 (MB), peak = 1219.30 (MB)
[11/15 12:24:23    106s] #CELL_VIEW raifes_dtm,init has no DRC violation.
[11/15 12:24:23    106s] #Total number of DRC violations = 0
[11/15 12:24:23    106s] #Total number of net violated process antenna rule = 0
[11/15 12:24:23    106s] #Post Route wire spread is done.
[11/15 12:24:23    106s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:23    106s] #Total wire length = 74254 um.
[11/15 12:24:23    106s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:23    106s] #Total number of vias = 5279
[11/15 12:24:23    106s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:23    106s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:23    106s] #Up-Via Summary (total 5279):
[11/15 12:24:23    106s] #                   single-cut          multi-cut      Total
[11/15 12:24:23    106s] #-----------------------------------------------------------
[11/15 12:24:23    106s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:23    106s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:23    106s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:23    106s] #-----------------------------------------------------------
[11/15 12:24:23    106s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #route_detail Statistics:
[11/15 12:24:23    106s] #Cpu time = 00:00:07
[11/15 12:24:23    106s] #Elapsed time = 00:00:07
[11/15 12:24:23    106s] #Increased memory = 5.93 (MB)
[11/15 12:24:23    106s] #Total memory = 1009.30 (MB)
[11/15 12:24:23    106s] #Peak memory = 1219.30 (MB)
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #route_global_detail statistics:
[11/15 12:24:23    106s] #Cpu time = 00:00:09
[11/15 12:24:23    106s] #Elapsed time = 00:00:08
[11/15 12:24:23    106s] #Increased memory = -121.34 (MB)
[11/15 12:24:23    106s] #Total memory = 1007.59 (MB)
[11/15 12:24:23    106s] #Peak memory = 1219.30 (MB)
[11/15 12:24:23    106s] #Number of warnings = 23
[11/15 12:24:23    106s] #Total number of warnings = 55
[11/15 12:24:23    106s] #Number of fails = 0
[11/15 12:24:23    106s] #Total number of fails = 0
[11/15 12:24:23    106s] #Complete route_global_detail on Thu Nov 15 12:24:23 2018
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] 
[11/15 12:24:23    106s] route_detail
[11/15 12:24:23    106s] 
[11/15 12:24:23    106s] #set_db route_design_detail_min_length_for_widen_wire 0.100000
[11/15 12:24:23    106s] #set_db route_design_detail_post_route_wire_widen "widen"
[11/15 12:24:23    106s] #set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
[11/15 12:24:23    106s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[11/15 12:24:23    106s] #set_db route_design_reserve_space_for_multi_cut true
[11/15 12:24:23    106s] #set_db route_design_top_routing_layer 4
[11/15 12:24:23    106s] #set_db route_design_with_timing_driven true
[11/15 12:24:23    106s] #Start route_detail on Thu Nov 15 12:24:23 2018
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] Updating RC grid for preRoute extraction ...
[11/15 12:24:23    106s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:23    106s] Initializing multi-corner resistance tables ...
[11/15 12:24:23    106s] ### Net info: total nets: 971
[11/15 12:24:23    106s] ### Net info: dirty nets: 0
[11/15 12:24:23    106s] ### Net info: marked as disconnected nets: 0
[11/15 12:24:23    106s] ### Net info: fully routed nets: 968
[11/15 12:24:23    106s] ### Net info: trivial (single pin) nets: 0
[11/15 12:24:23    106s] ### Net info: unrouted nets: 3
[11/15 12:24:23    106s] ### Net info: re-extraction nets: 0
[11/15 12:24:23    106s] ### Net info: ignored nets: 0
[11/15 12:24:23    106s] ### Net info: skip routing nets: 0
[11/15 12:24:23    106s] #Start reading timing information from file .timing_file_27379.tif.gz ...
[11/15 12:24:23    106s] #Read in timing information for 147 ports, 915 instances from timing file .timing_file_27379.tif.gz.
[11/15 12:24:23    106s] #NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
[11/15 12:24:23    106s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    106s] #RTESIG:78da8d90316bc33014843be7571c4a06071a57674b8eb406b295b6843619834b1447606c
[11/15 12:24:23    106s] #       901442ff7d4dbba676df7a1fdf716fbed86f77103439b98a94f248bcec68a4a15d1545b9
[11/15 12:24:23    106s] #       7ea2390ed1c746cce68bd7b777d282b9fc3964e7b6afd323aed105449792ef9ae52f572a
[11/15 12:24:23    106s] #       8301f05d728d0b7711b5d6903927559a12e2e64fae13c8620a43f20757403cd75f2e1cfc
[11/15 12:24:23    106s] #       295dc6614aabc161b79aec272b8b73dd4687ecb3efdbfb505111e2e29ba95e658814aea3
[11/15 12:24:23    106s] #       2e65ffe7d2a5861a7f32b5ae46fa1ebe01c58396c1
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #Merging special wires: starts on Thu Nov 15 12:24:23 2018 with memory = 997.84 (MB), peak = 1219.30 (MB)
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:997.8 MB, peak:1.2 GB
[11/15 12:24:23    106s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    106s] #Start routing data preparation on Thu Nov 15 12:24:23 2018
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    106s] #Minimum voltage of a net in the design = 0.000.
[11/15 12:24:23    106s] #Maximum voltage of a net in the design = 3.300.
[11/15 12:24:23    106s] #Voltage range [0.000 - 0.000] has 1 net.
[11/15 12:24:23    106s] #Voltage range [3.300 - 3.300] has 1 net.
[11/15 12:24:23    106s] #Voltage range [0.000 - 3.300] has 969 nets.
[11/15 12:24:23    106s] # MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
[11/15 12:24:23    106s] # MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
[11/15 12:24:23    106s] # MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
[11/15 12:24:23    106s] # MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
[11/15 12:24:23    106s] #Regenerating Ggrids automatically.
[11/15 12:24:23    106s] #Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
[11/15 12:24:23    106s] #Using automatically generated G-grids.
[11/15 12:24:23    106s] #Done routing data preparation.
[11/15 12:24:23    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.61 (MB), peak = 1219.30 (MB)
[11/15 12:24:23    106s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    106s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:23    106s] #WARNING (NRDR-133) The post-route option 'route_design_detail_post_route_wire_widen' has been set but widen wire rule specified by option 'route_design_detail_post_route_wire_widen_rule' does not exist. You must either turn off the option 'route_design_detail_post_route_wire_widen' or create a wide wire rule for wire widening. This route_detail command did not run.
[11/15 12:24:23    106s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:23    106s] #Total wire length = 74254 um.
[11/15 12:24:23    106s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:23    106s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:23    106s] #Total number of vias = 5279
[11/15 12:24:23    106s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:23    106s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:23    106s] #Up-Via Summary (total 5279):
[11/15 12:24:23    106s] #                   single-cut          multi-cut      Total
[11/15 12:24:23    106s] #-----------------------------------------------------------
[11/15 12:24:23    106s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:23    106s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:23    106s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:23    106s] #-----------------------------------------------------------
[11/15 12:24:23    106s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s] #route_detail statistics:
[11/15 12:24:23    106s] #Cpu time = 00:00:00
[11/15 12:24:23    106s] #Elapsed time = 00:00:00
[11/15 12:24:23    106s] #Increased memory = -2.11 (MB)
[11/15 12:24:23    106s] #Total memory = 1001.13 (MB)
[11/15 12:24:23    106s] #Peak memory = 1219.30 (MB)
[11/15 12:24:23    106s] #Number of warnings = 6
[11/15 12:24:23    106s] #Total number of warnings = 61
[11/15 12:24:23    106s] #Number of fails = 0
[11/15 12:24:23    106s] #Total number of fails = 0
[11/15 12:24:23    106s] #Complete route_detail on Thu Nov 15 12:24:23 2018
[11/15 12:24:23    106s] #
[11/15 12:24:23    106s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:23    106s] UM:                                                                   final
[11/15 12:24:23    106s] OPERPROF: Starting HotSpotCal at level 1, MEM:1433.6M
[11/15 12:24:23    106s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:23    106s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:23    106s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:23    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:23    106s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:23    106s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:23    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:23    106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1435.6M
[11/15 12:24:23    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1435.6M
[11/15 12:24:24    107s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:24    107s] UM:          9.65              9                                      route_design
[11/15 12:24:24    107s] #route_design: cpu time = 00:00:10, elapsed time = 00:00:09, memory = 997.64 (MB), peak = 1219.30 (MB)
[11/15 12:24:24    107s] ### 
[11/15 12:24:24    107s] ###   Scalability Statistics
[11/15 12:24:24    107s] ### 
[11/15 12:24:24    107s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:24    107s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[11/15 12:24:24    107s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:24    107s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[11/15 12:24:24    107s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[11/15 12:24:24    107s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.1|
[11/15 12:24:24    107s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:24    107s] ###   Entire Command                |        00:00:10|        00:00:09|             1.1|
[11/15 12:24:24    107s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:24    107s] ### 
[11/15 12:24:24    107s] #% End route_design (date=11/15 12:24:24, total cpu=0:00:09.7, real=0:00:09.0, peak res=1128.9M, current mem=997.6M)
[11/15 12:24:24    107s] @file(pr_easy.tcl) 100: set_db / .extract_rc_engine post_route
[11/15 12:24:24    107s] @file(pr_easy.tcl) 102: set_db / .extract_rc_effort_level low
[11/15 12:24:24    107s] @file(pr_easy.tcl) 105: set_db / .delaycal_enable_si false
[11/15 12:24:24    107s] @file(pr_easy.tcl) 106: opt_design -post_route -setup -hold -drv
[11/15 12:24:24    107s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/15 12:24:24    107s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/15 12:24:24    107s] Info: 8 threads available for lower-level modules during optimization.
[11/15 12:24:24    107s] GigaOpt running with 8 threads.
[11/15 12:24:24    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:1439.6M
[11/15 12:24:24    107s] #spOpts: N=180 
[11/15 12:24:24    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1439.6M
[11/15 12:24:24    107s] Core basic site is standard
[11/15 12:24:24    107s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:24    107s] SiteArray: use 36,540 bytes
[11/15 12:24:24    107s] SiteArray: current memory after site array memory allocatiion 1439.6M
[11/15 12:24:24    107s] SiteArray: FP blocked sites are writable
[11/15 12:24:24    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:24    107s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:     Starting CMU at level 3, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1439.6M
[11/15 12:24:24    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1439.6M
[11/15 12:24:24    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1439.6MB).
[11/15 12:24:24    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1439.6M
[11/15 12:24:24    107s] 
[11/15 12:24:24    107s] Creating Lib Analyzer ...
[11/15 12:24:24    107s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:24    107s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:24    107s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:24    107s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:24    107s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:24    107s] 
[11/15 12:24:25    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=1443.7M
[11/15 12:24:25    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=1443.7M
[11/15 12:24:25    108s] Creating Lib Analyzer, finished. 
[11/15 12:24:25    108s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:25    108s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1018.4M, totSessionCpu=0:01:49 **
[11/15 12:24:25    108s] Existing Dirty Nets : 0
[11/15 12:24:25    108s] New Signature Flow (optDesignCheckOptions) ....
[11/15 12:24:25    108s] #Created 161 library cell signatures
[11/15 12:24:25    108s] #Created 971 NETS and 0 SPECIALNETS signatures
[11/15 12:24:25    108s] #Created 915 instance signatures
[11/15 12:24:25    108s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.47 (MB), peak = 1219.30 (MB)
[11/15 12:24:25    108s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.49 (MB), peak = 1219.30 (MB)
[11/15 12:24:25    108s] OPERPROF: Starting checkPlace at level 1, MEM:1445.7M
[11/15 12:24:25    108s] #spOpts: N=180 
[11/15 12:24:25    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1445.7M
[11/15 12:24:25    108s] Begin checking placement ... (start mem=1445.7M, init mem=1445.7M)
[11/15 12:24:25    108s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1445.7M
[11/15 12:24:25    108s] *info: Placed = 915            (Fixed = 4)
[11/15 12:24:25    108s] *info: Unplaced = 0           
[11/15 12:24:25    108s] Placement Density:91.79%(159382/173638)
[11/15 12:24:25    108s] Placement Density (including fixed std cells):91.79%(159382/173638)
[11/15 12:24:25    108s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1445.7M)
[11/15 12:24:25    108s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1445.7M
[11/15 12:24:25    108s] *** Change effort level medium to high ***
[11/15 12:24:25    108s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:25    108s] setExtractRCMode -coupled false
[11/15 12:24:25    108s] *** opt_design -post_route ***
[11/15 12:24:25    108s] DRC Margin: user margin 0.0; extra margin 0
[11/15 12:24:25    108s] Setup Target Slack: user slack 0
[11/15 12:24:25    108s] Hold Target Slack: user slack 0
[11/15 12:24:25    108s] Opt: RC extraction mode changed to 'detail'
[11/15 12:24:25    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1445.7M
[11/15 12:24:25    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1445.7M
[11/15 12:24:25    108s] Deleting Cell Server ...
[11/15 12:24:25    108s] Deleting Lib Analyzer.
[11/15 12:24:25    108s] Multi-VT timing optimization disabled based on library information.
[11/15 12:24:25    108s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:25    108s] Summary for sequential cells identification: 
[11/15 12:24:25    108s]   Identified SBFF number: 21
[11/15 12:24:25    108s]   Identified MBFF number: 0
[11/15 12:24:25    108s]   Identified SB Latch number: 0
[11/15 12:24:25    108s]   Identified MB Latch number: 0
[11/15 12:24:25    108s]   Not identified SBFF number: 0
[11/15 12:24:25    108s]   Not identified MBFF number: 0
[11/15 12:24:25    108s]   Not identified SB Latch number: 0
[11/15 12:24:25    108s]   Not identified MB Latch number: 0
[11/15 12:24:25    108s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:25    108s]  Visiting view : slow_ss
[11/15 12:24:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:25    108s]  Visiting view : fast_ff
[11/15 12:24:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:25    108s]  Setting StdDelay to 118.40
[11/15 12:24:25    108s] Creating Cell Server, finished. 
[11/15 12:24:25    108s] 
[11/15 12:24:26    108s] Deleting Cell Server ...
[11/15 12:24:26    108s] ** INFO : this run is activating 'postRoute' automaton
[11/15 12:24:26    108s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
[11/15 12:24:26    108s] post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
[11/15 12:24:26    108s] RC Extraction called in multi-corner(2) mode.
[11/15 12:24:26    108s] Process corner(s) are loaded.
[11/15 12:24:26    108s]  Corner: rc_corner_slow
[11/15 12:24:26    108s]  Corner: rc_corner_fast
[11/15 12:24:26    108s] extractDetailRC Option : -outfile /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d  -extended
[11/15 12:24:26    108s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[11/15 12:24:26    108s]       RC Corner Indexes            0       1   
[11/15 12:24:26    108s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:24:26    108s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[11/15 12:24:26    108s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:26    108s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:26    108s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:26    108s] Shrink Factor                : 1.00000
[11/15 12:24:26    108s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:26    108s] Initializing multi-corner resistance tables ...
[11/15 12:24:26    108s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1439.6M)
[11/15 12:24:26    108s] Creating parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for storing RC.
[11/15 12:24:26    108s] Extracted 10.0247% (CPU Time= 0:00:00.0  MEM= 1473.7M)
[11/15 12:24:26    108s] Extracted 20.0247% (CPU Time= 0:00:00.0  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 30.0247% (CPU Time= 0:00:00.0  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 40.0247% (CPU Time= 0:00:00.0  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 50.0247% (CPU Time= 0:00:00.0  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 60.0247% (CPU Time= 0:00:00.1  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 70.0247% (CPU Time= 0:00:00.1  MEM= 1505.7M)
[11/15 12:24:26    108s] Extracted 80.0247% (CPU Time= 0:00:00.1  MEM= 1505.7M)
[11/15 12:24:26    108s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:26    109s] Extracted 90.0247% (CPU Time= 0:00:00.1  MEM= 1505.7M)
[11/15 12:24:26    109s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1505.7M)
[11/15 12:24:26    109s] Number of Extracted Resistors     : 13400
[11/15 12:24:26    109s] Number of Extracted Ground Cap.   : 14351
[11/15 12:24:26    109s] Number of Extracted Coupling Cap. : 0
[11/15 12:24:26    109s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1461.641M)
[11/15 12:24:26    109s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:26    109s] processing rcdb (/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d) for hinst (top) of cell (raifes_dtm);
[11/15 12:24:26    109s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:26    109s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:26    109s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1461.641M)
[11/15 12:24:26    109s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1461.641M)
[11/15 12:24:26    109s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:26    109s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1461.6M)
[11/15 12:24:26    109s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:26    109s] Initializing multi-corner resistance tables ...
[11/15 12:24:26    109s] End AAE Lib Interpolated Model. (MEM=1461.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:26    109s]  
[11/15 12:24:26    109s] **INFO: Starting Blocking QThread with 8 CPU
[11/15 12:24:26    109s]    ____________________________________________________________________
[11/15 12:24:26    109s] __/ message from Blocking QThread
[11/15 12:24:26    109s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:24:26    109s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[11/15 12:24:26    109s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[11/15 12:24:26    109s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] #################################################################################
[11/15 12:24:26    109s] #################################################################################
[11/15 12:24:26    109s] # Design Stage: PostRoute
[11/15 12:24:26    109s] # Design Stage: PostRoute
[11/15 12:24:26    109s] # Design Name: raifes_dtm
[11/15 12:24:26    109s] # Design Mode: 180nm
[11/15 12:24:26    109s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:26    109s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:26    109s] # Design Name: raifes_dtm
[11/15 12:24:26    109s] # Design Mode: 180nm
[11/15 12:24:26    109s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:26    109s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:26    109s] # Signoff Settings: SI Off 
[11/15 12:24:26    109s] # Signoff Settings: SI Off 
[11/15 12:24:26    109s] #################################################################################
[11/15 12:24:26    109s] #################################################################################
[11/15 12:24:26    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 43.8M, InitMEM = 43.8M)
[11/15 12:24:26    109s] Calculate delays in Single mode...
[11/15 12:24:26    109s] Calculate delays in Single mode...
[11/15 12:24:26    109s] Start delay calculation (fullDC) (8 T). (MEM=0)
[11/15 12:24:26    109s] Start delay calculation (fullDC) (8 T). (MEM=0)
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:26    109s] Total number of fetched objects 968
[11/15 12:24:26    109s] AAE_INFO: Total number of nets for which stage creation was skipped for all views otal number of fetched objects 968
[11/15 12:24:26    109s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 00

[11/15 12:24:26    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:26    109s] End delay calculation. (MEM=147.215 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:26    109s] End delay calculation. (MEM=147.215 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:26    109s] End delay calculation (fullDC). (MEM=147.215 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:26    109s] End delay calculation (fullDC). (MEM=147.215 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:26    109s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 147.2M) ***
[11/15 12:24:26    109s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=147.2M)
[11/15 12:24:26    109s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=147.2M)
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] Active hold views:
[11/15 12:24:26    109s]  fast_ff
[11/15 12:24:26    109s]   Dominating endpoints: 0
[11/15 12:24:26    109s]   Dominating TNS: -0.000
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] Active hold views:
[11/15 12:24:26    109s]  fast_ff
[11/15 12:24:26    109s]   Dominating endpoints: 0
[11/15 12:24:26    109s]   Dominating TNS: -0.000
[11/15 12:24:26    109s] 
[11/15 12:24:26    109s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=147.2M ***
[11/15 12:24:26    109s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=147.2M ***
[11/15 12:24:26    109s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:00.0 (0.0), mem = 177.7M
[11/15 12:24:26    109s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:00.0 (0.0), mem = 177.7M
 
[11/15 12:24:26    109s] _______________________________________________________________________
[11/15 12:24:27    109s] #################################################################################
[11/15 12:24:27    109s] # Design Stage: PostRoute
[11/15 12:24:27    109s] # Design Name: raifes_dtm
[11/15 12:24:27    109s] # Design Mode: 180nm
[11/15 12:24:27    109s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:27    109s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:27    109s] # Signoff Settings: SI Off 
[11/15 12:24:27    109s] #################################################################################
[11/15 12:24:27    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 1459.6M, InitMEM = 1459.6M)
[11/15 12:24:27    109s] Calculate delays in Single mode...
[11/15 12:24:27    109s] Start delay calculation (fullDC) (8 T). (MEM=1475.84)
End AAE Lib Interpolated Model. (MEM=1475.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:27    109s] Total number of fetched objects 968
[11/15 12:24:27    109s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:27    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:27    109s] End delay calculation. (MEM=1747.08 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:27    109s] End delay calculation (fullDC). (MEM=1747.08 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:27    109s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1747.1M) ***
[11/15 12:24:27    109s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:50 mem=1421.8M)
[11/15 12:24:27    109s] Restoring Auto Hold Views:  fast_ff
[11/15 12:24:27    109s] Restoring Active Hold Views:  fast_ff 
[11/15 12:24:27    109s] Restoring Hold Target Slack: 0
[11/15 12:24:27    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.8M
[11/15 12:24:27    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1421.8M
[11/15 12:24:27    109s] 
[11/15 12:24:27    109s] ------------------------------------------------------------
[11/15 12:24:27    109s]      Initial Non-SI Timing Summary                             
[11/15 12:24:27    109s] ------------------------------------------------------------
[11/15 12:24:27    109s] 
[11/15 12:24:27    109s] Setup views included:
[11/15 12:24:27    109s]  slow_ss 
[11/15 12:24:27    109s] 
[11/15 12:24:27    109s] +--------------------+---------+---------+---------+
[11/15 12:24:27    109s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:27    109s] +--------------------+---------+---------+---------+
[11/15 12:24:27    109s] |           WNS (ns):| 14.608  | 19.192  | 14.608  |
[11/15 12:24:27    109s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:27    109s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:27    109s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:27    109s] +--------------------+---------+---------+---------+
[11/15 12:24:27    109s] 
[11/15 12:24:27    109s] +----------------+-------------------------------+------------------+
[11/15 12:24:27    109s] |                |              Real             |       Total      |
[11/15 12:24:27    109s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:27    109s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:27    109s] +----------------+------------------+------------+------------------+
[11/15 12:24:27    109s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:27    109s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:27    109s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:27    109s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:27    109s] +----------------+------------------+------------+------------------+
[11/15 12:24:27    109s] 
[11/15 12:24:27    109s] Density: 91.790%
[11/15 12:24:27    109s] ------------------------------------------------------------
[11/15 12:24:27    109s] **opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 1038.1M, totSessionCpu=0:01:50 **
[11/15 12:24:27    109s] Info: Done creating the CCOpt slew target map.
[11/15 12:24:27    109s] Running CCOpt-PRO on entire clock network
[11/15 12:24:27    109s] Net route status summary:
[11/15 12:24:27    109s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:27    109s]   Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:27    109s] Clock tree cells fixed by user: 0 out of 4 (0%)
[11/15 12:24:27    109s] PRO...
[11/15 12:24:27    109s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/15 12:24:27    109s] Initializing clock structures...
[11/15 12:24:27    109s]   Creating own balancer
[11/15 12:24:27    109s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/15 12:24:27    109s]   Initializing legalizer
[11/15 12:24:27    109s]   Using cell based legalization.
[11/15 12:24:27    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.8M
[11/15 12:24:27    109s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:27    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.8M
[11/15 12:24:27    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1431.8M
[11/15 12:24:27    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.8MB).
[11/15 12:24:27    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1431.8M
[11/15 12:24:27    109s] (I)       Load db... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Read data from FE... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Read nodes and places... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Number of ignored instance 0
[11/15 12:24:27    109s] (I)       numMoveCells=911, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:24:27    109s] (I)       Done Read nodes and places (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] (I)       Read rows... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Done Read rows (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] (I)       Done Read data from FE (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] (I)       Done Load db (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] (I)       Constructing placeable region... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Constructing bin map
[11/15 12:24:27    109s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:24:27    109s] (I)       Done constructing bin map
[11/15 12:24:27    109s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:24:27    109s] (I)       Compute region effective width... (mem=1431.8M)
[11/15 12:24:27    109s] (I)       Done Compute region effective width (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1431.8M)
[11/15 12:24:27    109s] Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[11/15 12:24:27    109s]   Removing CTS place status from clock tree and sinks.
[11/15 12:24:27    109s]   Reconstructing clock tree datastructures...
[11/15 12:24:27    109s]     Validating CTS configuration...
[11/15 12:24:27    109s]     Checking module port directions...
[11/15 12:24:27    109s]     Leaving CCOpt scope...
[11/15 12:24:27    109s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:27    109s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:27    109s] UM:                                                                   Leaving CCOpt scope
[11/15 12:24:27    109s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:27    109s]     Non-default CCOpt properties:
[11/15 12:24:27    109s]     add_exclusion_drivers: 0 (default: true)
[11/15 12:24:27    109s]     adjacent_rows_legal: 1 (default: false)
[11/15 12:24:27    109s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/15 12:24:27    109s]     buffer_cells is set for at least one key
[11/15 12:24:27    109s]     cell_density is set for at least one key
[11/15 12:24:27    109s]     clock_nets_detailed_routed: 1 (default: false)
[11/15 12:24:27    109s]     cts_max_thread_override: 1 (default: auto)
[11/15 12:24:27    109s]     extract_pin_insertion_delays: false (default: true)
[11/15 12:24:27    109s]     force_design_routing_status: 1 (default: auto)
[11/15 12:24:27    109s]     inverter_cells is set for at least one key
[11/15 12:24:27    109s]     override_minimum_skew_target: 1 (default: false)
[11/15 12:24:27    109s]     route_type is set for at least one key
[11/15 12:24:27    109s]     source_driver is set for at least one key
[11/15 12:24:27    109s]     target_insertion_delay is set for at least one key
[11/15 12:24:27    109s]     target_insertion_delay_wire is set for at least one key
[11/15 12:24:27    109s]     target_max_trans is set for at least one key
[11/15 12:24:27    109s]     target_skew is set for at least one key
[11/15 12:24:27    109s]     target_skew_wire is set for at least one key
[11/15 12:24:27    109s]     Route type trimming info:
[11/15 12:24:27    109s]       No route type modifications were made.
[11/15 12:24:27    109s] Accumulated time to calculate placeable region: 0
[11/15 12:24:27    109s] (I)       Initializing Steiner engine. 
[11/15 12:24:27    110s] End AAE Lib Interpolated Model. (MEM=1431.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:27    110s]     Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:24:27    110s]     Original list had 6 cells:
[11/15 12:24:27    110s]     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:27    110s]     Library trimming was not able to trim any cells:
[11/15 12:24:27    110s]     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:27    110s] Accumulated time to calculate placeable region: 0
[11/15 12:24:27    110s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
[11/15 12:24:29    111s]     Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:24:29    111s]     Original list had 5 cells:
[11/15 12:24:29    111s]     INV5 INV4 INV3 INV2 INV 
[11/15 12:24:29    111s]     Library trimming was not able to trim any cells:
[11/15 12:24:29    111s]     INV5 INV4 INV3 INV2 INV 
[11/15 12:24:29    111s]     Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:24:29    111s]     Non-default CCOpt properties:
[11/15 12:24:29    111s]       cell_density: 1 (default: 0.75)
[11/15 12:24:29    111s]       route_type (leaf): default_route_type_leaf (default: default)
[11/15 12:24:29    111s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 12:24:29    111s]       route_type (top): default_route_type_nonleaf (default: default)
[11/15 12:24:29    111s]       source_driver: BF/A BF/O (default: )
[11/15 12:24:29    111s]     For power domain auto-default:
[11/15 12:24:29    111s]       Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:29    111s]       Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:24:29    111s]       Clock gates: 
[11/15 12:24:29    111s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:24:29    111s]     Top Routing info:
[11/15 12:24:29    111s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:29    111s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:29    111s]     Trunk Routing info:
[11/15 12:24:29    111s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:29    111s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:29    111s]     Leaf Routing info:
[11/15 12:24:29    111s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:29    111s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:29    111s]     For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:24:29    111s]       Slew time target (leaf):    2.500ns
[11/15 12:24:29    111s]       Slew time target (trunk):   2.500ns
[11/15 12:24:29    111s]       Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:24:29    111s]       Buffer unit delay: 1.028ns
[11/15 12:24:29    111s]       Buffer max distance: 10240.000um
[11/15 12:24:29    111s]     Fastest wire driving cells and distances:
[11/15 12:24:29    111s]       Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
[11/15 12:24:29    111s]       Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     Logic Sizing Table:
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     ----------------------------------------------------------
[11/15 12:24:29    111s]     Cell    Instance count    Source    Eligible library cells
[11/15 12:24:29    111s]     ----------------------------------------------------------
[11/15 12:24:29    111s]       (empty table)
[11/15 12:24:29    111s]     ----------------------------------------------------------
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s]     Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:24:29    111s]       Sources:                     pin tck
[11/15 12:24:29    111s]       Total number of sinks:       273
[11/15 12:24:29    111s]       Delay constrained sinks:     273
[11/15 12:24:29    111s]       Non-leaf sinks:              0
[11/15 12:24:29    111s]       Ignore pins:                 0
[11/15 12:24:29    111s]      Timing corner slow_ss_delay:setup.late:
[11/15 12:24:29    111s]       Skew target:                 1.028ns
[11/15 12:24:29    111s]     Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     Via Selection for Estimated Routes (rule default):
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s]     ----------------------------------------------------------------------
[11/15 12:24:29    111s]     Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:24:29    111s]     Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:24:29    111s]     ----------------------------------------------------------------------
[11/15 12:24:29    111s]     MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:24:29    111s]     MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:24:29    111s]     MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:24:29    111s]     ----------------------------------------------------------------------
[11/15 12:24:29    111s]     
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s]     No ideal or dont_touch nets found in the clock tree
[11/15 12:24:29    111s]     Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[11/15 12:24:29    111s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:29    111s] UM:                                                                   Validating CTS configuration
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s]     CCOpt configuration status: all checks passed.
[11/15 12:24:29    111s]   Reconstructing clock tree datastructures done.
[11/15 12:24:29    111s] Initializing clock structures done.
[11/15 12:24:29    111s] PRO...
[11/15 12:24:29    111s]   PRO active optimizations:
[11/15 12:24:29    111s]    - DRV fixing with cell sizing
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   Detected clock skew data from CTS
[11/15 12:24:29    111s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:24:29    111s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:29    111s]   Clock DAG stats PRO initial state:
[11/15 12:24:29    111s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:29    111s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:29    111s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:29    111s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:29    111s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.546pF
[11/15 12:24:29    111s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:29    111s]   Clock DAG net violations PRO initial state: none
[11/15 12:24:29    111s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/15 12:24:29    111s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]     Leaf  : target=2.500ns count=3 avg=1.321ns sd=0.715ns min=0.892ns max=2.146ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]   Clock DAG library cell distribution PRO initial state {count}:
[11/15 12:24:29    111s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:29    111s]      Invs: INV5: 1 
[11/15 12:24:29    111s]   Primary reporting skew group PRO initial state:
[11/15 12:24:29    111s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:29    111s]   Skew group summary PRO initial state:
[11/15 12:24:29    111s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:29    111s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:29    111s]   Recomputing CTS skew targets...
[11/15 12:24:29    111s]   Resolving skew group constraints...
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s]     Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s]   Resolving skew group constraints done.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:29    111s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:29    111s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:29    111s]   Fixing DRVs...
[11/15 12:24:29    111s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:24:29    111s]   CCOpt-PRO: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   PRO Statistics: Fix DRVs (cell sizing):
[11/15 12:24:29    111s]   =======================================
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   Cell changes by Net Type:
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:29    111s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:29    111s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:29    111s]   top                0            0           0            0                    0                  0
[11/15 12:24:29    111s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:29    111s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:29    111s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:29    111s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:29    111s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:29    111s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:29    111s]   
[11/15 12:24:29    111s]   Clock DAG stats PRO after DRV fixing:
[11/15 12:24:29    111s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:29    111s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:29    111s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:29    111s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:29    111s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.546pF
[11/15 12:24:29    111s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:29    111s]   Clock DAG net violations PRO after DRV fixing: none
[11/15 12:24:29    111s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[11/15 12:24:29    111s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]     Leaf  : target=2.500ns count=3 avg=1.321ns sd=0.715ns min=0.892ns max=2.146ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[11/15 12:24:29    111s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:29    111s]      Invs: INV5: 1 
[11/15 12:24:29    111s]   Primary reporting skew group PRO after DRV fixing:
[11/15 12:24:29    111s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:29    111s]   Skew group summary PRO after DRV fixing:
[11/15 12:24:29    111s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:29    111s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:29    111s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:29    111s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:29    111s] UM:                                                                   Fixing DRVs
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] Slew Diagnostics: After DRV fixing
[11/15 12:24:29    111s] ==================================
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] Global Causes:
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] -------------------------------------
[11/15 12:24:29    111s] Cause
[11/15 12:24:29    111s] -------------------------------------
[11/15 12:24:29    111s] DRV fixing with buffering is disabled
[11/15 12:24:29    111s] -------------------------------------
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] Top 5 overslews:
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] ---------------------------------
[11/15 12:24:29    111s] Overslew    Causes    Driving Pin
[11/15 12:24:29    111s] ---------------------------------
[11/15 12:24:29    111s]   (empty table)
[11/15 12:24:29    111s] ---------------------------------
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s] Cause    Occurences
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s]   (empty table)
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] Violation diagnostics counts from the 0 nodes that have violations:
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s] Cause    Occurences
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s]   (empty table)
[11/15 12:24:29    111s] -------------------
[11/15 12:24:29    111s] 
[11/15 12:24:29    111s]   Reconnecting optimized routes...
[11/15 12:24:29    111s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:29    111s]   Set dirty flag on 0 insts, 0 nets
[11/15 12:24:29    111s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:24:29    111s] End AAE Lib Interpolated Model. (MEM=1469.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:29    111s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:29    111s]   Clock DAG stats PRO final:
[11/15 12:24:29    111s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:29    111s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:29    111s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:29    111s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:29    111s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.546pF
[11/15 12:24:29    111s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:29    111s]   Clock DAG net violations PRO final: none
[11/15 12:24:29    111s]   Clock DAG primary half-corner transition distribution PRO final:
[11/15 12:24:29    111s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]     Leaf  : target=2.500ns count=3 avg=1.321ns sd=0.715ns min=0.892ns max=2.146ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:29    111s]   Clock DAG library cell distribution PRO final {count}:
[11/15 12:24:29    111s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:29    111s]      Invs: INV5: 1 
[11/15 12:24:29    111s]   Primary reporting skew group PRO final:
[11/15 12:24:29    111s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:29    111s]   Skew group summary PRO final:
[11/15 12:24:29    111s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:29    111s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:29    111s] PRO done.
[11/15 12:24:29    111s] numClockCells = 6, numClockCellsFixed = 0, numClockCellsRestored = 4, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/15 12:24:29    111s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/15 12:24:29    111s] Net route status summary:
[11/15 12:24:29    111s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:29    111s]   Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:29    111s] Updating delays...
[11/15 12:24:29    111s] Updating delays done.
[11/15 12:24:29    111s] PRO done. (took cpu=0:00:02.1 real=0:00:02.1)
[11/15 12:24:29    111s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:29    111s] UM:                                                                   PRO
[11/15 12:24:29    112s] **INFO: Start fixing DRV (Mem = 1453.36M) ...
[11/15 12:24:29    112s] Begin: GigaOpt DRV Optimization
[11/15 12:24:29    112s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[11/15 12:24:29    112s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[11/15 12:24:29    112s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:24:29    112s] End AAE Lib Interpolated Model. (MEM=1453.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:29    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.6
[11/15 12:24:29    112s] PhyDesignGrid: maxLocalDensity 0.96
[11/15 12:24:29    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=1453.4M
[11/15 12:24:29    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1453.4M
[11/15 12:24:29    112s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:29    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1453.4M
[11/15 12:24:29    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1453.4M
[11/15 12:24:29    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1453.4MB).
[11/15 12:24:29    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1453.4M
[11/15 12:24:29    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1452.8M
[11/15 12:24:29    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1520.0M
[11/15 12:24:31    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1522.0M
[11/15 12:24:31    113s] 
[11/15 12:24:31    113s] Creating Lib Analyzer ...
[11/15 12:24:31    113s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:31    113s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:31    113s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:31    113s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:31    113s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:31    113s] 
[11/15 12:24:32    115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=1522.0M
[11/15 12:24:32    115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=1522.0M
[11/15 12:24:32    115s] Creating Lib Analyzer, finished. 
[11/15 12:24:33    115s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[11/15 12:24:33    115s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1699.4M
[11/15 12:24:33    115s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1699.4M
[11/15 12:24:33    115s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 5 threads.
[11/15 12:24:33    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:24:33    115s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 12:24:33    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:24:33    115s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 12:24:33    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:24:33    115s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:24:33    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:24:33    115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.61|     0.00|       0|       0|       0|  91.79|          |         |
[11/15 12:24:33    115s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 5 threads.
[11/15 12:24:33    115s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/15 12:24:33    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 12:24:33    115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.61|     0.00|       0|       0|       0|  91.79| 0:00:00.0|  1731.5M|
[11/15 12:24:33    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 12:24:33    115s] **** Begin NDR-Layer Usage Statistics ****
[11/15 12:24:33    115s] Layer 3 has 5 constrained nets 
[11/15 12:24:33    115s] **** End NDR-Layer Usage Statistics ****
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1729.5M) ***
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.6
[11/15 12:24:33    115s] drv optimizer changes nothing and skips place_detail
[11/15 12:24:33    115s] End: GigaOpt DRV Optimization
[11/15 12:24:33    115s] *info:
[11/15 12:24:33    115s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1487.50M).
[11/15 12:24:33    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1487.5M
[11/15 12:24:33    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1487.5M
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] ------------------------------------------------------------
[11/15 12:24:33    115s]      Non-SI Timing Summary (cpu=0.06min real=0.07min mem=1487.5M)                             
[11/15 12:24:33    115s] ------------------------------------------------------------
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Setup views included:
[11/15 12:24:33    115s]  slow_ss 
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] +--------------------+---------+---------+---------+
[11/15 12:24:33    115s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:33    115s] +--------------------+---------+---------+---------+
[11/15 12:24:33    115s] |           WNS (ns):| 14.608  | 19.192  | 14.608  |
[11/15 12:24:33    115s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:33    115s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:33    115s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:33    115s] +--------------------+---------+---------+---------+
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] +----------------+-------------------------------+------------------+
[11/15 12:24:33    115s] |                |              Real             |       Total      |
[11/15 12:24:33    115s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:33    115s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:33    115s] +----------------+------------------+------------+------------------+
[11/15 12:24:33    115s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:33    115s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:33    115s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:33    115s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:33    115s] +----------------+------------------+------------+------------------+
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Density: 91.790%
[11/15 12:24:33    115s] ------------------------------------------------------------
[11/15 12:24:33    115s] **opt_design ... cpu = 0:00:07, real = 0:00:08, mem = 1076.6M, totSessionCpu=0:01:56 **
[11/15 12:24:33    115s]   DRV Snapshot: (REF)
[11/15 12:24:33    115s]          Tran DRV: 0
[11/15 12:24:33    115s]           Cap DRV: 0
[11/15 12:24:33    115s]        Fanout DRV: 0
[11/15 12:24:33    115s]            Glitch: 0
[11/15 12:24:33    115s] *** Timing Is met
[11/15 12:24:33    115s] *** Check timing (0:00:00.0)
[11/15 12:24:33    115s] *** Setup timing is met (target slack 0ns)
[11/15 12:24:33    115s]   Timing Snapshot: (REF)
[11/15 12:24:33    115s]      Weighted WNS: 0.000
[11/15 12:24:33    115s]       All  PG WNS: 0.000
[11/15 12:24:33    115s]       High PG WNS: 0.000
[11/15 12:24:33    115s]       All  PG TNS: 0.000
[11/15 12:24:33    115s]       High PG TNS: 0.000
[11/15 12:24:33    115s]    Category Slack: { [L, 14.608] [H, 19.192] }
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Deleting Cell Server ...
[11/15 12:24:33    115s] Deleting Lib Analyzer.
[11/15 12:24:33    115s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:33    115s] Summary for sequential cells identification: 
[11/15 12:24:33    115s]   Identified SBFF number: 21
[11/15 12:24:33    115s]   Identified MBFF number: 0
[11/15 12:24:33    115s]   Identified SB Latch number: 0
[11/15 12:24:33    115s]   Identified MB Latch number: 0
[11/15 12:24:33    115s]   Not identified SBFF number: 0
[11/15 12:24:33    115s]   Not identified MBFF number: 0
[11/15 12:24:33    115s]   Not identified SB Latch number: 0
[11/15 12:24:33    115s]   Not identified MB Latch number: 0
[11/15 12:24:33    115s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:33    115s]  Visiting view : slow_ss
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:33    115s]  Visiting view : fast_ff
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:33    115s]  Setting StdDelay to 118.40
[11/15 12:24:33    115s] Creating Cell Server, finished. 
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Deleting Cell Server ...
[11/15 12:24:33    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1488.5M
[11/15 12:24:33    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1488.5M
[11/15 12:24:33    115s] GigaOpt Hold Optimizer is used
[11/15 12:24:33    115s] End AAE Lib Interpolated Model. (MEM=1488.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Creating Lib Analyzer ...
[11/15 12:24:33    115s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:33    115s] Summary for sequential cells identification: 
[11/15 12:24:33    115s]   Identified SBFF number: 21
[11/15 12:24:33    115s]   Identified MBFF number: 0
[11/15 12:24:33    115s]   Identified SB Latch number: 0
[11/15 12:24:33    115s]   Identified MB Latch number: 0
[11/15 12:24:33    115s]   Not identified SBFF number: 0
[11/15 12:24:33    115s]   Not identified MBFF number: 0
[11/15 12:24:33    115s]   Not identified SB Latch number: 0
[11/15 12:24:33    115s]   Not identified MB Latch number: 0
[11/15 12:24:33    115s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:33    115s]  Visiting view : slow_ss
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:33    115s]  Visiting view : fast_ff
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:33    115s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:33    115s]  Setting StdDelay to 118.40
[11/15 12:24:33    115s] Creating Cell Server, finished. 
[11/15 12:24:33    115s] 
[11/15 12:24:33    115s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:33    115s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:33    115s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:33    115s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:33    115s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:33    115s] 
[11/15 12:24:34    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=1490.0M
[11/15 12:24:34    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=1490.0M
[11/15 12:24:34    117s] Creating Lib Analyzer, finished. 
[11/15 12:24:34    117s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:57 mem=1490.0M ***
[11/15 12:24:34    117s] End AAE Lib Interpolated Model. (MEM=1489.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:34    117s]  
[11/15 12:24:34    117s] **INFO: Starting Blocking QThread with 8 CPU
[11/15 12:24:34    117s]    ____________________________________________________________________
[11/15 12:24:34    117s] __/ message from Blocking QThread
[11/15 12:24:34    117s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:24:34    117s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[11/15 12:24:34    117s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[11/15 12:24:34    117s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:34    117s] 
[11/15 12:24:34    117s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:34    117s] 
[11/15 12:24:34    117s] #################################################################################
[11/15 12:24:34    117s] #################################################################################
[11/15 12:24:34    117s] # Design Stage: PostRoute
[11/15 12:24:34    117s] # Design Name: raifes_dtm
[11/15 12:24:34    117s] # Design Mode: 180nm
[11/15 12:24:34    117s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:34    117s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:34    117s] # Design Stage: PostRoute
[11/15 12:24:34    117s] # Design Name: raifes_dtm
[11/15 12:24:34    117s] # Design Mode: 180nm
[11/15 12:24:34    117s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:34    117s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:34    117s] # Signoff Settings: SI Off 
[11/15 12:24:34    117s] #################################################################################
[11/15 12:24:34    117s] # Signoff Settings: SI Off 
[11/15 12:24:34    117s] #################################################################################
[11/15 12:24:34    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 55.3M, InitMEM = 55.3M)
[11/15 12:24:34    117s] Calculate delays in Single mode...
[11/15 12:24:35    117s] Calculate delays in Single mode...
[11/15 12:24:35    117s] Start delay calculation (fullDC) (8 T). (MEM=0)
[11/15 12:24:34    117s] Start delay calculation (fullDC) (8 T). (MEM=0)
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:34    117s] Total number of fetched objects 968
[11/15 12:24:34    117s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:35    117s] Total number of fetched objects 968
[11/15 12:24:35    117s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:34    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:34    117s] End delay calculation. (MEM=175.73 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:35    117s] End delay calculation. (MEM=175.73 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:35    117s] End delay calculation (fullDC). (MEM=175.73 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:34    117s] End delay calculation (fullDC). (MEM=175.73 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:34    117s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 175.7M) ***
[11/15 12:24:35    117s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=175.7M)
[11/15 12:24:34    117s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=175.7M)
[11/15 12:24:34    117s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=175.7M ***
[11/15 12:24:35    117s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=175.7M ***
[11/15 12:24:35    117s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=206.3M ***
[11/15 12:24:34    117s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=206.3M ***
[11/15 12:24:35    117s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 206.3M
[11/15 12:24:34    117s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 206.3M
 
[11/15 12:24:35    117s] _______________________________________________________________________
[11/15 12:24:35    117s] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:01.0 totSessionCpu=0:01:58 mem=1490.0M ***
*info: category slack lower bound [L 0.0] default
[11/15 12:24:35    117s] *info: category slack lower bound [H 0.0] reg2reg 
[11/15 12:24:35    117s] --------------------------------------------------- 
[11/15 12:24:35    117s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/15 12:24:35    117s] --------------------------------------------------- 
[11/15 12:24:35    117s]          WNS    reg2regWNS
[11/15 12:24:35    117s]    14.608 ns     19.192 ns
[11/15 12:24:35    117s] --------------------------------------------------- 
[11/15 12:24:35    117s] Restoring Hold Target Slack: 0
[11/15 12:24:35    117s] Footprint list for hold buffering (delay unit: ps)
[11/15 12:24:35    117s] =================================================================
[11/15 12:24:35    117s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/15 12:24:35    117s] ------------------------------------------------------------------
[11/15 12:24:35    117s] *Info:      442.8       1.00    3.0  21.65 BF (A,O)
[11/15 12:24:35    117s] *Info:      345.6       1.00    4.0  10.74 BF2 (A,O)
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] *Info: minBufDelay = 300.6 ps, libStdDelay = 118.4 ps, minBufSize = 57024000 (3.0)
[11/15 12:24:35    117s] *Info: worst delay setup view: slow_ss
[11/15 12:24:35    117s] *Info:      330.0       1.00    6.0   5.37 BF3 (A,O)
[11/15 12:24:35    117s] *Info:      301.3       1.00    7.0   3.91 BF4 (A,O)
[11/15 12:24:35    117s] *Info:      300.6       1.00    9.0   2.70 BF5 (A,O)
[11/15 12:24:35    117s] *Info:      366.0       1.00   19.0   1.28 BF8 (A,O)
[11/15 12:24:35    117s] =================================================================
[11/15 12:24:35    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1572.4M
[11/15 12:24:35    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1572.4M
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] ------------------------------------------------------------
[11/15 12:24:35    117s]              Initial Summary                             
[11/15 12:24:35    117s] ------------------------------------------------------------
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] Setup views included:
[11/15 12:24:35    117s]  slow_ss
[11/15 12:24:35    117s] Hold  views included:
[11/15 12:24:35    117s]  fast_ff
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] |           WNS (ns):| 14.608  | 19.192  | 14.608  |
[11/15 12:24:35    117s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:35    117s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:35    117s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] |           WNS (ns):|  0.425  |  0.425  |  0.000  |
[11/15 12:24:35    117s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:35    117s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:35    117s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:35    117s] +--------------------+---------+---------+---------+
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] +----------------+-------------------------------+------------------+
[11/15 12:24:35    117s] |                |              Real             |       Total      |
[11/15 12:24:35    117s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:35    117s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:35    117s] +----------------+------------------+------------+------------------+
[11/15 12:24:35    117s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:35    117s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:35    117s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:35    117s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:35    117s] +----------------+------------------+------------+------------------+
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] Density: 91.790%
[11/15 12:24:35    117s] ------------------------------------------------------------
[11/15 12:24:35    117s] Deleting Cell Server ...
[11/15 12:24:35    117s] Deleting Lib Analyzer.
[11/15 12:24:35    117s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:35    117s] Summary for sequential cells identification: 
[11/15 12:24:35    117s]   Identified SBFF number: 21
[11/15 12:24:35    117s]   Identified MBFF number: 0
[11/15 12:24:35    117s]   Identified SB Latch number: 0
[11/15 12:24:35    117s]   Identified MB Latch number: 0
[11/15 12:24:35    117s]   Not identified SBFF number: 0
[11/15 12:24:35    117s]   Not identified MBFF number: 0
[11/15 12:24:35    117s]   Not identified SB Latch number: 0
[11/15 12:24:35    117s]   Not identified MB Latch number: 0
[11/15 12:24:35    117s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:35    117s]  Visiting view : slow_ss
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:35    117s]  Visiting view : fast_ff
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:35    117s]  Setting StdDelay to 118.40
[11/15 12:24:35    117s] Creating Cell Server, finished. 
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] Deleting Cell Server ...
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] Creating Lib Analyzer ...
[11/15 12:24:35    117s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:35    117s] Summary for sequential cells identification: 
[11/15 12:24:35    117s]   Identified SBFF number: 21
[11/15 12:24:35    117s]   Identified MBFF number: 0
[11/15 12:24:35    117s]   Identified SB Latch number: 0
[11/15 12:24:35    117s]   Identified MB Latch number: 0
[11/15 12:24:35    117s]   Not identified SBFF number: 0
[11/15 12:24:35    117s]   Not identified MBFF number: 0
[11/15 12:24:35    117s]   Not identified SB Latch number: 0
[11/15 12:24:35    117s]   Not identified MB Latch number: 0
[11/15 12:24:35    117s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:35    117s]  Visiting view : slow_ss
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:35    117s]  Visiting view : fast_ff
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:35    117s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:35    117s]  Setting StdDelay to 118.40
[11/15 12:24:35    117s] Creating Cell Server, finished. 
[11/15 12:24:35    117s] 
[11/15 12:24:35    117s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:35    117s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:35    117s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:35    117s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:35    117s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:35    117s] 
[11/15 12:24:36    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=1572.4M
[11/15 12:24:36    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=1572.4M
[11/15 12:24:36    119s] Creating Lib Analyzer, finished. 
[11/15 12:24:36    119s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 1076.7M, totSessionCpu=0:01:59 **
[11/15 12:24:36    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27379.7
[11/15 12:24:36    119s] gigaOpt Hold fixing search radius: 528.000000 Microns (40 stdCellHgt)
[11/15 12:24:36    119s] gigaOpt Hold fixing search radius on new term: 66.000000 Microns (5 stdCellHgt)
[11/15 12:24:36    119s] gigaOpt Hold fixing search radius: 528.000000 Microns (40 stdCellHgt)
[11/15 12:24:36    119s] gigaOpt Hold fixing search radius on new term: 66.000000 Microns (5 stdCellHgt)
[11/15 12:24:36    119s] *info: Run opt_design holdfix with 8 threads.
[11/15 12:24:36    119s] Info: 5 clock nets excluded from IPO operation.
[11/15 12:24:36    119s] --------------------------------------------------- 
[11/15 12:24:36    119s]    Hold Timing Summary  - Initial 
[11/15 12:24:36    119s] --------------------------------------------------- 
[11/15 12:24:36    119s]  Target slack:       0.0000 ns
[11/15 12:24:36    119s]  View: fast_ff 
[11/15 12:24:36    119s]    WNS:       0.4252
[11/15 12:24:36    119s]    TNS:       0.0000
[11/15 12:24:36    119s]    VP :            0
[11/15 12:24:36    119s]    Worst hold path end point: IDCODE_reg[31]/D1 
[11/15 12:24:36    119s] --------------------------------------------------- 
[11/15 12:24:36    119s] *** Hold timing is met. Hold fixing is not needed 
[11/15 12:24:36    119s] **INFO: total 0 insts, 0 nets marked don't touch
[11/15 12:24:36    119s] 
[11/15 12:24:36    119s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/15 12:24:36    119s] **INFO: total 0 insts, 0 nets unmarked don't touch
[11/15 12:24:36    119s] 
[11/15 12:24:36    119s]    Hold Timing Snapshot: (REF)
[11/15 12:24:36    119s]              All PG WNS: 0.000
[11/15 12:24:36    119s]              All PG TNS: 0.000
[11/15 12:24:36    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27379.7
[11/15 12:24:36    119s] Deleting Cell Server ...
[11/15 12:24:36    119s] Deleting Lib Analyzer.
[11/15 12:24:36    119s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:36    119s] Summary for sequential cells identification: 
[11/15 12:24:36    119s]   Identified SBFF number: 21
[11/15 12:24:36    119s]   Identified MBFF number: 0
[11/15 12:24:36    119s]   Identified SB Latch number: 0
[11/15 12:24:36    119s]   Identified MB Latch number: 0
[11/15 12:24:36    119s]   Not identified SBFF number: 0
[11/15 12:24:36    119s]   Not identified MBFF number: 0
[11/15 12:24:36    119s]   Not identified SB Latch number: 0
[11/15 12:24:36    119s]   Not identified MB Latch number: 0
[11/15 12:24:36    119s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:36    119s]  Visiting view : slow_ss
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:36    119s]  Visiting view : fast_ff
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:36    119s]  Setting StdDelay to 118.40
[11/15 12:24:36    119s] Creating Cell Server, finished. 
[11/15 12:24:36    119s] 
[11/15 12:24:36    119s] Deleting Cell Server ...
[11/15 12:24:36    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:1488.5M
[11/15 12:24:36    119s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:36    119s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:36    119s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:36    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:36    119s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:36    119s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:36    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:36    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1490.0M
[11/15 12:24:36    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.0M
[11/15 12:24:36    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1490.0M
[11/15 12:24:36    119s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:36    119s] UM:                                       0.000 ns         14.608 ns  postroute.hold
[11/15 12:24:36    119s] Running postRoute recovery in preEcoRoute mode
[11/15 12:24:36    119s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 1072.4M, totSessionCpu=0:01:59 **
[11/15 12:24:36    119s]   DRV Snapshot: (TGT)
[11/15 12:24:36    119s]          Tran DRV: 0
[11/15 12:24:36    119s]           Cap DRV: 0
[11/15 12:24:36    119s]        Fanout DRV: 0
[11/15 12:24:36    119s]            Glitch: 0
[11/15 12:24:36    119s] 
[11/15 12:24:36    119s] Creating Lib Analyzer ...
[11/15 12:24:36    119s] Creating Cell Server ...(0, 0, 0, 0)
[11/15 12:24:36    119s] Summary for sequential cells identification: 
[11/15 12:24:36    119s]   Identified SBFF number: 21
[11/15 12:24:36    119s]   Identified MBFF number: 0
[11/15 12:24:36    119s]   Identified SB Latch number: 0
[11/15 12:24:36    119s]   Identified MB Latch number: 0
[11/15 12:24:36    119s]   Not identified SBFF number: 0
[11/15 12:24:36    119s]   Not identified MBFF number: 0
[11/15 12:24:36    119s]   Not identified SB Latch number: 0
[11/15 12:24:36    119s]   Not identified MB Latch number: 0
[11/15 12:24:36    119s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:36    119s]  Visiting view : slow_ss
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 0
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:36    119s]  Visiting view : fast_ff
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 118.40 (1.000) with rcCorner = 1
[11/15 12:24:36    119s]    : PowerDomain = none : Weighted F : unweighted  = 103.40 (1.000) with rcCorner = -1
[11/15 12:24:36    119s]  Setting StdDelay to 118.40
[11/15 12:24:36    119s] Creating Cell Server, finished. 
[11/15 12:24:36    119s] 
[11/15 12:24:36    119s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[11/15 12:24:36    119s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/15 12:24:36    119s] Total number of usable buffers from Lib Analyzer: 6 ( BF BF2 BF3 BF4 BF5 BF8)
[11/15 12:24:36    119s] Total number of usable inverters from Lib Analyzer: 6 ( INV INVXL INV2 INV3 INV4 INV5)
[11/15 12:24:36    119s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 12:24:36    119s] 
[11/15 12:24:38    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=1492.0M
[11/15 12:24:38    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=1492.0M
[11/15 12:24:38    120s] Creating Lib Analyzer, finished. 
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s] Checking DRV degradation...
[11/15 12:24:38    120s] Recovery Manager:
[11/15 12:24:38    120s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 12:24:38    120s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 12:24:38    120s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 12:24:38    120s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/15 12:24:38    120s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1489.99M, totSessionCpu=0:02:01).
[11/15 12:24:38    120s] **opt_design ... cpu = 0:00:12, real = 0:00:13, mem = 1076.4M, totSessionCpu=0:02:01 **
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s]   Timing/DRV Snapshot: (REF)
[11/15 12:24:38    120s]      Weighted WNS: 0.000
[11/15 12:24:38    120s]       All  PG WNS: 0.000
[11/15 12:24:38    120s]       High PG WNS: 0.000
[11/15 12:24:38    120s]       All  PG TNS: 0.000
[11/15 12:24:38    120s]       High PG TNS: 0.000
[11/15 12:24:38    120s]          Tran DRV: 0
[11/15 12:24:38    120s]           Cap DRV: 0
[11/15 12:24:38    120s]        Fanout DRV: 0
[11/15 12:24:38    120s]            Glitch: 0
[11/15 12:24:38    120s]    Category Slack: { [L, 14.608] [H, 19.192] }
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1490.0M
[11/15 12:24:38    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1490.0M
[11/15 12:24:38    120s] Default Rule : ""
[11/15 12:24:38    120s] Non Default Rules :
[11/15 12:24:38    120s] Worst Slack : 19.192 ns
[11/15 12:24:38    120s] Total 0 nets layer assigned (0.0).
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s] Start Assign Priority Nets ...
[11/15 12:24:38    120s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/15 12:24:38    120s] Existing Priority Nets 0 (0.0%)
[11/15 12:24:38    120s] Assigned Priority Nets 0 (0.0%)
[11/15 12:24:38    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1490.0M
[11/15 12:24:38    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1490.0M
[11/15 12:24:38    120s] Default Rule : ""
[11/15 12:24:38    120s] Non Default Rules :
[11/15 12:24:38    120s] Worst Slack : 14.608 ns
[11/15 12:24:38    120s] Total 0 nets layer assigned (0.1).
[11/15 12:24:38    120s] 
[11/15 12:24:38    120s] Start Assign Priority Nets ...
[11/15 12:24:38    120s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/15 12:24:38    120s] Existing Priority Nets 0 (0.0%)
[11/15 12:24:38    120s] Assigned Priority Nets 0 (0.0%)
[11/15 12:24:38    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1529.1M
[11/15 12:24:38    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1529.1M
[11/15 12:24:38    120s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1529.1M
[11/15 12:24:38    120s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1529.1M
[11/15 12:24:38    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1529.1M
[11/15 12:24:38    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1529.1M
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] ------------------------------------------------------------
[11/15 12:24:38    121s]         Pre-ecoRoute Summary                             
[11/15 12:24:38    121s] ------------------------------------------------------------
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] Setup views included:
[11/15 12:24:38    121s]  slow_ss 
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] +--------------------+---------+---------+---------+
[11/15 12:24:38    121s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:38    121s] +--------------------+---------+---------+---------+
[11/15 12:24:38    121s] |           WNS (ns):| 14.608  | 19.192  | 14.608  |
[11/15 12:24:38    121s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:38    121s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:38    121s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:38    121s] +--------------------+---------+---------+---------+
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] +----------------+-------------------------------+------------------+
[11/15 12:24:38    121s] |                |              Real             |       Total      |
[11/15 12:24:38    121s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:38    121s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:38    121s] +----------------+------------------+------------+------------------+
[11/15 12:24:38    121s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:38    121s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:38    121s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:38    121s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:38    121s] +----------------+------------------+------------+------------------+
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] Density: 91.790%
[11/15 12:24:38    121s] ------------------------------------------------------------
[11/15 12:24:38    121s] **opt_design ... cpu = 0:00:12, real = 0:00:13, mem = 1045.3M, totSessionCpu=0:02:01 **
[11/15 12:24:38    121s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[11/15 12:24:38    121s] ThreeLayerMode is on. Timing-driven placement option disabled.
[11/15 12:24:38    121s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1461.9M
[11/15 12:24:38    121s] #spOpts: N=180 
[11/15 12:24:38    121s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.003, MEM:1461.9M
[11/15 12:24:38    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1461.9MB).
[11/15 12:24:38    121s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.006, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.006, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:   Starting RefinePlace at level 2, MEM:1461.9M
[11/15 12:24:38    121s] *** Starting place_detail (0:02:01 mem=1461.9M) ***
[11/15 12:24:38    121s] Total net bbox length = 6.094e+04 (2.828e+04 3.265e+04) (ext = 1.928e+04)
[11/15 12:24:38    121s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1461.9M
[11/15 12:24:38    121s] Starting refinePlace ...
[11/15 12:24:38    121s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 12:24:38    121s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1461.9MB) @(0:02:01 - 0:02:01).
[11/15 12:24:38    121s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:38    121s] wireLenOptFixPriorityInst 273 inst fixed
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:24:38    121s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:38    121s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1461.9MB) @(0:02:01 - 0:02:01).
[11/15 12:24:38    121s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:38    121s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.9MB
[11/15 12:24:38    121s] Statistics of distance of Instance movement in refine placement:
[11/15 12:24:38    121s]   maximum (X+Y) =         0.00 um
[11/15 12:24:38    121s]   mean    (X+Y) =         0.00 um
[11/15 12:24:38    121s] Summary Report:
[11/15 12:24:38    121s] Instances move: 0 (out of 911 movable)
[11/15 12:24:38    121s] Total instances moved : 0
[11/15 12:24:38    121s] Instances flipped: 0
[11/15 12:24:38    121s] Mean displacement: 0.00 um
[11/15 12:24:38    121s] Max displacement: 0.00 um 
[11/15 12:24:38    121s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.027, MEM:1461.9M
[11/15 12:24:38    121s] Total net bbox length = 6.094e+04 (2.828e+04 3.265e+04) (ext = 1.928e+04)
[11/15 12:24:38    121s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.9MB
[11/15 12:24:38    121s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1461.9MB) @(0:02:01 - 0:02:01).
[11/15 12:24:38    121s] *** Finished place_detail (0:02:01 mem=1461.9M) ***
[11/15 12:24:38    121s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.031, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.041, MEM:1461.9M
[11/15 12:24:38    121s] #spOpts: N=180 
[11/15 12:24:38    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1461.9M
[11/15 12:24:38    121s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1461.9M
[11/15 12:24:38    121s] default core: bins with density > 0.750 = 75.00 % ( 9 / 12 )
[11/15 12:24:38    121s] Density distribution unevenness ratio = 2.869%
[11/15 12:24:38    121s] -routeWithEco false                       # bool, default=false
[11/15 12:24:38    121s] -routeWithEco true                        # bool, default=false, user setting
[11/15 12:24:38    121s] -routeSelectedNetOnly false               # bool, default=false
[11/15 12:24:38    121s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/15 12:24:38    121s] -routeWithTimingDriven false              # bool, default=false, user setting
[11/15 12:24:38    121s] -routeWithSiDriven false                  # bool, default=false
[11/15 12:24:38    121s] Existing Dirty Nets : 0
[11/15 12:24:38    121s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/15 12:24:38    121s] Reset Dirty Nets : 0
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] route_global_detail
[11/15 12:24:38    121s] 
[11/15 12:24:38    121s] #set_db route_design_detail_min_length_for_widen_wire 0.100000
[11/15 12:24:38    121s] #set_db route_design_detail_post_route_wire_widen "widen"
[11/15 12:24:38    121s] #set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
[11/15 12:24:38    121s] #set_db route_design_top_routing_layer 4
[11/15 12:24:38    121s] #set_db route_design_with_eco true
[11/15 12:24:38    121s] #set_db route_design_with_timing_driven false
[11/15 12:24:38    121s] #Start route_global_detail on Thu Nov 15 12:24:38 2018
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 968 times net's RC data read were performed.
[11/15 12:24:38    121s] ### Net info: total nets: 971
[11/15 12:24:38    121s] ### Net info: dirty nets: 0
[11/15 12:24:38    121s] ### Net info: marked as disconnected nets: 0
[11/15 12:24:38    121s] ### Net info: fully routed nets: 968
[11/15 12:24:38    121s] ### Net info: trivial (single pin) nets: 0
[11/15 12:24:38    121s] ### Net info: unrouted nets: 3
[11/15 12:24:38    121s] ### Net info: re-extraction nets: 0
[11/15 12:24:38    121s] ### Net info: ignored nets: 0
[11/15 12:24:38    121s] ### Net info: skip routing nets: 0
[11/15 12:24:38    121s] #NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #RTESIG:78da85cf4d0b82401006e0cefd8a61f56090b6b3eeea7a0dba4585f47114c3d50451d85d
[11/15 12:24:38    121s] #       89fe7d0b5d53e7fa3ebc33e3f9f7430e046584181aa4b44038e528a9c42c642c4e77280b
[11/15 12:24:38    121s] #       17ddf664edf9e7cb95a70268e4a01b08ea6e28ed1646a33418656ddb379b9f134881bcdb
[11/15 12:24:38    121s] #       4af5040263b54b261c03722c3f4a3fdacabee631d24c00ba63f9e27ec42483baec8c82e0
[11/15 12:24:38    121s] #       390cdd7f143309568ff346b245c3315e342216c021687bab1aa5270c17cb3d22997b6cf5
[11/15 12:24:38    121s] #       05a36d8a3c
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Loading the last recorded routing design signature
[11/15 12:24:38    121s] #No placement changes detected since last routing
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #RTESIG:78da85cf4d0b82401006e0cefd8a61f56090b6b3eeea7a0dba4585f47114c3d50451d85d
[11/15 12:24:38    121s] #       89fe7d0b5d53e7fa3ebc33e3f9f7430e046584181aa4b44038e528a9c42c642c4e77280b
[11/15 12:24:38    121s] #       17ddf664edf9e7cb95a70268e4a01b08ea6e28ed1646a33418656ddb379b9f134881bcdb
[11/15 12:24:38    121s] #       4af5040263b54b261c03722c3f4a3fdacabee631d24c00ba63f9e27ec42483baec8c82e0
[11/15 12:24:38    121s] #       390cdd7f143309568ff346b245c3315e342216c021687bab1aa5270c17cb3d22997b6cf5
[11/15 12:24:38    121s] #       05a36d8a3c
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Using multithreading with 8 threads.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #Start routing data preparation on Thu Nov 15 12:24:38 2018
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #Minimum voltage of a net in the design = 0.000.
[11/15 12:24:38    121s] #Maximum voltage of a net in the design = 3.300.
[11/15 12:24:38    121s] #Voltage range [0.000 - 0.000] has 1 net.
[11/15 12:24:38    121s] #Voltage range [3.300 - 3.300] has 1 net.
[11/15 12:24:38    121s] #Voltage range [0.000 - 3.300] has 969 nets.
[11/15 12:24:38    121s] # MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
[11/15 12:24:38    121s] # MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
[11/15 12:24:38    121s] # MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
[11/15 12:24:38    121s] # MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
[11/15 12:24:38    121s] #Regenerating Ggrids automatically.
[11/15 12:24:38    121s] #Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
[11/15 12:24:38    121s] #Using automatically generated G-grids.
[11/15 12:24:38    121s] #Done routing data preparation.
[11/15 12:24:38    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1053.24 (MB), peak = 1219.30 (MB)
[11/15 12:24:38    121s] #Merging special wires: starts on Thu Nov 15 12:24:38 2018 with memory = 1053.24 (MB), peak = 1219.30 (MB)
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Finished routing data preparation on Thu Nov 15 12:24:38 2018
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Cpu time = 00:00:00
[11/15 12:24:38    121s] #Elapsed time = 00:00:00
[11/15 12:24:38    121s] #Increased memory = 3.77 (MB)
[11/15 12:24:38    121s] #Total memory = 1053.24 (MB)
[11/15 12:24:38    121s] #Peak memory = 1219.30 (MB)
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Start global routing on Thu Nov 15 12:24:38 2018
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #WARNING (NRGR-22) Design is already detail routed.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/15 12:24:38    121s] #Cpu time = 00:00:00
[11/15 12:24:38    121s] #Elapsed time = 00:00:00
[11/15 12:24:38    121s] #Increased memory = 3.77 (MB)
[11/15 12:24:38    121s] #Total memory = 1053.24 (MB)
[11/15 12:24:38    121s] #Peak memory = 1219.30 (MB)
[11/15 12:24:38    121s] #WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
[11/15 12:24:38    121s] #Using multithreading with 8 threads.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Start Detail Routing..
[11/15 12:24:38    121s] #start initial detail routing ...
[11/15 12:24:38    121s] ### For initial detail routing, marked 968 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[11/15 12:24:38    121s] #   number of violations = 0
[11/15 12:24:38    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.29 (MB), peak = 1219.30 (MB)
[11/15 12:24:38    121s] #Complete Detail Routing.
[11/15 12:24:38    121s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:38    121s] #Total wire length = 74254 um.
[11/15 12:24:38    121s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:38    121s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:38    121s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:38    121s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:38    121s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:38    121s] #Total number of vias = 5279
[11/15 12:24:38    121s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:38    121s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:38    121s] #Up-Via Summary (total 5279):
[11/15 12:24:38    121s] #                   single-cut          multi-cut      Total
[11/15 12:24:38    121s] #-----------------------------------------------------------
[11/15 12:24:38    121s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:38    121s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:38    121s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:38    121s] #-----------------------------------------------------------
[11/15 12:24:38    121s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #Total number of DRC violations = 0
[11/15 12:24:38    121s] #Cpu time = 00:00:00
[11/15 12:24:38    121s] #Elapsed time = 00:00:00
[11/15 12:24:38    121s] #Increased memory = 0.08 (MB)
[11/15 12:24:38    121s] #Total memory = 1053.32 (MB)
[11/15 12:24:38    121s] #Peak memory = 1219.30 (MB)
[11/15 12:24:38    121s] #
[11/15 12:24:38    121s] #start routing for process antenna violation fix ...
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:38    121s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:39    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.29 (MB), peak = 1219.30 (MB)
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:39    121s] #Total wire length = 74254 um.
[11/15 12:24:39    121s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:39    121s] #Total number of vias = 5279
[11/15 12:24:39    121s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:39    121s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:39    121s] #Up-Via Summary (total 5279):
[11/15 12:24:39    121s] #                   single-cut          multi-cut      Total
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:39    121s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:39    121s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Total number of DRC violations = 0
[11/15 12:24:39    121s] #Total number of net violated process antenna rule = 0
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:39    121s] #Total wire length = 74254 um.
[11/15 12:24:39    121s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL2 = 32548 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL3 = 30951 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:39    121s] #Total number of vias = 5279
[11/15 12:24:39    121s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:39    121s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:39    121s] #Up-Via Summary (total 5279):
[11/15 12:24:39    121s] #                   single-cut          multi-cut      Total
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:39    121s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:39    121s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Total number of DRC violations = 0
[11/15 12:24:39    121s] #Total number of net violated process antenna rule = 0
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] ### max drc and si pitch = 4960 (  4.9600 um) MT-safe pitch = 3640 (  3.6400 um) patch pitch = 7400 (  7.4000 um)
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Start Post Route wire spreading..
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Start data preparation for wire spreading...
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Data preparation is done on Thu Nov 15 12:24:39 2018
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Start Post Route Wire Spread.
[11/15 12:24:39    121s] #Done with 30 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
[11/15 12:24:39    121s] #Complete Post Route Wire Spread.
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:39    121s] #Total wire length = 74361 um.
[11/15 12:24:39    121s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL2 = 32603 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL3 = 31002 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:39    121s] #Total number of vias = 5279
[11/15 12:24:39    121s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:39    121s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:39    121s] #Up-Via Summary (total 5279):
[11/15 12:24:39    121s] #                   single-cut          multi-cut      Total
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:39    121s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:39    121s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #   number of violations = 0
[11/15 12:24:39    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.87 (MB), peak = 1219.30 (MB)
[11/15 12:24:39    121s] #CELL_VIEW raifes_dtm,init has no DRC violation.
[11/15 12:24:39    121s] #Total number of DRC violations = 0
[11/15 12:24:39    121s] #Total number of net violated process antenna rule = 0
[11/15 12:24:39    121s] #Post Route wire spread is done.
[11/15 12:24:39    121s] #Total number of nets with non-default rule or having extra spacing = 5
[11/15 12:24:39    121s] #Total wire length = 74361 um.
[11/15 12:24:39    121s] #Total half perimeter of net bounding box = 67047 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL1 = 2993 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL2 = 32603 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL3 = 31002 um.
[11/15 12:24:39    121s] #Total wire length on LAYER MTL4 = 7763 um.
[11/15 12:24:39    121s] #Total number of vias = 5279
[11/15 12:24:39    121s] #Total number of multi-cut vias = 4861 ( 92.1%)
[11/15 12:24:39    121s] #Total number of single cut vias = 418 (  7.9%)
[11/15 12:24:39    121s] #Up-Via Summary (total 5279):
[11/15 12:24:39    121s] #                   single-cut          multi-cut      Total
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] # MTL1               0 (  0.0%)      2844 (100.0%)       2844
[11/15 12:24:39    121s] # MTL2               0 (  0.0%)      2017 (100.0%)       2017
[11/15 12:24:39    121s] # MTL3             418 (100.0%)         0 (  0.0%)        418
[11/15 12:24:39    121s] #-----------------------------------------------------------
[11/15 12:24:39    121s] #                  418 (  7.9%)      4861 ( 92.1%)       5279 
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #route_detail Statistics:
[11/15 12:24:39    121s] #Cpu time = 00:00:00
[11/15 12:24:39    121s] #Elapsed time = 00:00:00
[11/15 12:24:39    121s] #Increased memory = 0.81 (MB)
[11/15 12:24:39    121s] #Total memory = 1054.05 (MB)
[11/15 12:24:39    121s] #Peak memory = 1219.30 (MB)
[11/15 12:24:39    121s] #Updating routing design signature
[11/15 12:24:39    121s] #Created 161 library cell signatures
[11/15 12:24:39    121s] #Created 971 NETS and 0 SPECIALNETS signatures
[11/15 12:24:39    121s] #Created 915 instance signatures
[11/15 12:24:39    121s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.19 (MB), peak = 1219.30 (MB)
[11/15 12:24:39    121s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.21 (MB), peak = 1219.30 (MB)
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] #route_global_detail statistics:
[11/15 12:24:39    121s] #Cpu time = 00:00:01
[11/15 12:24:39    121s] #Elapsed time = 00:00:00
[11/15 12:24:39    121s] #Increased memory = 8.34 (MB)
[11/15 12:24:39    121s] #Total memory = 1053.74 (MB)
[11/15 12:24:39    121s] #Peak memory = 1219.30 (MB)
[11/15 12:24:39    121s] #Number of warnings = 22
[11/15 12:24:39    121s] #Total number of warnings = 83
[11/15 12:24:39    121s] #Number of fails = 0
[11/15 12:24:39    121s] #Total number of fails = 0
[11/15 12:24:39    121s] #Complete route_global_detail on Thu Nov 15 12:24:39 2018
[11/15 12:24:39    121s] #
[11/15 12:24:39    121s] ### 
[11/15 12:24:39    121s] ###   Scalability Statistics
[11/15 12:24:39    121s] ### 
[11/15 12:24:39    121s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:39    121s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[11/15 12:24:39    121s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:39    121s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/15 12:24:39    121s] ###   Entire Command                |        00:00:01|        00:00:00|             1.6|
[11/15 12:24:39    121s] ### --------------------------------+----------------+----------------+----------------+
[11/15 12:24:39    121s] ### 
[11/15 12:24:39    121s] **opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 1049.5M, totSessionCpu=0:02:02 **
[11/15 12:24:39    121s] -routeWithEco false                       # bool, default=false
[11/15 12:24:39    121s] -routeSelectedNetOnly false               # bool, default=false
[11/15 12:24:39    121s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/15 12:24:39    121s] -routeWithSiDriven false                  # bool, default=false
[11/15 12:24:39    121s] New Signature Flow (restoreNanoRouteOptions) ....
[11/15 12:24:39    121s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
[11/15 12:24:39    121s] post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
[11/15 12:24:39    121s] RC Extraction called in multi-corner(2) mode.
[11/15 12:24:39    121s] Process corner(s) are loaded.
[11/15 12:24:39    121s]  Corner: rc_corner_slow
[11/15 12:24:39    121s]  Corner: rc_corner_fast
[11/15 12:24:39    121s] extractDetailRC Option : -outfile /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d -maxResLength 200  -extended
[11/15 12:24:39    121s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[11/15 12:24:39    121s]       RC Corner Indexes            0       1   
[11/15 12:24:39    121s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:24:39    121s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[11/15 12:24:39    121s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:39    121s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:39    121s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:39    121s] Shrink Factor                : 1.00000
[11/15 12:24:39    121s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:39    121s] Initializing multi-corner resistance tables ...
[11/15 12:24:39    121s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1467.6M)
[11/15 12:24:39    121s] Creating parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for storing RC.
[11/15 12:24:39    121s] Extracted 10.0205% (CPU Time= 0:00:00.1  MEM= 1491.6M)
[11/15 12:24:39    121s] Extracted 20.0169% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 40.0217% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 50.0181% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 60.0145% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 70.0229% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 80.0193% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:39    121s] Extracted 90.0157% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1523.7M)
[11/15 12:24:39    121s] Number of Extracted Resistors     : 13593
[11/15 12:24:39    121s] Number of Extracted Ground Cap.   : 14544
[11/15 12:24:39    121s] Number of Extracted Coupling Cap. : 0
[11/15 12:24:39    121s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1485.633M)
[11/15 12:24:39    121s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:39    121s] processing rcdb (/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d) for hinst (top) of cell (raifes_dtm);
[11/15 12:24:39    121s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:39    121s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:39    121s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1485.633M)
[11/15 12:24:39    121s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1485.633M)
[11/15 12:24:39    122s] #################################################################################
[11/15 12:24:39    122s] # Design Stage: PostRoute
[11/15 12:24:39    122s] # Design Name: raifes_dtm
[11/15 12:24:39    122s] # Design Mode: 180nm
[11/15 12:24:39    122s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:39    122s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:39    122s] # Signoff Settings: SI Off 
[11/15 12:24:39    122s] #################################################################################
[11/15 12:24:39    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 1516.2M, InitMEM = 1516.2M)
[11/15 12:24:39    122s] Calculate delays in Single mode...
[11/15 12:24:39    122s] Start delay calculation (fullDC) (8 T). (MEM=1532.36)
[11/15 12:24:39    122s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:39    122s] Initializing multi-corner resistance tables ...
[11/15 12:24:39    122s] End AAE Lib Interpolated Model. (MEM=1532.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:39    122s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:39    122s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1534.4M)
[11/15 12:24:39    122s] AAE_INFO: 8 threads acquired from CTE.
[11/15 12:24:39    122s] Total number of fetched objects 968
[11/15 12:24:39    122s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:39    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:39    122s] End delay calculation. (MEM=1828.68 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:39    122s] End delay calculation (fullDC). (MEM=1828.68 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:39    122s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1828.7M) ***
[11/15 12:24:39    122s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:03 mem=1828.7M)
[11/15 12:24:39    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1828.7M
[11/15 12:24:39    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1828.7M
[11/15 12:24:39    122s] 
[11/15 12:24:39    122s] ------------------------------------------------------------
[11/15 12:24:39    122s]        Post-ecoRoute Summary                             
[11/15 12:24:39    122s] ------------------------------------------------------------
[11/15 12:24:39    122s] 
[11/15 12:24:39    122s] Setup views included:
[11/15 12:24:39    122s]  slow_ss 
[11/15 12:24:39    122s] 
[11/15 12:24:39    122s] +--------------------+---------+---------+---------+
[11/15 12:24:39    122s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:39    122s] +--------------------+---------+---------+---------+
[11/15 12:24:39    122s] |           WNS (ns):| 14.608  | 19.188  | 14.608  |
[11/15 12:24:39    122s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:39    122s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:39    122s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:39    122s] +--------------------+---------+---------+---------+
[11/15 12:24:39    122s] 
[11/15 12:24:39    122s] +----------------+-------------------------------+------------------+
[11/15 12:24:39    122s] |                |              Real             |       Total      |
[11/15 12:24:39    122s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:39    122s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:39    122s] +----------------+------------------+------------+------------------+
[11/15 12:24:39    122s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:39    122s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:39    122s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:39    122s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:39    122s] +----------------+------------------+------------+------------------+
[11/15 12:24:39    122s] 
[11/15 12:24:39    122s] Density: 91.790%
[11/15 12:24:39    122s] ------------------------------------------------------------
[11/15 12:24:39    122s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1124.5M, totSessionCpu=0:02:03 **
[11/15 12:24:39    122s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1124.5M, totSessionCpu=0:02:03 **
[11/15 12:24:39    122s] Executing marking Critical Nets1
[11/15 12:24:39    122s] *** Timing Is met
[11/15 12:24:39    122s] *** Check timing (0:00:00.0)
[11/15 12:24:40    122s] Reported timing to dir ./timingReports
[11/15 12:24:40    122s] **opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1124.5M, totSessionCpu=0:02:03 **
[11/15 12:24:40    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1516.2M
[11/15 12:24:40    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1516.2M
[11/15 12:24:40    122s] End AAE Lib Interpolated Model. (MEM=1516.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:40    122s]  
[11/15 12:24:40    122s] **INFO: Starting Blocking QThread with 8 CPU
[11/15 12:24:40    122s]    ____________________________________________________________________
[11/15 12:24:40    122s] __/ message from Blocking QThread
[11/15 12:24:40    122s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:24:40    122s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[11/15 12:24:40    122s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[11/15 12:24:40    122s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:40    122s] 
[11/15 12:24:40    122s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 12:24:40    122s] 
[11/15 12:24:40    122s] #################################################################################
[11/15 12:24:40    122s] #################################################################################
[11/15 12:24:40    122s] # Design Stage: PostRoute
[11/15 12:24:40    122s] # Design Name: raifes_dtm
[11/15 12:24:40    122s] # Design Mode: 180nm
[11/15 12:24:40    122s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:40    122s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:40    122s] # Design Stage: PostRoute
[11/15 12:24:40    122s] # Design Name: raifes_dtm
[11/15 12:24:40    122s] # Design Mode: 180nm
[11/15 12:24:40    122s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:40    122s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:40    122s] # Signoff Settings: SI Off 
[11/15 12:24:40    122s] # Signoff Settings: SI Off 
[11/15 12:24:40    122s] #################################################################################
[11/15 12:24:40    122s] #################################################################################
[11/15 12:24:40    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/15 12:24:40    122s] Calculate delays in Single mode...
[11/15 12:24:40    122s] Calculate delays in Single mode...
[11/15 12:24:40    122s] Start delay calculation (fullDC) (8 T). (MEM=0)
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:40    122s] Total number of fetched objects 968
[11/15 12:24:40    122s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:40    122s] Total number of fetched objects 968
[11/15 12:24:40    122s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:40    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:40    122s] End delay calculation. (MEM=37.8398 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:40    122s] End delay calculation. (MEM=37.8398 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:40    122s] End delay calculation (fullDC). (MEM=37.8398 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:40    122s] End delay calculation (fullDC). (MEM=37.8398 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:40    122s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 37.8M) ***
[11/15 12:24:40    122s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=37.8M)
[11/15 12:24:40    122s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=37.8M)
[11/15 12:24:40    122s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:00.0 (0.0), mem = 0.0M
[11/15 12:24:40    122s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:00.0 (0.0), mem = 0.0M
 
[11/15 12:24:40    122s] _______________________________________________________________________
[11/15 12:24:40    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:40    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:40    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] ------------------------------------------------------------
[11/15 12:24:41    123s]      opt_design Final Non-SI Timing Summary                             
[11/15 12:24:41    123s] ------------------------------------------------------------
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] Setup views included:
[11/15 12:24:41    123s]  slow_ss 
[11/15 12:24:41    123s] Hold  views included:
[11/15 12:24:41    123s]  fast_ff
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] |           WNS (ns):| 14.608  | 19.188  | 14.608  |
[11/15 12:24:41    123s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:41    123s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:41    123s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] |           WNS (ns):|  0.425  |  0.425  |  0.000  |
[11/15 12:24:41    123s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:41    123s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:41    123s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:41    123s] +--------------------+---------+---------+---------+
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] +----------------+-------------------------------+------------------+
[11/15 12:24:41    123s] |                |              Real             |       Total      |
[11/15 12:24:41    123s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:41    123s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:41    123s] +----------------+------------------+------------+------------------+
[11/15 12:24:41    123s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:41    123s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:41    123s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:41    123s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:41    123s] +----------------+------------------+------------+------------------+
[11/15 12:24:41    123s] 
[11/15 12:24:41    123s] Density: 91.790%
[11/15 12:24:41    123s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.5, REAL=0:00:01.0, MEM=1609.7M
[11/15 12:24:41    123s] **opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 1124.5M, totSessionCpu=0:02:03 **
[11/15 12:24:41    123s] Opt: RC extraction mode changed to 'detail'
[11/15 12:24:41    123s] *** Finished opt_design ***
[11/15 12:24:41    123s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:41    123s] UM:                                       0.000 ns         14.608 ns  final
[11/15 12:24:41    123s] OPERPROF: Starting HotSpotCal at level 1, MEM:1516.1M
[11/15 12:24:41    123s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:41    123s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 12:24:41    123s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:41    123s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/15 12:24:41    123s] [hotspot] | normalized |          0.00 |          0.00 |
[11/15 12:24:41    123s] [hotspot] +------------+---------------+---------------+
[11/15 12:24:41    123s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/15 12:24:41    123s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1538.1M
[11/15 12:24:41    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1538.1M
[11/15 12:24:41    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1538.1M
[11/15 12:24:42    123s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:42    123s] UM:         16.63             17          0.000 ns         14.608 ns  opt_design_drv_postroute
[11/15 12:24:42    123s] 
[11/15 12:24:42    123s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.7 real=0:00:18.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.3 real=0:00:00.9)
[11/15 12:24:42    123s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[11/15 12:24:42    123s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.2 real=0:00:02.1)
[11/15 12:24:42    123s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[11/15 12:24:42    123s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:04.9 real=0:00:05.3)
[11/15 12:24:42    123s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[11/15 12:24:42    123s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[11/15 12:24:42    123s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.3)
[11/15 12:24:42    123s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s] Info: pop threads available for lower-level modules during optimization.
[11/15 12:24:42    123s] Deleting Lib Analyzer.
[11/15 12:24:42    123s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.1M)
[11/15 12:24:42    123s] Info: Destroy the CCOpt slew target map.
[11/15 12:24:42    123s] @file(pr_easy.tcl) 108: ccopt_post_route -enable_drv_repair true -enable_drv_repair_by_buffering true -enable_routing_eco true -enable_skew_repair true -enable_skew_repair_by_buffering true -enable_timing_update true
[11/15 12:24:42    123s] **WARN: (IMPTCM-19):	Command 'ccopt_post_route' is obsolete and will be removed in future releases. Use 'clock_post_route_repair' instead. You should update 'ccopt_post_route' to 'clock_post_route_repair' in your script.
[11/15 12:24:42    123s] Running CCOpt-PRO on entire clock network
[11/15 12:24:42    123s] Net route status summary:
[11/15 12:24:42    123s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:42    123s]   Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:42    123s] Clock tree cells fixed by user: 0 out of 4 (0%)
[11/15 12:24:42    123s] PRO...
[11/15 12:24:42    123s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/15 12:24:42    123s] Initializing clock structures...
[11/15 12:24:42    123s]   Creating own balancer
[11/15 12:24:42    123s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/15 12:24:42    123s]   Initializing legalizer
[11/15 12:24:42    123s]   Using cell based legalization.
[11/15 12:24:42    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:1538.1M
[11/15 12:24:42    123s] #spOpts: N=180 
[11/15 12:24:42    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1538.1M
[11/15 12:24:42    123s] Core basic site is standard
[11/15 12:24:42    123s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:42    123s] SiteArray: use 36,540 bytes
[11/15 12:24:42    123s] SiteArray: current memory after site array memory allocatiion 1538.1M
[11/15 12:24:42    123s] SiteArray: FP blocked sites are writable
[11/15 12:24:42    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:42    123s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:     Starting CMU at level 3, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1538.1M
[11/15 12:24:42    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:1538.1M
[11/15 12:24:42    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1538.1MB).
[11/15 12:24:42    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1538.1M
[11/15 12:24:42    123s] (I)       Load db... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Read data from FE... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Read nodes and places... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Number of ignored instance 0
[11/15 12:24:42    123s] (I)       numMoveCells=911, numMacros=0  numPads=147  numMultiRowHeightInsts=0
[11/15 12:24:42    123s] (I)       Done Read nodes and places (cpu=0.010s, mem=1538.1M)
[11/15 12:24:42    123s] (I)       Read rows... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Done Read rows (cpu=0.000s, mem=1538.1M)
[11/15 12:24:42    123s] (I)       Done Read data from FE (cpu=0.010s, mem=1538.1M)
[11/15 12:24:42    123s] (I)       Done Load db (cpu=0.010s, mem=1538.1M)
[11/15 12:24:42    123s] (I)       Constructing placeable region... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Constructing bin map
[11/15 12:24:42    123s] (I)       Initialize bin information with width=132000 height=132000
[11/15 12:24:42    123s] (I)       Done constructing bin map
[11/15 12:24:42    123s] (I)       Removing 0 blocked bin with high fixed inst density
[11/15 12:24:42    123s] (I)       Compute region effective width... (mem=1538.1M)
[11/15 12:24:42    123s] (I)       Done Compute region effective width (cpu=0.000s, mem=1538.1M)
[11/15 12:24:42    123s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1538.1M)
[11/15 12:24:42    123s] Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[11/15 12:24:42    123s]   Removing CTS place status from clock tree and sinks.
[11/15 12:24:42    123s]   Reconstructing clock tree datastructures...
[11/15 12:24:42    123s]     Validating CTS configuration...
[11/15 12:24:42    123s]     Checking module port directions...
[11/15 12:24:42    123s]     Leaving CCOpt scope...
[11/15 12:24:42    123s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:42    123s] UM:                                                                   Leaving CCOpt scope
[11/15 12:24:42    123s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:42    123s]     Non-default CCOpt properties:
[11/15 12:24:42    123s]     add_exclusion_drivers: 0 (default: true)
[11/15 12:24:42    123s]     adjacent_rows_legal: 1 (default: false)
[11/15 12:24:42    123s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/15 12:24:42    123s]     buffer_cells is set for at least one key
[11/15 12:24:42    123s]     cell_density is set for at least one key
[11/15 12:24:42    123s]     clock_nets_detailed_routed: 1 (default: false)
[11/15 12:24:42    123s]     cts_max_thread_override: 1 (default: auto)
[11/15 12:24:42    123s]     extract_pin_insertion_delays: false (default: true)
[11/15 12:24:42    123s]     inverter_cells is set for at least one key
[11/15 12:24:42    123s]     override_minimum_skew_target: 1 (default: false)
[11/15 12:24:42    123s]     route_type is set for at least one key
[11/15 12:24:42    123s]     source_driver is set for at least one key
[11/15 12:24:42    123s]     target_insertion_delay is set for at least one key
[11/15 12:24:42    123s]     target_insertion_delay_wire is set for at least one key
[11/15 12:24:42    123s]     target_max_trans is set for at least one key
[11/15 12:24:42    123s]     target_skew is set for at least one key
[11/15 12:24:42    123s]     target_skew_wire is set for at least one key
[11/15 12:24:42    123s]     Route type trimming info:
[11/15 12:24:42    123s]       No route type modifications were made.
[11/15 12:24:42    123s] Accumulated time to calculate placeable region: 0
[11/15 12:24:42    123s] (I)       Initializing Steiner engine. 
[11/15 12:24:42    123s] End AAE Lib Interpolated Model. (MEM=1538.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:42    123s]     Library trimming buffers in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 6 cells
[11/15 12:24:42    123s]     Original list had 6 cells:
[11/15 12:24:42    123s]     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:42    123s]     Library trimming was not able to trim any cells:
[11/15 12:24:42    123s]     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:42    123s] Accumulated time to calculate placeable region: 0
[11/15 12:24:42    123s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
[11/15 12:24:43    125s]     Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
[11/15 12:24:43    125s]     Original list had 5 cells:
[11/15 12:24:43    125s]     INV5 INV4 INV3 INV2 INV 
[11/15 12:24:43    125s]     Library trimming was not able to trim any cells:
[11/15 12:24:43    125s]     INV5 INV4 INV3 INV2 INV 
[11/15 12:24:43    125s]     Clock tree balancer configuration for clock_tree SYSCLK:
[11/15 12:24:43    125s]     Non-default CCOpt properties:
[11/15 12:24:43    125s]       cell_density: 1 (default: 0.75)
[11/15 12:24:43    125s]       route_type (leaf): default_route_type_leaf (default: default)
[11/15 12:24:43    125s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 12:24:43    125s]       route_type (top): default_route_type_nonleaf (default: default)
[11/15 12:24:43    125s]       source_driver: BF/A BF/O (default: )
[11/15 12:24:43    125s]     For power domain auto-default:
[11/15 12:24:43    125s]       Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
[11/15 12:24:43    125s]       Inverters:   INV5 INV4 INV3 INV2 INV 
[11/15 12:24:43    125s]       Clock gates: 
[11/15 12:24:43    125s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
[11/15 12:24:43    125s]     Top Routing info:
[11/15 12:24:43    125s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:43    125s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:43    125s]     Trunk Routing info:
[11/15 12:24:43    125s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:43    125s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:43    125s]     Leaf Routing info:
[11/15 12:24:43    125s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
[11/15 12:24:43    125s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[11/15 12:24:43    125s]     For timing_corner slow_ss_delay:setup, late and power domain auto-default:
[11/15 12:24:43    125s]       Slew time target (leaf):    2.500ns
[11/15 12:24:43    125s]       Slew time target (trunk):   2.500ns
[11/15 12:24:43    125s]       Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
[11/15 12:24:43    125s]       Buffer unit delay: 1.028ns
[11/15 12:24:43    125s]       Buffer max distance: 10240.000um
[11/15 12:24:43    125s]     Fastest wire driving cells and distances:
[11/15 12:24:43    125s]       Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
[11/15 12:24:43    125s]       Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     Logic Sizing Table:
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     ----------------------------------------------------------
[11/15 12:24:43    125s]     Cell    Instance count    Source    Eligible library cells
[11/15 12:24:43    125s]     ----------------------------------------------------------
[11/15 12:24:43    125s]       (empty table)
[11/15 12:24:43    125s]     ----------------------------------------------------------
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:43    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:43    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:43    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:43    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:43    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:43    125s]     Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
[11/15 12:24:43    125s]       Sources:                     pin tck
[11/15 12:24:43    125s]       Total number of sinks:       273
[11/15 12:24:43    125s]       Delay constrained sinks:     273
[11/15 12:24:43    125s]       Non-leaf sinks:              0
[11/15 12:24:43    125s]       Ignore pins:                 0
[11/15 12:24:43    125s]      Timing corner slow_ss_delay:setup.late:
[11/15 12:24:43    125s]       Skew target:                 1.028ns
[11/15 12:24:43    125s]     Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     Via Selection for Estimated Routes (rule default):
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     ----------------------------------------------------------------------
[11/15 12:24:43    125s]     Layer        Via Cell          Res.     Cap.     RC       Top of Stack
[11/15 12:24:43    125s]     Range                          (Ohm)    (fF)     (fs)     Only
[11/15 12:24:43    125s]     ----------------------------------------------------------------------
[11/15 12:24:43    125s]     MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
[11/15 12:24:43    125s]     MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
[11/15 12:24:43    125s]     MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
[11/15 12:24:43    125s]     ----------------------------------------------------------------------
[11/15 12:24:43    125s]     
[11/15 12:24:43    125s]     No ideal or dont_touch nets found in the clock tree
[11/15 12:24:43    125s] 
[11/15 12:24:43    125s] 
[11/15 12:24:43    125s]     Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/15 12:24:43    125s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:43    125s] UM:                                                                   Validating CTS configuration
[11/15 12:24:43    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:43    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:43    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:43    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:43    125s]     CCOpt configuration status: all checks passed.
[11/15 12:24:43    125s]   Reconstructing clock tree datastructures done.
[11/15 12:24:43    125s] Initializing clock structures done.
[11/15 12:24:43    125s] PRO...
[11/15 12:24:43    125s]   PRO active optimizations:
[11/15 12:24:43    125s]    - DRV fixing with cell sizing and buffering
[11/15 12:24:43    125s]    - Skew fixing with cell sizing and buffering
[11/15 12:24:43    125s]   
[11/15 12:24:43    125s]   Detected clock skew data from CTS
[11/15 12:24:43    125s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:43    125s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 968 times net's RC data read were performed.
[11/15 12:24:44    125s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 1583.8M)
[11/15 12:24:44    125s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:24:44    125s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]   Clock DAG stats PRO initial state:
[11/15 12:24:44    125s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:44    125s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:44    125s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:44    125s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:44    125s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:44    125s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:44    125s]   Clock DAG net violations PRO initial state: none
[11/15 12:24:44    125s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/15 12:24:44    125s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]   Clock DAG library cell distribution PRO initial state {count}:
[11/15 12:24:44    125s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:44    125s]      Invs: INV5: 1 
[11/15 12:24:44    125s]   Primary reporting skew group PRO initial state:
[11/15 12:24:44    125s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:44    125s]   Skew group summary PRO initial state:
[11/15 12:24:44    125s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:44    125s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:44    125s]   Recomputing CTS skew targets...
[11/15 12:24:44    125s]   Resolving skew group constraints...
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s]     Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s]   Resolving skew group constraints done.
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s] **WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
[11/15 12:24:44    125s] Type 'man IMPCCOPT-1260' for more detail.
[11/15 12:24:44    125s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]   Fixing DRVs...
[11/15 12:24:44    125s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:24:44    125s]   CCOpt-PRO: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix DRVs (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Clock DAG stats PRO after DRV fixing:
[11/15 12:24:44    125s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:44    125s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:44    125s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:44    125s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:44    125s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:44    125s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:44    125s]   Clock DAG net violations PRO after DRV fixing: none
[11/15 12:24:44    125s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[11/15 12:24:44    125s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[11/15 12:24:44    125s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:44    125s]      Invs: INV5: 1 
[11/15 12:24:44    125s]   Primary reporting skew group PRO after DRV fixing:
[11/15 12:24:44    125s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:44    125s]   Skew group summary PRO after DRV fixing:
[11/15 12:24:44    125s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:44    125s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:44    125s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    125s] UM:                                                                   Fixing DRVs
[11/15 12:24:44    125s]   Buffering to fix DRVs...
[11/15 12:24:44    125s]   Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:24:44    125s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[11/15 12:24:44    125s]   Inserted 0 buffers and inverters.
[11/15 12:24:44    125s]   CCOpt-PRO: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/15 12:24:44    125s]   Clock DAG stats PRO after re-buffering DRV fixing:
[11/15 12:24:44    125s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:44    125s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:44    125s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:44    125s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:44    125s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:44    125s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:44    125s]   Clock DAG net violations PRO after re-buffering DRV fixing: none
[11/15 12:24:44    125s]   Clock DAG primary half-corner transition distribution PRO after re-buffering DRV fixing:
[11/15 12:24:44    125s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]   Clock DAG library cell distribution PRO after re-buffering DRV fixing {count}:
[11/15 12:24:44    125s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:44    125s]      Invs: INV5: 1 
[11/15 12:24:44    125s]   Primary reporting skew group PRO after re-buffering DRV fixing:
[11/15 12:24:44    125s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:44    125s]   Skew group summary PRO after re-buffering DRV fixing:
[11/15 12:24:44    125s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:44    125s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:44    125s]   Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    125s] UM:                                                                   Buffering to fix DRVs
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Slew Diagnostics: After DRV fixing
[11/15 12:24:44    125s] ==================================
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Global Causes:
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] -----
[11/15 12:24:44    125s] Cause
[11/15 12:24:44    125s] -----
[11/15 12:24:44    125s]   (empty table)
[11/15 12:24:44    125s] -----
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Top 5 overslews:
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] ---------------------------------
[11/15 12:24:44    125s] Overslew    Causes    Driving Pin
[11/15 12:24:44    125s] ---------------------------------
[11/15 12:24:44    125s]   (empty table)
[11/15 12:24:44    125s] ---------------------------------
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s] Cause    Occurences
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s]   (empty table)
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Violation diagnostics counts from the 0 nodes that have violations:
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s] Cause    Occurences
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s]   (empty table)
[11/15 12:24:44    125s] -------------------
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s]   Fixing Skew by cell sizing...
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s] Fixing short paths with downsize only
[11/15 12:24:44    125s]   Resized 0 clock insts to decrease delay.
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s]   Resized 0 clock insts to increase delay.
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Clock DAG stats PRO after skew fixing by cell sizing:
[11/15 12:24:44    125s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:44    125s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:44    125s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:44    125s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:44    125s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:44    125s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:44    125s]   Clock DAG net violations PRO after skew fixing by cell sizing: none
[11/15 12:24:44    125s]   Clock DAG primary half-corner transition distribution PRO after skew fixing by cell sizing:
[11/15 12:24:44    125s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]   Clock DAG library cell distribution PRO after skew fixing by cell sizing {count}:
[11/15 12:24:44    125s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:44    125s]      Invs: INV5: 1 
[11/15 12:24:44    125s]   Primary reporting skew group PRO after skew fixing by cell sizing:
[11/15 12:24:44    125s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:44    125s]   Skew group summary PRO after skew fixing by cell sizing:
[11/15 12:24:44    125s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:44    125s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:44    125s]   Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    125s] UM:                                                                   Fixing Skew by cell sizing
[11/15 12:24:44    125s]   Buffering to fix Skew...
[11/15 12:24:44    125s]   Fixing skew (MostUnder)...
[11/15 12:24:44    125s]     Fixing skew: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:24:44    125s]     Upsized 0 drivers. Failed on 0 drivers
[11/15 12:24:44    125s]   Fixing skew (MostUnder) done.
[11/15 12:24:44    125s]   Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
[11/15 12:24:44    125s]   Skew fixing added: 0 driver cells (0um^2)
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s] Fixing short paths with downsize only
[11/15 12:24:44    125s]   Resized 0 clock insts to decrease delay.
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s]   Resized 0 clock insts to increase delay.
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Fixing skew (MostUnder)...
[11/15 12:24:44    125s]     Fixing skew: ...20% ...40% ...60% ...80% ...100% 
[11/15 12:24:44    125s]     Upsized 0 drivers. Failed on 0 drivers
[11/15 12:24:44    125s]   Fixing skew (MostUnder) done.
[11/15 12:24:44    125s]   Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
[11/15 12:24:44    125s]   Skew fixing added: 0 driver cells (0um^2)
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s] Fixing short paths with downsize only
[11/15 12:24:44    125s]   Resized 0 clock insts to decrease delay.
[11/15 12:24:44    125s] Path optimization required 0 stage delay updates 
[11/15 12:24:44    125s]   Resized 0 clock insts to increase delay.
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   PRO Statistics: Fix Skew (cell sizing):
[11/15 12:24:44    125s]   =======================================
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Cell changes by Net Type:
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   top                0            0           0            0                    0                  0
[11/15 12:24:44    125s]   trunk              0            0           0            0                    0                  0
[11/15 12:24:44    125s]   leaf               0            0           0            0                    0                  0
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/15 12:24:44    125s]   ---------------------------------------------------------------------------------------------------------
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/15 12:24:44    125s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/15 12:24:44    125s]   
[11/15 12:24:44    125s]   Clock DAG stats PRO after skew fixing by re-buffering:
[11/15 12:24:44    125s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:44    125s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:44    125s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:44    125s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:44    125s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:44    125s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:44    125s]   Clock DAG net violations PRO after skew fixing by re-buffering: none
[11/15 12:24:44    125s]   Clock DAG primary half-corner transition distribution PRO after skew fixing by re-buffering:
[11/15 12:24:44    125s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:44    125s]   Clock DAG library cell distribution PRO after skew fixing by re-buffering {count}:
[11/15 12:24:44    125s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:44    125s]      Invs: INV5: 1 
[11/15 12:24:44    125s]   Primary reporting skew group PRO after skew fixing by re-buffering:
[11/15 12:24:44    125s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:44    125s]   Skew group summary PRO after skew fixing by re-buffering:
[11/15 12:24:44    125s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:44    125s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:44    125s]   Buffering to fix Skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    125s] UM:                                                                   Buffering to fix Skew
[11/15 12:24:44    125s]   Reconnecting optimized routes...
[11/15 12:24:44    125s]   Reset timing graph...
[11/15 12:24:44    125s] Ignoring AAE DB Resetting ...
[11/15 12:24:44    125s]   Reset timing graph done.
[11/15 12:24:44    125s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:44    125s]   Leaving CCOpt scope - ClockRefiner...
[11/15 12:24:44    125s] Assigned high priority to 0 cells.
[11/15 12:24:44    125s]   Performing Single Pass Refine Place.
[11/15 12:24:44    125s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1560.1M
[11/15 12:24:44    125s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1560.1M
[11/15 12:24:44    125s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:44    125s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1560.1M
[11/15 12:24:44    125s] Info: 4 insts are soft-fixed.
[11/15 12:24:44    125s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1560.1M
[11/15 12:24:44    125s] Core basic site is standard
[11/15 12:24:44    125s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:44    125s] SiteArray: use 36,540 bytes
[11/15 12:24:44    125s] SiteArray: current memory after site array memory allocatiion 1560.1M
[11/15 12:24:44    125s] SiteArray: FP blocked sites are writable
[11/15 12:24:44    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:44    125s] OPERPROF:         Starting RoutingBlockageFromWrireViaStBox at level 5, MEM:1560.1M
[11/15 12:24:44    125s] OPERPROF:         Finished RoutingBlockageFromWrireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.007, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:       Starting CMU at level 4, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.010, MEM:1562.1M
[11/15 12:24:44    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB).
[11/15 12:24:44    125s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF: Starting RefinePlace at level 1, MEM:1562.1M
[11/15 12:24:44    125s] *** Starting place_detail (0:02:06 mem=1562.1M) ***
[11/15 12:24:44    125s] Total net bbox length = 6.094e+04 (2.828e+04 3.265e+04) (ext = 1.928e+04)
[11/15 12:24:44    125s] Info: 4 insts are soft-fixed.
[11/15 12:24:44    125s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:44    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:44    125s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1562.1M
[11/15 12:24:44    125s] Starting refinePlace ...
[11/15 12:24:44    125s]   Spread Effort: high, post-route mode, useDDP on.
[11/15 12:24:44    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB) @(0:02:06 - 0:02:06).
[11/15 12:24:44    125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:44    125s] wireLenOptFixPriorityInst 273 inst fixed
[11/15 12:24:44    125s] 
[11/15 12:24:44    125s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/15 12:24:44    125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:44    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB) @(0:02:06 - 0:02:06).
[11/15 12:24:44    125s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 12:24:44    125s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1562.1MB
[11/15 12:24:44    125s] Statistics of distance of Instance movement in refine placement:
[11/15 12:24:44    125s]   maximum (X+Y) =         0.00 um
[11/15 12:24:44    125s]   mean    (X+Y) =         0.00 um
[11/15 12:24:44    125s] Summary Report:
[11/15 12:24:44    125s] Instances move: 0 (out of 915 movable)
[11/15 12:24:44    125s] Total instances moved : 0
[11/15 12:24:44    125s] Instances flipped: 0
[11/15 12:24:44    125s] Mean displacement: 0.00 um
[11/15 12:24:44    125s] Max displacement: 0.00 um 
[11/15 12:24:44    125s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.029, MEM:1562.1M
[11/15 12:24:44    125s] Total net bbox length = 6.094e+04 (2.828e+04 3.265e+04) (ext = 1.928e+04)
[11/15 12:24:44    125s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1562.1MB
[11/15 12:24:44    125s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB) @(0:02:06 - 0:02:06).
[11/15 12:24:44    125s] *** Finished place_detail (0:02:06 mem=1562.1M) ***
[11/15 12:24:44    125s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.036, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1562.1M
[11/15 12:24:44    125s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:44    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1562.1M
[11/15 12:24:44    125s] Core basic site is standard
[11/15 12:24:44    125s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:44    125s] SiteArray: use 36,540 bytes
[11/15 12:24:44    125s] SiteArray: current memory after site array memory allocatiion 1562.1M
[11/15 12:24:44    125s] SiteArray: FP blocked sites are writable
[11/15 12:24:44    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:44    125s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:     Starting CMU at level 3, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1562.1M
[11/15 12:24:44    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1562.1M
[11/15 12:24:44    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB).
[11/15 12:24:44    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1562.1M
[11/15 12:24:44    125s]   Moved 0, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
[11/15 12:24:44    125s] Moved 0 and flipped 0 of 4 clock instances (excluding sinks) during refinement
[11/15 12:24:44    125s]   The largest move was 0 microns for .
[11/15 12:24:44    125s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/15 12:24:44    125s] Moved 0 and flipped 0 of 273 clock sinks during refinement.
[11/15 12:24:44    125s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[11/15 12:24:44    125s] Revert refine place priority changes on 0 cells.
[11/15 12:24:44    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:1562.1M
[11/15 12:24:44    126s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:44    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1562.1M
[11/15 12:24:44    126s] Core basic site is standard
[11/15 12:24:44    126s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:44    126s] SiteArray: use 36,540 bytes
[11/15 12:24:44    126s] SiteArray: current memory after site array memory allocatiion 1562.1M
[11/15 12:24:44    126s] SiteArray: FP blocked sites are writable
[11/15 12:24:44    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:44    126s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:     Starting CMU at level 3, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1562.1M
[11/15 12:24:44    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1562.1M
[11/15 12:24:44    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1562.1MB).
[11/15 12:24:44    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1562.1M
[11/15 12:24:44    126s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/15 12:24:44    126s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    126s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[11/15 12:24:44    126s]   Set dirty flag on 0 insts, 0 nets
[11/15 12:24:44    126s] Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[11/15 12:24:44    126s]   Leaving CCOpt scope - extractRC...
[11/15 12:24:44    126s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/15 12:24:44    126s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 5 times net's RC data read were performed.
[11/15 12:24:44    126s] Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
[11/15 12:24:44    126s] post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
[11/15 12:24:44    126s] RC Extraction called in multi-corner(2) mode.
[11/15 12:24:44    126s] Process corner(s) are loaded.
[11/15 12:24:44    126s]  Corner: rc_corner_slow
[11/15 12:24:44    126s]  Corner: rc_corner_fast
[11/15 12:24:44    126s] extractDetailRC Option : -outfile /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d -maxResLength 200  -extended
[11/15 12:24:44    126s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[11/15 12:24:44    126s]       RC Corner Indexes            0       1   
[11/15 12:24:44    126s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/15 12:24:44    126s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[11/15 12:24:44    126s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:44    126s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:44    126s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/15 12:24:44    126s] Shrink Factor                : 1.00000
[11/15 12:24:44    126s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:44    126s] Initializing multi-corner resistance tables ...
[11/15 12:24:44    126s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1450.2M)
[11/15 12:24:44    126s] Creating parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for storing RC.
[11/15 12:24:44    126s] Extracted 10.0205% (CPU Time= 0:00:00.1  MEM= 1484.2M)
[11/15 12:24:44    126s] Extracted 20.0169% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 40.0217% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 50.0181% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 60.0145% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 70.0229% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 80.0193% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Extracted 90.0157% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:44    126s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1516.2M)
[11/15 12:24:44    126s] Number of Extracted Resistors     : 13593
[11/15 12:24:44    126s] Number of Extracted Ground Cap.   : 14544
[11/15 12:24:44    126s] Number of Extracted Coupling Cap. : 0
[11/15 12:24:44    126s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.203M)
[11/15 12:24:44    126s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:44    126s] processing rcdb (/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d) for hinst (top) of cell (raifes_dtm);
[11/15 12:24:44    126s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:44    126s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:44    126s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.203M)
[11/15 12:24:44    126s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1472.203M)
[11/15 12:24:44    126s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/15 12:24:44    126s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/15 12:24:44    126s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:44    126s] UM:                                                                   Leaving CCOpt scope - extractRC
[11/15 12:24:44    126s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:44    126s] Initializing multi-corner resistance tables ...
[11/15 12:24:44    126s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:44    126s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1472.2M)
[11/15 12:24:44    126s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
[11/15 12:24:44    126s]   Rebuilding timing graph...
[11/15 12:24:45    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1514.4M, InitMEM = 1514.4M)
[11/15 12:24:45    126s]   Rebuilding timing graph done.
[11/15 12:24:45    126s] End AAE Lib Interpolated Model. (MEM=1528.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:45    126s]   Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 12:24:45    126s]   Clock DAG stats PRO final:
[11/15 12:24:45    126s]     cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
[11/15 12:24:45    126s]     cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
[11/15 12:24:45    126s]     cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
[11/15 12:24:45    126s]     sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
[11/15 12:24:45    126s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.495pF, total=1.545pF
[11/15 12:24:45    126s]     wire lengths     : top=0.000um, trunk=297.140um, leaf=7200.120um, total=7497.260um
[11/15 12:24:45    126s]   Clock DAG net violations PRO final: none
[11/15 12:24:45    126s]   Clock DAG primary half-corner transition distribution PRO final:
[11/15 12:24:45    126s]     Trunk : target=2.500ns count=2 avg=0.482ns sd=0.032ns min=0.459ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:45    126s]     Leaf  : target=2.500ns count=3 avg=1.320ns sd=0.715ns min=0.892ns max=2.145ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
[11/15 12:24:45    126s]   Clock DAG library cell distribution PRO final {count}:
[11/15 12:24:45    126s]      Bufs: BF8: 2 BF4: 1 
[11/15 12:24:45    126s]      Invs: INV5: 1 
[11/15 12:24:45    126s]   Primary reporting skew group PRO final:
[11/15 12:24:45    126s]     skew_group default.SYSCLK/timing_constraints: unconstrained
[11/15 12:24:45    126s]   Skew group summary PRO final:
[11/15 12:24:45    126s]     skew_group SYSCLK/timing_constraints: insertion delay [min=1.022, max=1.193, avg=1.131, sd=0.075], skew [0.170 vs 1.028], 100% {1.022, 1.193} (wid=0.020 ws=0.011) (gid=1.173 gs=0.160)
[11/15 12:24:45    126s]   Clock network insertion delays are now [1.022ns, 1.193ns] average 1.131ns std.dev 0.075ns
[11/15 12:24:45    126s] PRO done.
[11/15 12:24:45    126s] numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/15 12:24:45    126s] Setting CTS place status to fixed for clock tree and sinks.
[11/15 12:24:45    126s] Net route status summary:
[11/15 12:24:45    126s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:45    126s]   Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[11/15 12:24:45    126s] Updating timing...
[11/15 12:24:45    126s] Ignoring AAE DB Resetting ...
[11/15 12:24:45    126s]   Updating timing graph...
[11/15 12:24:45    126s]     
[11/15 12:24:45    126s]     Leaving CCOpt scope - BuildTimeGraph...
[11/15 12:24:45    126s] #################################################################################
[11/15 12:24:45    126s] # Design Stage: PostRoute
[11/15 12:24:45    126s] # Design Name: raifes_dtm
[11/15 12:24:45    126s] # Design Mode: 180nm
[11/15 12:24:45    126s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:45    126s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:45    126s] # Signoff Settings: SI Off 
[11/15 12:24:45    126s] #################################################################################
[11/15 12:24:45    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1560.1M, InitMEM = 1560.1M)
[11/15 12:24:45    126s] Calculate delays in Single mode...
[11/15 12:24:45    126s] Start delay calculation (fullDC) (8 T). (MEM=1576.3)
[11/15 12:24:45    126s] End AAE Lib Interpolated Model. (MEM=1576.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:45    126s] Total number of fetched objects 968
[11/15 12:24:45    126s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:45    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:45    126s] End delay calculation. (MEM=1851.54 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:45    126s] End delay calculation (fullDC). (MEM=1851.54 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:45    126s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1851.5M) ***
[11/15 12:24:45    126s]     Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.4 real=0:00:00.2)
[11/15 12:24:45    126s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:45    126s] UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
[11/15 12:24:45    126s]   Updating timing graph done.
[11/15 12:24:45    126s]   Updating latch analysis...
[11/15 12:24:45    126s]     Leaving CCOpt scope - Updating latch analysis...
[11/15 12:24:45    127s]     Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 12:24:45    127s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:45    127s] UM:                                                                   Leaving CCOpt scope - Updating latch analysis
[11/15 12:24:45    127s]   Updating latch analysis done.
[11/15 12:24:45    127s] Updating timing done.
[11/15 12:24:45    127s] PRO done. (took cpu=0:00:03.6 real=0:00:03.2)
[11/15 12:24:45    127s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/15 12:24:45    127s] UM:          3.59              3                                      PRO
[11/15 12:24:45    127s] @file(pr_easy.tcl) 110: add_decap_cell_candidates DECAP4 20 
[11/15 12:24:45    127s] @file(pr_easy.tcl) 111: add_decap_cell_candidates DECAP8 110
[11/15 12:24:45    127s] @file(pr_easy.tcl) 112: add_decap_cell_candidates DECAP16 400
[11/15 12:24:45    127s] @file(pr_easy.tcl) 113: add_decaps -cells DECAP4 DECAP8 DECAP16 -prefix DECAP -effort high -total_cap 100000
[11/15 12:24:45    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1842.0M
[11/15 12:24:45    127s] #spOpts: N=180 mergeVia=F 
[11/15 12:24:45    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1842.0M
[11/15 12:24:45    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1842.0M
[11/15 12:24:45    127s] Core basic site is standard
[11/15 12:24:45    127s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:45    127s] SiteArray: use 36,540 bytes
[11/15 12:24:45    127s] SiteArray: current memory after site array memory allocatiion 1842.0M
[11/15 12:24:45    127s] SiteArray: FP blocked sites are writable
[11/15 12:24:45    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:45    127s] OPERPROF:       Starting RoutingBlockageFromWrireViaStBox at level 4, MEM:1842.0M
[11/15 12:24:45    127s] OPERPROF:       Finished RoutingBlockageFromWrireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:1478.2M
[11/15 12:24:45    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.013, MEM:1478.2M
[11/15 12:24:45    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1478.2M
[11/15 12:24:45    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1478.2MB).
[11/15 12:24:45    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1478.2M
[11/15 12:24:45    127s] Add decoupling capacitance in area (17.28 17.16) (393.12 483.12).
[11/15 12:24:45    127s] Total decoupling capacitance threshold is 100000 fF.
[11/15 12:24:45    127s] The capacitance of the already placed decoupling capacitance instances is 0 fF.
[11/15 12:24:45    127s] The decoupling capacitance needed is 100000 fF.
[11/15 12:24:45    127s] Add decoupling capacitance cells with high effort (peak current based) approach.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:45    127s]                   ...... bin size: 12000
[11/15 12:24:45    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    127s]                   ...... bin size: 12000
[11/15 12:24:46    127s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] **WARN: (EMS-27):	Message (IMPVFG-198) has exceeded the current message display limit of 20.
[11/15 12:24:46    128s] To increase the message display limit, refer to the product command reference manual.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:46    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:46    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    128s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    128s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:47    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:47    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    129s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    129s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:48    130s] The number of inst needed exceeds the max number of insts can be inserted.
[11/15 12:24:48    130s]                   ...... bin size: 12000
[11/15 12:24:49    130s]                   ...... bin size: 12000
[11/15 12:24:49    130s]                   ...... bin size: 12000
[11/15 12:24:49    130s] Inserted 1% (CPU Time = 0:00:03.4 MEM = 1537.8M).
[11/15 12:24:49    130s] Added 55 decoupling capacitance instances. Total capacitance is 1190 fF.
[11/15 12:24:49    130s] @file(pr_easy.tcl) 114: add_fillers -base_cells { FSTD FSTD2 FSTD4 FSTD8 FSTD16 FSTDN FSTDN2 FSTDN4 FSTDN8 FSTDN16 }
[11/15 12:24:49    130s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[11/15 12:24:49    130s] Type 'man IMPSP-5217' for more detail.
[11/15 12:24:49    130s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1537.8M
[11/15 12:24:49    130s] #spOpts: N=180 
[11/15 12:24:49    130s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1537.8M
[11/15 12:24:49    130s] Core basic site is standard
[11/15 12:24:49    130s] SiteArray: one-level site array dimensions = 35 x 261
[11/15 12:24:49    130s] SiteArray: use 36,540 bytes
[11/15 12:24:49    130s] SiteArray: current memory after site array memory allocatiion 1537.8M
[11/15 12:24:49    130s] SiteArray: FP blocked sites are writable
[11/15 12:24:49    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 12:24:49    130s] OPERPROF:         Starting RoutingBlockageFromWrireViaStBox at level 5, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:         Finished RoutingBlockageFromWrireViaStBox at level 5, CPU:0.010, REAL:0.009, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.013, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1537.8M
[11/15 12:24:49    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1537.8MB).
[11/15 12:24:49    130s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1537.8M
[11/15 12:24:49    130s]   Signal wire search tree: 13593 elements. (cpu=0:00:00.0, mem=0.0M)
[11/15 12:24:49    130s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.020, REAL:0.015, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.000, REAL:0.000, MEM:1537.8M
[11/15 12:24:49    130s] AddFiller main function time CPU:0.020, REAL:0.016
[11/15 12:24:49    130s] Filler instance commit time CPU:0.000, REAL:0.004
[11/15 12:24:49    130s] *INFO: Adding fillers to top-module.
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTD16 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTDN16 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 8 filler insts (cell FSTD8 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTDN8 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 30 filler insts (cell FSTD4 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTDN4 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 108 filler insts (cell FSTD2 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTDN2 / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 126 filler insts (cell FSTD / prefix FILLER).
[11/15 12:24:49    130s] *INFO:   Added 0 filler inst  (cell FSTDN / prefix FILLER).
[11/15 12:24:49    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.016, MEM:1537.8M
[11/15 12:24:49    130s] *INFO: Total 272 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[11/15 12:24:49    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.016, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1537.8M
[11/15 12:24:49    130s] For 272 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/15 12:24:49    130s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.017, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.017, MEM:1537.8M
[11/15 12:24:49    130s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.040, REAL:0.043, MEM:1537.8M
[11/15 12:24:49    130s] @file(pr_easy.tcl) 116: report_clock_timing -type skew -nworst 10
[11/15 12:24:49    130s] ###############################################################
[11/15 12:24:49    130s] #  Generated by:      Cadence Innovus 18.11-s100_1
[11/15 12:24:49    130s] #  OS:                Linux x86_64(Host ID sx4)
[11/15 12:24:49    130s] #  Generated on:      Thu Nov 15 12:24:49 2018
[11/15 12:24:49    130s] #  Design:            raifes_dtm
[11/15 12:24:49    130s] #  Command:           report_clock_timing -type skew -nworst 10
[11/15 12:24:49    130s] ###############################################################
[11/15 12:24:49    130s] 
[11/15 12:24:49    130s]   Clock: SYSCLK
[11/15 12:24:49    130s]   Analysis View: slow_ss
[11/15 12:24:49    130s] 
[11/15 12:24:49    130s]         Skew	   Latency	     Clock Pin
[11/15 12:24:49    130s] ---------------------------------------------------------------------------
[11/15 12:24:49    130s]             	    -0.014	r    ADCDATA_reg[0]/C
[11/15 12:24:49    130s]        0.009	    -0.023	ri   tdo_r_reg/C
[11/15 12:24:49    130s]             	    -0.016	r    DTM_reg[20]/C
[11/15 12:24:49    130s]        0.008	    -0.024	r    DTM_reg[19]/C
[11/15 12:24:49    130s]             	    -0.016	r    DTM_reg[8]/C
[11/15 12:24:49    130s]        0.008	    -0.024	r    DTM_reg[7]/C
[11/15 12:24:49    130s]             	    -0.015	r    DMI_reg[23]/C
[11/15 12:24:49    130s]        0.008	    -0.022	r    DMI_reg[22]/C
[11/15 12:24:49    130s]             	    -0.015	r    DMI_reg[25]/C
[11/15 12:24:49    130s]        0.007	    -0.022	r    DMI_reg[24]/C
[11/15 12:24:49    130s]             	    -0.018	r    DTM_reg[2]/C
[11/15 12:24:49    130s]        0.007	    -0.024	r    DTM_reg[1]/C
[11/15 12:24:49    130s]             	    -0.021	ri   IR_reg[3]/C
[11/15 12:24:49    130s]        0.006	    -0.027	r    IDCODE_reg[28]/C
[11/15 12:24:49    130s]             	    -0.021	ri   IR_reg[0]/C
[11/15 12:24:49    130s]        0.006	    -0.027	r    IDCODE_reg[28]/C
[11/15 12:24:49    130s]             	    -0.021	ri   IR_reg[4]/C
[11/15 12:24:49    130s]        0.006	    -0.027	r    IDCODE_reg[28]/C
[11/15 12:24:49    130s]             	    -0.021	ri   IR_reg[3]/C
[11/15 12:24:49    130s]        0.006	    -0.027	r    IDCODE_reg[2]/C
[11/15 12:24:49    130s] 
[11/15 12:24:49    130s] @file(pr_easy.tcl) 117: report_clocks > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.clocks
[11/15 12:24:49    130s] @file(pr_easy.tcl) 118: report_clock_trees > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.clock_trees
[11/15 12:24:49    131s] End AAE Lib Interpolated Model. (MEM=1555.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:49    131s] @file(pr_easy.tcl) 119: report_area -depth 2 > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.area
[11/15 12:24:49    131s] @file(pr_easy.tcl) 120: report_clock_gating_check > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.gating
[11/15 12:24:49    131s] @file(pr_easy.tcl) 121: report_decaps > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.decaps
[11/15 12:24:49    131s] @file(pr_easy.tcl) 123: set_analysis_view -setup { slow_ss } -hold  { slow_ss }
[11/15 12:24:49    131s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:24:49    131s] Extraction setup Started 
[11/15 12:24:49    131s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/15 12:24:49    131s] Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
[11/15 12:24:49    131s] Cap table was created using Encounter 05.20-s274_1.
[11/15 12:24:49    131s] Process name: L035MAX.
[11/15 12:24:49    131s] Importing multi-corner RC tables ... 
[11/15 12:24:49    131s] Summary of Active RC-Corners : 
[11/15 12:24:49    131s]  
[11/15 12:24:49    131s]  Analysis View: slow_ss
[11/15 12:24:49    131s]     RC-Corner Name        : rc_corner_slow
[11/15 12:24:49    131s]     RC-Corner Index       : 0
[11/15 12:24:49    131s]     RC-Corner Temperature : 150 Celsius
[11/15 12:24:49    131s]     RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
[11/15 12:24:49    131s]     RC-Corner PreRoute Res Factor         : 1
[11/15 12:24:49    131s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 12:24:49    131s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 12:24:49    131s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 12:24:49    131s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 12:24:49    131s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 12:24:49    131s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 12:24:49    131s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/15 12:24:49    131s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/15 12:24:49    131s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 973 times net's RC data read were performed.
[11/15 12:24:49    131s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[11/15 12:24:49    131s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1549.035M)
[11/15 12:24:49    131s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:49    131s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:49    131s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:49    131s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1183.492M)
[11/15 12:24:49    131s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:49    131s] Initializing multi-corner resistance tables ...
[11/15 12:24:49    131s] *Info: initialize multi-corner CTS.
[11/15 12:24:49    131s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:24:49    131s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:24:49    131s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:24:49    131s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
[11/15 12:24:50    131s] Reading timing constraints file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.mmmcOLu2x4/modes/timing_constraints/timing_constraints.sdc' ...
[11/15 12:24:50    131s] Current (total cpu=0:02:12, real=0:02:24, peak res=1219.3M, current mem=924.1M)
[11/15 12:24:50    131s] raifes_dtm
[11/15 12:24:50    131s] INFO (CTE): Constraints read successfully.
[11/15 12:24:50    131s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=933.0M, current mem=933.0M)
[11/15 12:24:50    131s] Current (total cpu=0:02:12, real=0:02:24, peak res=1219.3M, current mem=933.0M)
[11/15 12:24:50    131s] Reading latency file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.mmmcOLu2x4/views/slow_ss/latency.sdc' ...
[11/15 12:24:50    131s] Deleting Cell Server ...
[11/15 12:24:50    131s] Creating Cell Server ...(0, 1, 1, 1)
[11/15 12:24:50    131s] Summary for sequential cells identification: 
[11/15 12:24:50    131s]   Identified SBFF number: 21
[11/15 12:24:50    131s]   Identified MBFF number: 0
[11/15 12:24:50    131s]   Identified SB Latch number: 0
[11/15 12:24:50    131s]   Identified MB Latch number: 0
[11/15 12:24:50    131s]   Not identified SBFF number: 0
[11/15 12:24:50    131s]   Not identified MBFF number: 0
[11/15 12:24:50    131s]   Not identified SB Latch number: 0
[11/15 12:24:50    131s]   Not identified MB Latch number: 0
[11/15 12:24:50    131s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:50    131s] Total number of combinational cells: 111
[11/15 12:24:50    131s] Total number of sequential cells: 26
[11/15 12:24:50    131s] Total number of tristate cells: 3
[11/15 12:24:50    131s] Total number of level shifter cells: 0
[11/15 12:24:50    131s] Total number of power gating cells: 0
[11/15 12:24:50    131s] Total number of isolation cells: 0
[11/15 12:24:50    131s] Total number of power switch cells: 0
[11/15 12:24:50    131s] Total number of pulse generator cells: 0
[11/15 12:24:50    131s] Total number of always on buffers: 0
[11/15 12:24:50    131s] Total number of retention cells: 0
[11/15 12:24:50    131s] List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
[11/15 12:24:50    131s] Total number of usable buffers: 6
[11/15 12:24:50    131s] List of unusable buffers:
[11/15 12:24:50    131s] Total number of unusable buffers: 0
[11/15 12:24:50    131s] List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
[11/15 12:24:50    131s] Total number of usable inverters: 6
[11/15 12:24:50    131s] List of unusable inverters:
[11/15 12:24:50    131s] Total number of unusable inverters: 0
[11/15 12:24:50    131s] List of identified usable delay cells:[11/15 12:24:50    131s] Creating Cell Server, finished. 
[11/15 12:24:50    131s] 

[11/15 12:24:50    131s] Total number of identified usable delay cells: 0
[11/15 12:24:50    131s] List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
[11/15 12:24:50    131s] Total number of identified unusable delay cells: 7
[11/15 12:24:50    131s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[11/15 12:24:50    131s] Deleting Cell Server ...
[11/15 12:24:50    131s] @file(pr_easy.tcl) 124: time_design -post_route -report_dir ./SignOff_slow/
[11/15 12:24:50    131s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:50    131s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:50    132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1405.8M
[11/15 12:24:50    132s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1405.8M
[11/15 12:24:50    132s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1405.8M
[11/15 12:24:50    132s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1407.8M
[11/15 12:24:50    132s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1407.8M
[11/15 12:24:50    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1407.8M
[11/15 12:24:50    132s] AAE DB initialization (MEM=1426.91 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/15 12:24:50    132s] #################################################################################
[11/15 12:24:50    132s] # Design Stage: PostRoute
[11/15 12:24:50    132s] # Design Name: raifes_dtm
[11/15 12:24:50    132s] # Design Mode: 180nm
[11/15 12:24:50    132s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:50    132s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:50    132s] # Signoff Settings: SI Off 
[11/15 12:24:50    132s] #################################################################################
[11/15 12:24:50    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 1427.9M, InitMEM = 1426.9M)
[11/15 12:24:50    132s] Calculate delays in Single mode...
[11/15 12:24:50    132s] Start delay calculation (fullDC) (8 T). (MEM=1444.11)
[11/15 12:24:50    132s] siFlow : Timing analysis mode is single, using late cdB files
[11/15 12:24:50    132s] Start AAE Lib Loading. (MEM=1444.11)
[11/15 12:24:50    132s] End AAE Lib Loading. (MEM=1453.65 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 12:24:50    132s] End AAE Lib Interpolated Model. (MEM=1453.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:50    132s] First Iteration Infinite Tw... 
[11/15 12:24:50    132s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:50    132s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1454.7M)
[11/15 12:24:50    132s] AAE_INFO: 8 threads acquired from CTE.
[11/15 12:24:50    132s] Total number of fetched objects 968
[11/15 12:24:50    132s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:50    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:50    132s] End delay calculation. (MEM=1759.88 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:51    132s] End delay calculation (fullDC). (MEM=1734.34 CPU=0:00:00.6 REAL=0:00:01.0)
[11/15 12:24:51    132s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1734.3M) ***
[11/15 12:24:51    133s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:13 mem=1734.3M)
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:51    133s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:52    133s] 
[11/15 12:24:52    133s] ------------------------------------------------------------
[11/15 12:24:52    133s]          time_design Summary                             
[11/15 12:24:52    133s] ------------------------------------------------------------
[11/15 12:24:52    133s] 
[11/15 12:24:52    133s] Setup views included:
[11/15 12:24:52    133s]  slow_ss 
[11/15 12:24:52    133s] 
[11/15 12:24:52    133s] +--------------------+---------+---------+---------+
[11/15 12:24:52    133s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:52    133s] +--------------------+---------+---------+---------+
[11/15 12:24:52    133s] |           WNS (ns):| 14.608  | 19.188  | 14.608  |
[11/15 12:24:52    133s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:52    133s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:52    133s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:52    133s] +--------------------+---------+---------+---------+
[11/15 12:24:52    133s] 
[11/15 12:24:52    133s] +----------------+-------------------------------+------------------+
[11/15 12:24:52    133s] |                |              Real             |       Total      |
[11/15 12:24:52    133s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:52    133s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:52    133s] +----------------+------------------+------------+------------------+
[11/15 12:24:52    133s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:52    133s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:52    133s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:52    133s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:52    133s] +----------------+------------------+------------+------------------+
[11/15 12:24:52    133s] 
[11/15 12:24:52    133s] Density: 91.790%
[11/15 12:24:52    133s]        (100.000% with Fillers)
[11/15 12:24:52    133s] ------------------------------------------------------------
[11/15 12:24:52    133s] Reported timing to dir ./SignOff_slow/
[11/15 12:24:52    133s] Total CPU time: 1.64 sec
[11/15 12:24:52    133s] Total Real time: 2.0 sec
[11/15 12:24:52    133s] Total Memory Usage: 1513.773438 Mbytes
[11/15 12:24:52    133s] @file(pr_easy.tcl) 125: time_design -post_route -hold -report_dir ./SignOff_slow/
[11/15 12:24:52    133s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:52    133s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:52    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1488.1M
[11/15 12:24:52    133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1488.1M
[11/15 12:24:52    133s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1488.1M
[11/15 12:24:52    133s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1510.1M
[11/15 12:24:52    133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1510.1M
[11/15 12:24:52    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1510.1M
[11/15 12:24:52    133s] #################################################################################
[11/15 12:24:52    133s] # Design Stage: PostRoute
[11/15 12:24:52    133s] # Design Name: raifes_dtm
[11/15 12:24:52    133s] # Design Mode: 180nm
[11/15 12:24:52    133s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:52    133s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:52    133s] # Signoff Settings: SI Off 
[11/15 12:24:52    133s] #################################################################################
[11/15 12:24:52    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 1508.1M, InitMEM = 1508.1M)
[11/15 12:24:52    133s] Calculate delays in Single mode...
[11/15 12:24:52    133s] Start delay calculation (fullDC) (8 T). (MEM=1524.26)
[11/15 12:24:52    133s] End AAE Lib Interpolated Model. (MEM=1524.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:52    134s] Total number of fetched objects 968
[11/15 12:24:52    134s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:52    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:52    134s] End delay calculation. (MEM=1793.5 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:52    134s] End delay calculation (fullDC). (MEM=1793.5 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:24:52    134s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1793.5M) ***
[11/15 12:24:52    134s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:14 mem=1793.5M)
[11/15 12:24:52    134s] 
[11/15 12:24:52    134s] ------------------------------------------------------------
[11/15 12:24:52    134s]          time_design Summary                             
[11/15 12:24:52    134s] ------------------------------------------------------------
[11/15 12:24:52    134s] 
[11/15 12:24:52    134s] Hold  views included:
[11/15 12:24:52    134s]  slow_ss 
[11/15 12:24:52    134s] 
[11/15 12:24:52    134s] +--------------------+---------+---------+---------+
[11/15 12:24:52    134s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:52    134s] +--------------------+---------+---------+---------+
[11/15 12:24:52    134s] |           WNS (ns):|  0.425  |  0.425  |  0.000  |
[11/15 12:24:52    134s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:52    134s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:52    134s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:52    134s] +--------------------+---------+---------+---------+
[11/15 12:24:52    134s] 
[11/15 12:24:52    134s] Density: 91.790%
[11/15 12:24:52    134s]        (100.000% with Fillers)
[11/15 12:24:52    134s] ------------------------------------------------------------
[11/15 12:24:52    134s] Reported timing to dir ./SignOff_slow/
[11/15 12:24:52    134s] Total CPU time: 0.97 sec
[11/15 12:24:52    134s] Total Real time: 0.0 sec
[11/15 12:24:52    134s] Total Memory Usage: 1438.28125 Mbytes
[11/15 12:24:52    134s] @file(pr_easy.tcl) 126: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_slow
[11/15 12:24:52    134s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/15 12:24:52    134s] #################################################################################
[11/15 12:24:52    134s] # Design Stage: PostRoute
[11/15 12:24:52    134s] # Design Name: raifes_dtm
[11/15 12:24:52    134s] # Design Mode: 180nm
[11/15 12:24:52    134s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:52    134s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:52    134s] # Signoff Settings: SI Off 
[11/15 12:24:52    134s] #################################################################################
[11/15 12:24:52    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 1438.3M, InitMEM = 1438.3M)
[11/15 12:24:52    134s] Start delay calculation (fullDC) (8 T). (MEM=1446.5)
[11/15 12:24:52    134s] End AAE Lib Interpolated Model. (MEM=1446.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:52    135s] Total number of fetched objects 968
[11/15 12:24:52    135s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:52    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:52    135s] End delay calculation. (MEM=1741.75 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:24:52    135s] End delay calculation (fullDC). (MEM=1741.75 CPU=0:00:00.6 REAL=0:00:00.0)
[11/15 12:24:52    135s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1741.7M) ***
[11/15 12:24:53    135s] @file(pr_easy.tcl) 128: set_analysis_view -setup { fast_ff } -hold  { fast_ff }
[11/15 12:24:53    135s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'fast_ff' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:24:53    135s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:24:53    135s] Extraction setup Started 
[11/15 12:24:53    135s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/15 12:24:53    135s] Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
[11/15 12:24:53    135s] Cap table was created using Encounter 05.20-s274_1.
[11/15 12:24:53    135s] Process name: L035MAX.
[11/15 12:24:53    135s] Importing multi-corner RC tables ... 
[11/15 12:24:53    135s] Summary of Active RC-Corners : 
[11/15 12:24:53    135s]  
[11/15 12:24:53    135s]  Analysis View: fast_ff
[11/15 12:24:53    135s]     RC-Corner Name        : rc_corner_fast
[11/15 12:24:53    135s]     RC-Corner Index       : 0
[11/15 12:24:53    135s]     RC-Corner Temperature : -40 Celsius
[11/15 12:24:53    135s]     RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
[11/15 12:24:53    135s]     RC-Corner PreRoute Res Factor         : 1
[11/15 12:24:53    135s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 12:24:53    135s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 12:24:53    135s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 12:24:53    135s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 12:24:53    135s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 12:24:53    135s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 12:24:53    135s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/15 12:24:53    135s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/15 12:24:53    135s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 968 times net's RC data read were performed.
[11/15 12:24:53    135s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_corner_fast' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[11/15 12:24:53    135s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:53    135s] Initializing multi-corner resistance tables ...
[11/15 12:24:53    135s] *Info: initialize multi-corner CTS.
[11/15 12:24:53    135s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:24:53    135s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:24:53    135s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:24:53    135s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
[11/15 12:24:53    135s] Reading timing constraints file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.mmmcy0NkgJ/modes/timing_constraints/timing_constraints.sdc' ...
[11/15 12:24:53    135s] Current (total cpu=0:02:16, real=0:02:27, peak res=1219.3M, current mem=930.5M)
[11/15 12:24:53    135s] raifes_dtm
[11/15 12:24:53    135s] INFO (CTE): Constraints read successfully.
[11/15 12:24:53    135s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=939.4M, current mem=939.4M)
[11/15 12:24:53    135s] Current (total cpu=0:02:16, real=0:02:27, peak res=1219.3M, current mem=939.4M)
[11/15 12:24:53    135s] Reading latency file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.mmmcy0NkgJ/views/fast_ff/latency.sdc' ...
[11/15 12:24:53    135s] Creating Cell Server ...(0, 1, 1, 1)
[11/15 12:24:53    135s] Summary for sequential cells identification: 
[11/15 12:24:53    135s]   Identified SBFF number: 21
[11/15 12:24:53    135s]   Identified MBFF number: 0
[11/15 12:24:53    135s]   Identified SB Latch number: 0
[11/15 12:24:53    135s]   Identified MB Latch number: 0
[11/15 12:24:53    135s]   Not identified SBFF number: 0
[11/15 12:24:53    135s]   Not identified MBFF number: 0
[11/15 12:24:53    135s]   Not identified SB Latch number: 0
[11/15 12:24:53    135s]   Not identified MB Latch number: 0
[11/15 12:24:53    135s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:53    135s] Total number of combinational cells: 111
[11/15 12:24:53    135s] Total number of sequential cells: 26
[11/15 12:24:53    135s] Total number of tristate cells: 3
[11/15 12:24:53    135s] Total number of level shifter cells: 0
[11/15 12:24:53    135s] Total number of power gating cells: 0
[11/15 12:24:53    135s] Total number of isolation cells: 0
[11/15 12:24:53    135s] Total number of power switch cells: 0
[11/15 12:24:53    135s] Total number of pulse generator cells: 0
[11/15 12:24:53    135s] Total number of always on buffers: 0
[11/15 12:24:53    135s] Total number of retention cells: 0
[11/15 12:24:53    135s] List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
[11/15 12:24:53    135s] Total number of usable buffers: 6
[11/15 12:24:53    135s] List of unusable buffers:
[11/15 12:24:53    135s] Total number of unusable buffers: 0
[11/15 12:24:53    135s] List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
[11/15 12:24:53    135s] Total number of usable inverters: 6
[11/15 12:24:53    135s] List of unusable inverters:
[11/15 12:24:53    135s] Total number of unusable inverters: 0
[11/15 12:24:53    135s] List of identified usable delay cells:
[11/15 12:24:53    135s] Total number of identified usable delay cells: 0
[11/15 12:24:53    135s] List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
[11/15 12:24:53    135s] Creating Cell Server, finished. 
[11/15 12:24:53    135s] 
[11/15 12:24:53    135s] Total number of identified unusable delay cells: 7
[11/15 12:24:53    135s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[11/15 12:24:53    135s] Deleting Cell Server ...
[11/15 12:24:53    135s] @file(pr_easy.tcl) 129: time_design -post_route -report_dir ./SignOff_fast/
[11/15 12:24:53    136s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:53    136s] Extraction called for design 'raifes_dtm' of instances=1242 and nets=971 using extraction engine 'post_route' at effort level 'low' .
[11/15 12:24:53    136s] post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
[11/15 12:24:53    136s] RC Extraction called in multi-corner(1) mode.
[11/15 12:24:53    136s] Process corner(s) are loaded.
[11/15 12:24:53    136s]  Corner: rc_corner_fast
[11/15 12:24:53    136s] extractDetailRC Option : -outfile /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d -maxResLength 200  -extended
[11/15 12:24:53    136s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[11/15 12:24:53    136s]       RC Corner Indexes            0   
[11/15 12:24:53    136s] Capacitance Scaling Factor   : 1.00000 
[11/15 12:24:53    136s] Coupling Cap. Scaling Factor : 1.00000 
[11/15 12:24:53    136s] Resistance Scaling Factor    : 1.00000 
[11/15 12:24:53    136s] Clock Cap. Scaling Factor    : 1.00000 
[11/15 12:24:53    136s] Clock Res. Scaling Factor    : 1.00000 
[11/15 12:24:53    136s] Shrink Factor                : 1.00000
[11/15 12:24:53    136s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:53    136s] Initializing multi-corner resistance tables ...
[11/15 12:24:53    136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1333.6M)
[11/15 12:24:53    136s] Creating parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for storing RC.
[11/15 12:24:53    136s] Extracted 10.0205% (CPU Time= 0:00:00.0  MEM= 1377.7M)
[11/15 12:24:53    136s] Extracted 20.0169% (CPU Time= 0:00:00.0  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 40.0217% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 50.0181% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 60.0145% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 70.0229% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 80.0193% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] Extracted 90.0157% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:53    136s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:53    136s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1409.7M)
[11/15 12:24:54    136s] Number of Extracted Resistors     : 13593
[11/15 12:24:54    136s] Number of Extracted Ground Cap.   : 14544
[11/15 12:24:54    136s] Number of Extracted Coupling Cap. : 0
[11/15 12:24:54    136s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1377.648M)
[11/15 12:24:54    136s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:54    136s] processing rcdb (/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d) for hinst (top) of cell (raifes_dtm);
[11/15 12:24:54    136s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:54    136s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:54    136s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1377.648M)
[11/15 12:24:54    136s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1377.648M)
[11/15 12:24:54    136s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:54    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1428.0M
[11/15 12:24:54    136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1428.0M
[11/15 12:24:54    136s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1428.0M
[11/15 12:24:54    136s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1430.0M
[11/15 12:24:54    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1430.0M
[11/15 12:24:54    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1430.0M
[11/15 12:24:54    136s] AAE DB initialization (MEM=1449.12 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/15 12:24:54    136s] #################################################################################
[11/15 12:24:54    136s] # Design Stage: PostRoute
[11/15 12:24:54    136s] # Design Name: raifes_dtm
[11/15 12:24:54    136s] # Design Mode: 180nm
[11/15 12:24:54    136s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:54    136s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:54    136s] # Signoff Settings: SI Off 
[11/15 12:24:54    136s] #################################################################################
[11/15 12:24:54    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1449.1M, InitMEM = 1449.1M)
[11/15 12:24:54    136s] Calculate delays in Single mode...
[11/15 12:24:54    136s] Start delay calculation (fullDC) (8 T). (MEM=1465.32)
[11/15 12:24:54    136s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:54    136s] Initializing multi-corner resistance tables ...
[11/15 12:24:54    136s] siFlow : Timing analysis mode is single, using late cdB files
[11/15 12:24:54    136s] Start AAE Lib Loading. (MEM=1465.32)
[11/15 12:24:54    136s] End AAE Lib Loading. (MEM=1474.86 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 12:24:54    136s] End AAE Lib Interpolated Model. (MEM=1474.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:54    136s] First Iteration Infinite Tw... 
[11/15 12:24:54    136s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:54    136s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1474.9M)
[11/15 12:24:54    136s] AAE_INFO: 8 threads acquired from CTE.
[11/15 12:24:54    137s] Total number of fetched objects 968
[11/15 12:24:54    137s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:54    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:54    137s] End delay calculation. (MEM=1785.18 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:54    137s] End delay calculation (fullDC). (MEM=1759.64 CPU=0:00:00.6 REAL=0:00:00.0)
[11/15 12:24:54    137s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1759.6M) ***
[11/15 12:24:54    137s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:02:18 mem=1759.6M)
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:55    137s] 
[11/15 12:24:55    137s] ------------------------------------------------------------
[11/15 12:24:55    137s]          time_design Summary                             
[11/15 12:24:55    137s] ------------------------------------------------------------
[11/15 12:24:55    137s] 
[11/15 12:24:55    137s] Setup views included:
[11/15 12:24:55    137s]  fast_ff 
[11/15 12:24:55    137s] 
[11/15 12:24:55    137s] +--------------------+---------+---------+---------+
[11/15 12:24:55    137s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:55    137s] +--------------------+---------+---------+---------+
[11/15 12:24:55    137s] |           WNS (ns):| 14.608  | 19.188  | 14.608  |
[11/15 12:24:55    137s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:55    137s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:55    137s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:55    137s] +--------------------+---------+---------+---------+
[11/15 12:24:55    137s] 
[11/15 12:24:55    137s] +----------------+-------------------------------+------------------+
[11/15 12:24:55    137s] |                |              Real             |       Total      |
[11/15 12:24:55    137s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:55    137s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:55    137s] +----------------+------------------+------------+------------------+
[11/15 12:24:55    137s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:55    137s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:55    137s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:55    137s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:55    137s] +----------------+------------------+------------+------------------+
[11/15 12:24:55    137s] 
[11/15 12:24:55    137s] Density: 91.790%
[11/15 12:24:55    137s]        (100.000% with Fillers)
[11/15 12:24:55    137s] ------------------------------------------------------------
[11/15 12:24:55    137s] Reported timing to dir ./SignOff_fast/
[11/15 12:24:55    137s] Total CPU time: 1.99 sec
[11/15 12:24:55    137s] Total Real time: 2.0 sec
[11/15 12:24:55    137s] Total Memory Usage: 1529.78125 Mbytes
[11/15 12:24:55    137s] @file(pr_easy.tcl) 130: time_design -post_route -hold -report_dir ./SignOff_fast/
[11/15 12:24:55    137s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:56    137s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:56    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1506.3M
[11/15 12:24:56    138s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1506.3M
[11/15 12:24:56    138s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1506.3M
[11/15 12:24:56    138s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1528.3M
[11/15 12:24:56    138s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1528.3M
[11/15 12:24:56    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1528.3M
[11/15 12:24:56    138s] #################################################################################
[11/15 12:24:56    138s] # Design Stage: PostRoute
[11/15 12:24:56    138s] # Design Name: raifes_dtm
[11/15 12:24:56    138s] # Design Mode: 180nm
[11/15 12:24:56    138s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:56    138s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:56    138s] # Signoff Settings: SI Off 
[11/15 12:24:56    138s] #################################################################################
[11/15 12:24:56    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 1526.3M, InitMEM = 1526.3M)
[11/15 12:24:56    138s] Calculate delays in Single mode...
[11/15 12:24:56    138s] Start delay calculation (fullDC) (8 T). (MEM=1542.54)
[11/15 12:24:56    138s] End AAE Lib Interpolated Model. (MEM=1542.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:56    138s] Total number of fetched objects 968
[11/15 12:24:56    138s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:56    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:56    138s] End delay calculation. (MEM=1813.78 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:56    138s] End delay calculation (fullDC). (MEM=1813.78 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:24:56    138s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1813.8M) ***
[11/15 12:24:56    138s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:19 mem=1813.8M)
[11/15 12:24:56    138s] 
[11/15 12:24:56    138s] ------------------------------------------------------------
[11/15 12:24:56    138s]          time_design Summary                             
[11/15 12:24:56    138s] ------------------------------------------------------------
[11/15 12:24:56    138s] 
[11/15 12:24:56    138s] Hold  views included:
[11/15 12:24:56    138s]  fast_ff 
[11/15 12:24:56    138s] 
[11/15 12:24:56    138s] +--------------------+---------+---------+---------+
[11/15 12:24:56    138s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:24:56    138s] +--------------------+---------+---------+---------+
[11/15 12:24:56    138s] |           WNS (ns):|  0.425  |  0.425  |  0.000  |
[11/15 12:24:56    138s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:56    138s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:56    138s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:24:56    138s] +--------------------+---------+---------+---------+
[11/15 12:24:56    138s] 
[11/15 12:24:56    138s] Density: 91.790%
[11/15 12:24:56    138s]        (100.000% with Fillers)
[11/15 12:24:56    138s] ------------------------------------------------------------
[11/15 12:24:56    138s] Reported timing to dir ./SignOff_fast/
[11/15 12:24:56    138s] Total CPU time: 1.02 sec
[11/15 12:24:56    138s] Total Real time: 1.0 sec
[11/15 12:24:56    138s] Total Memory Usage: 1444.257812 Mbytes
[11/15 12:24:56    138s] @file(pr_easy.tcl) 131: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_fast
[11/15 12:24:56    138s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/15 12:24:56    138s] #################################################################################
[11/15 12:24:56    138s] # Design Stage: PostRoute
[11/15 12:24:56    138s] # Design Name: raifes_dtm
[11/15 12:24:56    138s] # Design Mode: 180nm
[11/15 12:24:56    138s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:56    138s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:56    138s] # Signoff Settings: SI Off 
[11/15 12:24:56    138s] #################################################################################
[11/15 12:24:56    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 1444.3M, InitMEM = 1444.3M)
[11/15 12:24:56    138s] Start delay calculation (fullDC) (8 T). (MEM=1452.48)
[11/15 12:24:56    139s] End AAE Lib Interpolated Model. (MEM=1452.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:56    139s] Total number of fetched objects 968
[11/15 12:24:56    139s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:56    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:56    139s] End delay calculation. (MEM=1766.8 CPU=0:00:00.3 REAL=0:00:00.0)
[11/15 12:24:56    139s] End delay calculation (fullDC). (MEM=1766.8 CPU=0:00:00.5 REAL=0:00:00.0)
[11/15 12:24:56    139s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1766.8M) ***
[11/15 12:24:56    139s] @file(pr_easy.tcl) 133: set_analysis_view -setup { typical } -hold  { typical }
[11/15 12:24:56    139s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'slow_ss' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:24:56    139s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:24:57    139s] Extraction setup Started 
[11/15 12:24:57    139s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/15 12:24:57    139s] Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
[11/15 12:24:57    139s] Cap table was created using Encounter 05.20-s274_1.
[11/15 12:24:57    139s] Process name: L035MAX.
[11/15 12:24:57    139s] Importing multi-corner RC tables ... 
[11/15 12:24:57    139s] Summary of Active RC-Corners : 
[11/15 12:24:57    139s]  
[11/15 12:24:57    139s]  Analysis View: typical
[11/15 12:24:57    139s]     RC-Corner Name        : rc_corner_typ
[11/15 12:24:57    139s]     RC-Corner Index       : 0
[11/15 12:24:57    139s]     RC-Corner Temperature : 25 Celsius
[11/15 12:24:57    139s]     RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
[11/15 12:24:57    139s]     RC-Corner PreRoute Res Factor         : 1
[11/15 12:24:57    139s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 12:24:57    139s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 12:24:57    139s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 12:24:57    139s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 12:24:57    139s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 12:24:57    139s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 12:24:57    139s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/15 12:24:57    139s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/15 12:24:57    139s] Closing parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d'. 968 times net's RC data read were performed.
[11/15 12:24:57    139s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_corner_typ' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[11/15 12:24:57    139s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:57    139s] Initializing multi-corner resistance tables ...
[11/15 12:24:57    139s] *Info: initialize multi-corner CTS.
[11/15 12:24:57    139s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
[11/15 12:24:57    139s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
[11/15 12:24:57    139s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
[11/15 12:24:57    139s] **WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
[11/15 12:24:57    140s] Reading timing constraints file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/.mmmcBOkYWE/modes/timing_constraints/timing_constraints.sdc' ...
[11/15 12:24:57    140s] Current (total cpu=0:02:20, real=0:02:31, peak res=1219.3M, current mem=940.2M)
[11/15 12:24:57    140s] raifes_dtm
[11/15 12:24:57    140s] INFO (CTE): Constraints read successfully.
[11/15 12:24:57    140s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=949.2M, current mem=949.2M)
[11/15 12:24:57    140s] Current (total cpu=0:02:20, real=0:02:31, peak res=1219.3M, current mem=949.2M)
[11/15 12:24:57    140s] Creating Cell Server ...(0, 1, 1, 1)
[11/15 12:24:57    140s] Summary for sequential cells identification: 
[11/15 12:24:57    140s]   Identified SBFF number: 21
[11/15 12:24:57    140s]   Identified MBFF number: 0
[11/15 12:24:57    140s]   Identified SB Latch number: 0
[11/15 12:24:57    140s]   Identified MB Latch number: 0
[11/15 12:24:57    140s]   Not identified SBFF number: 0
[11/15 12:24:57    140s]   Not identified MBFF number: 0
[11/15 12:24:57    140s]   Not identified SB Latch number: 0
[11/15 12:24:57    140s]   Not identified MB Latch number: 0
[11/15 12:24:57    140s]   Number of sequential cells which are not FFs: 5
[11/15 12:24:57    140s] Total number of combinational cells: 111
[11/15 12:24:57    140s] Total number of sequential cells: 26
[11/15 12:24:57    140s] Total number of tristate cells: 3
[11/15 12:24:57    140s] Total number of level shifter cells: 0
[11/15 12:24:57    140s] Total number of power gating cells: 0
[11/15 12:24:57    140s] Total number of isolation cells: 0
[11/15 12:24:57    140s] Total number of power switch cells: 0
[11/15 12:24:57    140s] Total number of pulse generator cells: 0
[11/15 12:24:57    140s] Total number of always on buffers: 0
[11/15 12:24:57    140s] Total number of retention cells: 0
[11/15 12:24:57    140s] List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
[11/15 12:24:57    140s] Total number of usable buffers: 6
[11/15 12:24:57    140s] List of unusable buffers:
[11/15 12:24:57    140s] Total number of unusable buffers: 0
[11/15 12:24:57    140s] List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
[11/15 12:24:57    140s] Total number of usable inverters: 6
[11/15 12:24:57    140s] List of unusable inverters:
[11/15 12:24:57    140s] Total number of unusable inverters: 0
[11/15 12:24:57    140s] List of identified usable delay cells:
[11/15 12:24:57    140s] Total number of identified usable delay cells: 0
[11/15 12:24:57    140s] List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC [11/15 12:24:57    140s] Creating Cell Server, finished. 
[11/15 12:24:57    140s] 
DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
[11/15 12:24:57    140s] Total number of identified unusable delay cells: 7
[11/15 12:24:57    140s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[11/15 12:24:57    140s] Deleting Cell Server ...
[11/15 12:24:57    140s] @file(pr_easy.tcl) 134: time_design -post_route -report_dir ./SignOff_typical/
[11/15 12:24:57    140s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:57    140s] Extraction called for design 'raifes_dtm' of instances=1242 and nets=971 using extraction engine 'post_route' at effort level 'low' .
[11/15 12:24:57    140s] post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
[11/15 12:24:57    140s] RC Extraction called in multi-corner(1) mode.
[11/15 12:24:57    140s] Process corner(s) are loaded.
[11/15 12:24:57    140s]  Corner: rc_corner_typ
[11/15 12:24:57    140s] extractDetailRC Option : -outfile /tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d -maxResLength 200  -extended
[11/15 12:24:57    140s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[11/15 12:24:57    140s]       RC Corner Indexes            0   
[11/15 12:24:57    140s] Capacitance Scaling Factor   : 1.00000 
[11/15 12:24:57    140s] Coupling Cap. Scaling Factor : 1.00000 
[11/15 12:24:57    140s] Resistance Scaling Factor    : 1.00000 
[11/15 12:24:57    140s] Clock Cap. Scaling Factor    : 1.00000 
[11/15 12:24:57    140s] Clock Res. Scaling Factor    : 1.00000 
[11/15 12:24:57    140s] Shrink Factor                : 1.00000
[11/15 12:24:57    140s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:57    140s] Initializing multi-corner resistance tables ...
[11/15 12:24:57    140s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1354.5M)
[11/15 12:24:57    140s] Creating parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for storing RC.
[11/15 12:24:57    140s] Extracted 10.0205% (CPU Time= 0:00:00.1  MEM= 1398.5M)
[11/15 12:24:57    140s] Extracted 20.0169% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 40.0217% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 50.0181% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 60.0145% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 70.0229% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 80.0193% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Extracted 90.0157% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:57    140s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1430.5M)
[11/15 12:24:57    140s] Number of Extracted Resistors     : 13593
[11/15 12:24:57    140s] Number of Extracted Ground Cap.   : 14544
[11/15 12:24:57    140s] Number of Extracted Coupling Cap. : 0
[11/15 12:24:57    140s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1398.508M)
[11/15 12:24:57    140s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:57    140s] processing rcdb (/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d) for hinst (top) of cell (raifes_dtm);
[11/15 12:24:58    140s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:58    140s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:58    140s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1398.508M)
[11/15 12:24:58    140s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1398.508M)
[11/15 12:24:58    140s] Effort level <high> specified for reg2reg path_group
[11/15 12:24:58    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1439.4M
[11/15 12:24:58    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1439.4M
[11/15 12:24:58    140s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1439.4M
[11/15 12:24:58    140s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1441.4M
[11/15 12:24:58    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1441.4M
[11/15 12:24:58    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1441.4M
[11/15 12:24:58    141s] AAE DB initialization (MEM=1460.44 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/15 12:24:58    141s] #################################################################################
[11/15 12:24:58    141s] # Design Stage: PostRoute
[11/15 12:24:58    141s] # Design Name: raifes_dtm
[11/15 12:24:58    141s] # Design Mode: 180nm
[11/15 12:24:58    141s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:24:58    141s] # Parasitics Mode: SPEF/RCDB
[11/15 12:24:58    141s] # Signoff Settings: SI Off 
[11/15 12:24:58    141s] #################################################################################
[11/15 12:24:58    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1460.4M, InitMEM = 1460.4M)
[11/15 12:24:58    141s] Calculate delays in Single mode...
[11/15 12:24:58    141s] Start delay calculation (fullDC) (8 T). (MEM=1476.64)
[11/15 12:24:58    141s] Initializing multi-corner capacitance tables ... 
[11/15 12:24:58    141s] Initializing multi-corner resistance tables ...
[11/15 12:24:58    141s] siFlow : Timing analysis mode is single, using late cdB files
[11/15 12:24:58    141s] Start AAE Lib Loading. (MEM=1476.64)
[11/15 12:24:58    141s] End AAE Lib Loading. (MEM=1486.18 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 12:24:58    141s] End AAE Lib Interpolated Model. (MEM=1486.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:58    141s] First Iteration Infinite Tw... 
[11/15 12:24:58    141s] Opening parasitic data file '/tmp/innovus_temp_27379_sx4_stanitzk_XEG8oy/raifes_dtm_27379_MX66UO.rcdb.d' for reading.
[11/15 12:24:58    141s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1486.2M)
[11/15 12:24:58    141s] AAE_INFO: 8 threads acquired from CTE.
[11/15 12:24:58    141s] Total number of fetched objects 968
[11/15 12:24:58    141s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:24:58    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:24:58    141s] End delay calculation. (MEM=1779.43 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:24:58    141s] End delay calculation (fullDC). (MEM=1753.89 CPU=0:00:00.6 REAL=0:00:00.0)
[11/15 12:24:58    141s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1753.9M) ***
[11/15 12:24:58    141s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:02:22 mem=1753.9M)
[11/15 12:24:58    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    141s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:24:59    142s] 
[11/15 12:24:59    142s] ------------------------------------------------------------
[11/15 12:24:59    142s]          time_design Summary                             
[11/15 12:24:59    142s] ------------------------------------------------------------
[11/15 12:24:59    142s] 
[11/15 12:24:59    142s] Setup views included:
[11/15 12:24:59    142s]  typical 
[11/15 12:24:59    142s] 
[11/15 12:24:59    142s] +--------------------+---------+---------+---------+
[11/15 12:24:59    142s] |     Setup mode     |   all   | reg2reg | default |
[11/15 12:24:59    142s] +--------------------+---------+---------+---------+
[11/15 12:24:59    142s] |           WNS (ns):| 14.502  | 19.283  | 14.502  |
[11/15 12:24:59    142s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:24:59    142s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:24:59    142s] |          All Paths:|   503   |   461   |   88    |
[11/15 12:24:59    142s] +--------------------+---------+---------+---------+
[11/15 12:24:59    142s] 
[11/15 12:24:59    142s] +----------------+-------------------------------+------------------+
[11/15 12:24:59    142s] |                |              Real             |       Total      |
[11/15 12:24:59    142s] |    DRVs        +------------------+------------+------------------|
[11/15 12:24:59    142s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/15 12:24:59    142s] +----------------+------------------+------------+------------------+
[11/15 12:24:59    142s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:59    142s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/15 12:24:59    142s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:59    142s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/15 12:24:59    142s] +----------------+------------------+------------+------------------+
[11/15 12:24:59    142s] 
[11/15 12:24:59    142s] Density: 91.790%
[11/15 12:24:59    142s]        (100.000% with Fillers)
[11/15 12:24:59    142s] ------------------------------------------------------------
[11/15 12:24:59    142s] Reported timing to dir ./SignOff_typical/
[11/15 12:24:59    142s] Total CPU time: 1.85 sec
[11/15 12:24:59    142s] Total Real time: 2.0 sec
[11/15 12:24:59    142s] Total Memory Usage: 1535.828125 Mbytes
[11/15 12:24:59    142s] @file(pr_easy.tcl) 135: time_design -post_route -hold -report_dir ./SignOff_typical/
[11/15 12:24:59    142s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/15 12:24:59    142s] Effort level <high> specified for reg2reg path_group
[11/15 12:25:00    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1511.1M
[11/15 12:25:00    142s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1511.1M
[11/15 12:25:00    142s] OPERPROF:     Starting RoutingBlockageFromWrireViaStBox at level 3, MEM:1511.1M
[11/15 12:25:00    142s] OPERPROF:     Finished RoutingBlockageFromWrireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1533.1M
[11/15 12:25:00    142s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1533.1M
[11/15 12:25:00    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1533.1M
[11/15 12:25:00    142s] #################################################################################
[11/15 12:25:00    142s] # Design Stage: PostRoute
[11/15 12:25:00    142s] # Design Name: raifes_dtm
[11/15 12:25:00    142s] # Design Mode: 180nm
[11/15 12:25:00    142s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:25:00    142s] # Parasitics Mode: SPEF/RCDB
[11/15 12:25:00    142s] # Signoff Settings: SI Off 
[11/15 12:25:00    142s] #################################################################################
[11/15 12:25:00    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 1531.1M, InitMEM = 1531.1M)
[11/15 12:25:00    142s] Calculate delays in Single mode...
[11/15 12:25:00    142s] Start delay calculation (fullDC) (8 T). (MEM=1547.33)
[11/15 12:25:00    142s] End AAE Lib Interpolated Model. (MEM=1547.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:25:00    142s] Total number of fetched objects 968
[11/15 12:25:00    142s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:25:00    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:25:00    142s] End delay calculation. (MEM=1820.57 CPU=0:00:00.2 REAL=0:00:00.0)
[11/15 12:25:00    142s] End delay calculation (fullDC). (MEM=1820.57 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:25:00    142s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1820.6M) ***
[11/15 12:25:00    142s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:23 mem=1820.6M)
[11/15 12:25:00    143s] 
[11/15 12:25:00    143s] ------------------------------------------------------------
[11/15 12:25:00    143s]          time_design Summary                             
[11/15 12:25:00    143s] ------------------------------------------------------------
[11/15 12:25:00    143s] 
[11/15 12:25:00    143s] Hold  views included:
[11/15 12:25:00    143s]  typical 
[11/15 12:25:00    143s] 
[11/15 12:25:00    143s] +--------------------+---------+---------+---------+
[11/15 12:25:00    143s] |     Hold mode      |   all   | reg2reg | default |
[11/15 12:25:00    143s] +--------------------+---------+---------+---------+
[11/15 12:25:00    143s] |           WNS (ns):|  0.425  |  0.425  |  0.000  |
[11/15 12:25:00    143s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/15 12:25:00    143s] |    Violating Paths:|    0    |    0    |    0    |
[11/15 12:25:00    143s] |          All Paths:|   461   |   461   |    0    |
[11/15 12:25:00    143s] +--------------------+---------+---------+---------+
[11/15 12:25:00    143s] 
[11/15 12:25:00    143s] Density: 91.790%
[11/15 12:25:00    143s]        (100.000% with Fillers)
[11/15 12:25:00    143s] ------------------------------------------------------------
[11/15 12:25:00    143s] Reported timing to dir ./SignOff_typical/
[11/15 12:25:00    143s] Total CPU time: 1.02 sec
[11/15 12:25:00    143s] Total Real time: 1.0 sec
[11/15 12:25:00    143s] Total Memory Usage: 1458.34375 Mbytes
[11/15 12:25:00    143s] @file(pr_easy.tcl) 136: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_typical
[11/15 12:25:00    143s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/15 12:25:00    143s] #################################################################################
[11/15 12:25:00    143s] # Design Stage: PostRoute
[11/15 12:25:00    143s] # Design Name: raifes_dtm
[11/15 12:25:00    143s] # Design Mode: 180nm
[11/15 12:25:00    143s] # Analysis Mode: MMMC Non-OCV 
[11/15 12:25:00    143s] # Parasitics Mode: SPEF/RCDB
[11/15 12:25:00    143s] # Signoff Settings: SI Off 
[11/15 12:25:00    143s] #################################################################################
[11/15 12:25:00    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 1458.4M, InitMEM = 1458.4M)
[11/15 12:25:00    143s] Start delay calculation (fullDC) (8 T). (MEM=1466.56)
[11/15 12:25:00    143s] End AAE Lib Interpolated Model. (MEM=1466.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:25:00    143s] Total number of fetched objects 968
[11/15 12:25:00    143s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/15 12:25:00    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 12:25:00    143s] End delay calculation. (MEM=1723.65 CPU=0:00:00.4 REAL=0:00:00.0)
[11/15 12:25:00    143s] End delay calculation (fullDC). (MEM=1723.65 CPU=0:00:00.6 REAL=0:00:00.0)
[11/15 12:25:00    143s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1723.7M) ***
[11/15 12:25:00    143s] @file(pr_easy.tcl) 138: report_messages > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.messages
[11/15 12:25:00    144s] @file(pr_easy.tcl) 140: set_db / .write_def_include_lef_vias true
[11/15 12:25:00    144s] @file(pr_easy.tcl) 141: set_db / .write_def_include_lef_ndr true
[11/15 12:25:00    144s] @file(pr_easy.tcl) 143: write_netlist ./${RESULT_DIRpr}/${TOP_CELL_NAME}.v
[11/15 12:25:00    144s] Writing Netlist "./results/raifes_dtm.v" ...
[11/15 12:25:00    144s] @file(pr_easy.tcl) 144: write_netlist  -include_phys_cells { DECAP4 DECAP8 DECAP16 } ./${RESULT_DIRpr}/${TOP_CELL_NAME}_with_decap.v
[11/15 12:25:00    144s] Writing Netlist "./results/raifes_dtm_with_decap.v" ...
[11/15 12:25:00    144s] @file(pr_easy.tcl) 145: write_netlist -include_phys_inst ./${RESULT_DIRpr}/${TOP_CELL_NAME}_with_filler.v 
[11/15 12:25:00    144s] Writing Netlist "./results/raifes_dtm_with_filler.v" ...
[11/15 12:25:00    144s] Pwr name (\vddd! ).
[11/15 12:25:00    144s] Gnd name (\gndd! ).
[11/15 12:25:00    144s] 1 Pwr names and 1 Gnd names.
[11/15 12:25:00    144s] @file(pr_easy.tcl) 146: write_def -used_via -routing -scan_chain ./${RESULT_DIRpr}/${TOP_CELL_NAME}.def
[11/15 12:25:00    144s] Writing DEF file './results/raifes_dtm.def', current time is Thu Nov 15 12:25:00 2018 ...
[11/15 12:25:00    144s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/15 12:25:00    144s] **WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set_db write_def_lef_out_version 5.8".
[11/15 12:25:00    144s] Type 'man IMPDF-1008' for more detail.
[11/15 12:25:00    144s] DEF file './results/raifes_dtm.def' is written, current time is Thu Nov 15 12:25:00 2018 ...
[11/15 12:25:00    144s] @file(pr_easy.tcl) 147: write_db ./SAVED_STATE/
[11/15 12:25:00    144s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 12:25:00    144s] The in-memory database contained RC information but was not saved. To save 
[11/15 12:25:00    144s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[11/15 12:25:00    144s] so it should only be saved when it is really desired.
[11/15 12:25:00    144s] #% Begin save design ... (date=11/15 12:25:00, mem=1097.5M)
[11/15 12:25:00    144s] % Begin Save ccopt configuration ... (date=11/15 12:25:00, mem=1097.6M)
[11/15 12:25:01    144s] % End Save ccopt configuration ... (date=11/15 12:25:00, total cpu=0:00:00.0, real=0:00:01.0, peak res=1098.5M, current mem=1098.5M)
[11/15 12:25:01    144s] % Begin Save netlist data ... (date=11/15 12:25:01, mem=1098.5M)
[11/15 12:25:01    144s] Writing Binary DB to ./SAVED_STATE/.tmp/raifes_dtm.v.bin in multi-threaded mode...
[11/15 12:25:01    144s] % End Save netlist data ... (date=11/15 12:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1099.7M, current mem=1099.7M)
[11/15 12:25:01    144s] Saving symbol-table file in separate thread ...
[11/15 12:25:01    144s] Saving congestion map file in separate thread ...
[11/15 12:25:01    144s] Saving congestion map file ./SAVED_STATE/.tmp/raifes_dtm.route.congmap.gz ...
[11/15 12:25:01    144s] % Begin Save AAE data ... (date=11/15 12:25:01, mem=1099.8M)
[11/15 12:25:01    144s] Saving AAE Data ...
[11/15 12:25:01    144s] % End Save AAE data ... (date=11/15 12:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1099.9M, current mem=1099.9M)
[11/15 12:25:01    144s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:25:01    144s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:25:01    144s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'slow_ss' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:25:01    144s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'fast_ff' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[11/15 12:25:01    144s] % Begin Save clock tree data ... (date=11/15 12:25:01, mem=1100.2M)
[11/15 12:25:01    144s] % End Save clock tree data ... (date=11/15 12:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.2M, current mem=1100.2M)
[11/15 12:25:01    144s] Saving preference file ./SAVED_STATE/.tmp/gui.pref.tcl ...
[11/15 12:25:01    144s] Saving mode setting ...
[11/15 12:25:01    144s] Saving root attributes to be loaded post write_db ...
[11/15 12:25:01    144s] Saving global file ...
[11/15 12:25:01    144s] Saving root attributes to be loaded previous write_db ...
[11/15 12:25:01    144s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:25:01    144s] Saving Drc markers ...
[11/15 12:25:01    144s] ... No Drc file written since there is no markers found.
[11/15 12:25:01    144s] % Begin Save routing data ... (date=11/15 12:25:01, mem=1113.2M)
[11/15 12:25:01    144s] Saving route file ...
[11/15 12:25:01    144s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:25:01    144s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1745.6M) ***
[11/15 12:25:01    144s] % End Save routing data ... (date=11/15 12:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.3M, current mem=1113.3M)
[11/15 12:25:01    144s] Saving floorplan file in separate thread ...
[11/15 12:25:01    144s] Saving PG Conn file in separate thread ...
[11/15 12:25:01    144s] Saving placement file in separate thread ...
[11/15 12:25:01    144s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/15 12:25:01    144s] Save Adaptive View Pruing View Names to Binary file
[11/15 12:25:01    144s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1765.7M) ***
[11/15 12:25:02    144s] pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
[11/15 12:25:02    144s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[11/15 12:25:02    144s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[11/15 12:25:02    144s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/15 12:25:02    144s] Saving property file ./SAVED_STATE/.tmp/raifes_dtm.prop
[11/15 12:25:02    144s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1765.6M) ***
[11/15 12:25:02    144s] #Saving pin access data to file ./SAVED_STATE/.tmp/raifes_dtm.apa ...
[11/15 12:25:02    144s] #
[11/15 12:25:02    144s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/15 12:25:02    144s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/15 12:25:02    144s] % Begin Save power constraints data ... (date=11/15 12:25:02, mem=1113.8M)
[11/15 12:25:02    144s] % End Save power constraints data ... (date=11/15 12:25:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.9M, current mem=1113.9M)
[11/15 12:25:02    144s] 'find: /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/prINNO/SAVED_STATE.tmp: No such file or directory'.
[11/15 12:25:02    144s] 'error renaming "./SAVED_STATE/.tmp": no such file or directory'.
[11/15 12:25:02    144s] 
[11/15 12:25:02    144s] *** Summary of all messages that are not suppressed in this session:
[11/15 12:25:02    144s] Severity  ID               Count  Summary                                  
[11/15 12:25:02    144s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[11/15 12:25:02    144s] *** Message Summary: 2 warning(s), 0 error(s)
[11/15 12:25:02    144s] 
[11/15 12:25:02    144s] @file(pr_easy.tcl) 148: write_lef_library ./${RESULT_DIRpr}/${TOP_CELL_NAME}.lef
[11/15 12:25:02    144s] Writing LEF information from Innovus to file './results/raifes_dtm.lef'.
[11/15 12:25:02    144s] @file(pr_easy.tcl) 150: set_metal_fill -layer {1 2 3 4} -border_spacing 30 -decrement 2 -max_density 60 -min_density 40 -max_width 10 -max_length 10
[11/15 12:25:02    144s] @file(pr_easy.tcl) 151: add_metal_fill -square_shape
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '0'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '2'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '0'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '2'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '0'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '2'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '0'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[11/15 12:25:02    144s] **WARN: (from .metalfill_27379.conf) Unknown option '2'!
[11/15 12:25:02    144s] **WARN: (IMPMF-126):	Layer [4] has smaller min_width(800) than the value in LEF file. Program default change to (1440)
[11/15 12:25:02    144s] **WARN: (IMPMF-139):	Layer [4] Active spacing(800) should be greater than min_space in LEF File. Program default change to (1400).
[11/15 12:25:02    144s] ************************
[11/15 12:25:02    144s] Timing Aware on 
[11/15 12:25:02    144s] P/G Nets: 2
[11/15 12:25:02    144s] Signal Nets: 964
[11/15 12:25:02    144s] Clock Nets: 5
[11/15 12:25:02    144s] ************************
[11/15 12:25:02    144s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:02    145s] Density calculation ...... Slot :   0 of   1 Thread : 0
[11/15 12:25:02    145s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:02    145s] Density calculation ...... Slot :   0 of   1 Thread : 0
[11/15 12:25:03    145s] End of Density Calculation : cpu time : 0:00:00.6, real time : 0:00:01.0, peak mem : 1745.64 megs
[11/15 12:25:03    145s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:03    145s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[11/15 12:25:03    145s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:03    146s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:03    146s] Multi-CPU acceleration using 8 CPU(s).
[11/15 12:25:04    146s] End metal filling: cpu:  0:00:01.5,  real:  0:00:02.0,  peak mem:  1745.64  megs.
[11/15 12:25:04    146s] @file(pr_easy.tcl) 152: write_def -used_via -routing -scan_chain ./${RESULT_DIRpr}/${TOP_CELL_NAME}_metal_fill.def
[11/15 12:25:04    146s] Writing DEF file './results/raifes_dtm_metal_fill.def', current time is Thu Nov 15 12:25:04 2018 ...
[11/15 12:25:04    146s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/15 12:25:04    146s] **WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set_db write_def_lef_out_version 5.8".
[11/15 12:25:04    146s] Type 'man IMPDF-1008' for more detail.
[11/15 12:25:04    146s] DEF file './results/raifes_dtm_metal_fill.def' is written, current time is Thu Nov 15 12:25:04 2018 ...
[11/15 12:25:04    146s] #@ End verbose source pr_easy.tcl
[11/15 12:25:04    146s] @innovus 2> gui_fit 
[11/15 12:57:14    163s] @innovus 3> gui_zoom -rect 147.091 -14.239 177.877 8.081
[11/15 12:57:16    163s] @innovus 4> gui_fit 
[11/15 12:57:17    163s] @innovus 5> 
[11/15 12:57:20    163s] --------------------------------------------------------------------------------
[11/15 12:57:20    163s] Exiting Innovus on Thu Nov 15 12:57:20 2018
[11/15 12:57:20    163s]   Total CPU time:     0:02:59
[11/15 12:57:20    163s]   Total real time:    0:34:55
[11/15 12:57:20    163s]   Peak memory (main): 1126.88MB
[11/15 12:57:20    163s] 
[11/15 12:57:20    163s] 
[11/15 12:57:20    163s] *** Memory Usage v#1 (Current mem = 1755.645M, initial mem = 268.430M) ***
[11/15 12:57:20    163s] 
[11/15 12:57:20    163s] *** Summary of all messages that are not suppressed in this session:
[11/15 12:57:20    163s] Severity  ID               Count  Summary                                  
[11/15 12:57:20    163s] WARNING   IMPDF-1008           2  The routing has wire-patches (that requi...
[11/15 12:57:20    163s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[11/15 12:57:20    163s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/15 12:57:20    163s] WARNING   IMPFP-3961          10  The techSite '%s' has no related standar...
[11/15 12:57:20    163s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[11/15 12:57:20    163s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/15 12:57:20    163s] WARNING   IMPEXT-3503          2  The corner setup has changed in the MMMC...
[11/15 12:57:20    163s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/15 12:57:20    163s] WARNING   IMPVL-159          292  Pin '%s' of cell '%s' is defined in LEF ...
[11/15 12:57:20    163s] WARNING   IMPVFG-198         100  Area to be verified is small to see any ...
[11/15 12:57:20    163s] WARNING   IMPMF-139            1  Layer [%d] Active spacing(%d) should be ...
[11/15 12:57:20    163s] WARNING   IMPMF-126            1  Layer [%d] has smaller min_width(%d) tha...
[11/15 12:57:20    163s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[11/15 12:57:20    163s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[11/15 12:57:20    163s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[11/15 12:57:20    163s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/15 12:57:20    163s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/15 12:57:20    163s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/15 12:57:20    163s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 12:57:20    163s] WARNING   IMPOPT-7139          7  'setExtractRCMode -coupled false' has be...
[11/15 12:57:20    163s] WARNING   IMPCCOPT-1182        5  The cts_clock_gating_cells attribute has...
[11/15 12:57:20    163s] WARNING   IMPCCOPT-5046        5  Net '%s' in clock tree '%s' has existing...
[11/15 12:57:20    163s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[11/15 12:57:20    163s] WARNING   IMPCCOPT-1260      115  The skew target of %s for %s is too smal...
[11/15 12:57:20    163s] WARNING   IMPCTE-104           7  The constraint mode of this inactive vie...
[11/15 12:57:20    163s] WARNING   IMPTCM-19            1  Command '%s' is obsolete and will be rem...
[11/15 12:57:20    163s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[11/15 12:57:20    163s] WARNING   SDF-808              3  The software is currently operating in a...
[11/15 12:57:20    163s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/15 12:57:20    163s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[11/15 12:57:20    163s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/15 12:57:20    163s] WARNING   TECHLIB-604         20  Operating condition library '%s' not fou...
[11/15 12:57:20    163s] *** Message Summary: 614 warning(s), 2 error(s)
[11/15 12:57:20    163s] 
[11/15 12:57:20    163s] --- Ending "Innovus" (totcpu=0:02:44, real=0:34:54, mem=1755.6M) ---
