{"sha": "3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2I1ZGUzY2I3MWUwNzcxZWU1ZjFhYmU4OGFkNjNlNzYxMzY5OWI2Ng==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2017-01-26T03:21:49Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2017-01-26T03:21:49Z"}, "message": "vsx-elemrev-4.c: Change expected code generation to accept D-mode memory accesses.\n\n2017-01-25  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* gcc.target/powerpc/vsx-elemrev-4.c: Change expected code\n\tgeneration to accept D-mode memory accesses.\n\nFrom-SVN: r244916", "tree": {"sha": "565543f8c6df5230adbea666e3df871e7b8ff8e7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/565543f8c6df5230adbea666e3df871e7b8ff8e7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3b5de3cb71e0771ee5f1abe88ad63e7613699b66/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f95129c12f944c7be668d81ff464856aeaa59376", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f95129c12f944c7be668d81ff464856aeaa59376", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f95129c12f944c7be668d81ff464856aeaa59376"}], "stats": {"total": 12, "additions": 10, "deletions": 2}, "files": [{"sha": "99bec45d5a758ae8c92eb8be8494e3b9cd67faa2", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3b5de3cb71e0771ee5f1abe88ad63e7613699b66/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3b5de3cb71e0771ee5f1abe88ad63e7613699b66/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "patch": "@@ -1,3 +1,8 @@\n+2017-01-25  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* gcc.target/powerpc/vsx-elemrev-4.c: Change expected code\n+\tgeneration to accept D-mode memory accesses.\n+\n 2017-01-25  Martin Sebor  <msebor@redhat.com>\n \n \tPR c++/71290"}, {"sha": "f40946353e48277d89ddf17f74aac3e8b635daed", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-elemrev-4.c", "status": "modified", "additions": 5, "deletions": 2, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3b5de3cb71e0771ee5f1abe88ad63e7613699b66/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-elemrev-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3b5de3cb71e0771ee5f1abe88ad63e7613699b66/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-elemrev-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-elemrev-4.c?ref=3b5de3cb71e0771ee5f1abe88ad63e7613699b66", "patch": "@@ -3,8 +3,11 @@\n /* { dg-options \"-mcpu=power9 -O0\" } */\n /* { dg-require-effective-target powerpc_p9vector_ok } */\n /* { dg-skip-if \"\" { powerpc*-*-aix* } { \"*\" } { \"\" } } */\n-/* { dg-final { scan-assembler-times \"lxvx\" 40 } } */\n-/* { dg-final { scan-assembler-times \"stxvx\" 40 } } */\n+\n+/* Following will match either lxv or lxvx, either stxv or stxvx.\n+   This is purposeful as either is fine.  */\n+/* { dg-final { scan-assembler-times \"lxv\" 40 } } */\n+/* { dg-final { scan-assembler-times \"stxv\" 40 } } */\n \n #include <altivec.h>\n "}]}