
*** Running vivado
    with args -log design_1_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 325.457 ; gain = 81.465
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [c:/SharedProjects/ROMake8_0/ROMake8_0.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/SharedProjects/ROMake8_0/ROMake8_0.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/SharedProjects/ROMake8_0/ROMake8_0.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [c:/SharedProjects/ROMake8_0/ROMake8_0.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 365.156 ; gain = 121.164
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 365.156 ; gain = 121.164
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 709.281 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 709.281 ; gain = 465.289
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 709.281 ; gain = 465.289
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 709.281 ; gain = 465.289
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 709.281 ; gain = 465.289
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 709.281 ; gain = 465.289
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 739.563 ; gain = 495.570
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 740.566 ; gain = 496.574
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 749.707 ; gain = 505.715
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 779.855 ; gain = 536.785
