

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Sun Dec  8 18:16:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    161|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    221|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_287_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln203_2_fu_315_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_3_fu_346_p2  |     +    |      0|  0|  11|           9|           9|
    |add_ln203_fu_240_p2    |     +    |      0|  0|  15|           8|           8|
    |i_fu_180_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_226_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_277_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_1_fu_265_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_2_fu_340_p2  |     -    |      0|  0|  11|           9|           9|
    |sub_ln203_fu_210_p2    |     -    |      0|  0|  15|           7|           7|
    |icmp_ln215_fu_174_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln216_fu_220_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln217_fu_271_p2   |   icmp   |      0|  0|  11|           5|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 161|          85|          78|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_141  |   9|          2|    3|          6|
    |j_0_reg_152  |   9|          2|    3|          6|
    |k_0_reg_163  |   9|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   12|         28|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln203_3_reg_407    |  9|   0|    9|          0|
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_0_reg_141            |  3|   0|    3|          0|
    |i_reg_361              |  3|   0|    3|          0|
    |j_0_reg_152            |  3|   0|    3|          0|
    |j_reg_375              |  3|   0|    3|          0|
    |k_0_reg_163            |  5|   0|    5|          0|
    |k_reg_393              |  5|   0|    5|          0|
    |sext_ln203_reg_366     |  7|   0|    8|          1|
    |sub_ln203_1_reg_385    |  8|   0|   11|          3|
    |trunc_ln203_1_reg_403  |  2|   0|    2|          0|
    |zext_ln203_2_reg_380   |  3|   0|    9|          6|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 56|   0|   66|         10|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_start             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_done              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_idle              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_ready             | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|input_V_address0     | out |   10|  ap_memory |        input_V       |     array    |
|input_V_ce0          | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0           |  in |   38|  ap_memory |        input_V       |     array    |
|output_0_V_address0  | out |    8|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d0        | out |   38|  ap_memory |      output_0_V      |     array    |
|output_1_V_address0  | out |    8|  ap_memory |      output_1_V      |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_we0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_d0        | out |   38|  ap_memory |      output_1_V      |     array    |
|output_2_V_address0  | out |    8|  ap_memory |      output_2_V      |     array    |
|output_2_V_ce0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_we0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_d0        | out |   38|  ap_memory |      output_2_V      |     array    |
|output_3_V_address0  | out |    8|  ap_memory |      output_3_V      |     array    |
|output_3_V_ce0       | out |    1|  ap_memory |      output_3_V      |     array    |
|output_3_V_we0       | out |    1|  ap_memory |      output_3_V      |     array    |
|output_3_V_d0        | out |   38|  ap_memory |      output_3_V      |     array    |
+---------------------+-----+-----+------------+----------------------+--------------+

