#define _LOCATION_FOR_GPIO_ACTIVE(NAME) __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__##NAME
#define _LOCATION_FOR_GPIO_INACTIVE(NAME) __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__##NAME
#define _PORT_FOR_GPIO_SET(NAME) __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__##NAME
#define _NUMBER_FOR_GPIO_SET(NAME) __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__##NAME
#define _PORT_FOR_GPIO_READ(NAME) __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__##NAME
#define _NUMBER_FOR_GPIO_READ(NAME) __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__##NAME
#define _ACTIVE_FOR_GPIO_READ(NAME) __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__##NAME
#define _ADC_FOR_GPIO_ANALOG(NAME) __MACRO_OVERLOAD___ADC_FOR_GPIO_ANALOG__##NAME
#define _CHANNEL_NUMBER_FOR_GPIO_ANALOG(NAME) __MACRO_OVERLOAD___CHANNEL_NUMBER_FOR_GPIO_ANALOG__##NAME
#if TARGET_NAME_IS_SandboxNucleoH533RE
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2 = USART2_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 1;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    extern void PendSV_Handler(void);
    extern void SVC_Handler(void);
    extern void SysTick_Handler(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            SVC_Handler                  , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            PendSV_Handler               , // [ -2] PendSV
            SysTick_Handler              , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_PendSV(...) extern void INTERRUPT_PendSV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_SVCall(...) extern void INTERRUPT_SVCall(__VA_ARGS__)
    #define INTERRUPT_SysTick(...) extern void INTERRUPT_SysTick(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_DemoI2C
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2  = USART2_IRQn,
        NVICInterrupt_I2C1_EV = I2C1_EV_IRQn,
        NVICInterrupt_I2C1_ER = I2C1_ER_IRQn,
        NVICInterrupt_I2C2_EV = I2C2_EV_IRQn,
        NVICInterrupt_I2C2_ER = I2C2_ER_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 5;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_I2C1_ER(void);
    extern void INTERRUPT_I2C1_EV(void);
    extern void INTERRUPT_I2C2_ER(void);
    extern void INTERRUPT_I2C2_EV(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_I2C1_EV            , // [ 51] I2C1_EV
            INTERRUPT_I2C1_ER            , // [ 52] I2C1_ER
            INTERRUPT_I2C2_EV            , // [ 53] I2C2_EV
            INTERRUPT_I2C2_ER            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_I2C1_ER(...) extern void INTERRUPT_I2C1_ER(__VA_ARGS__)
    #define INTERRUPT_I2C1_EV(...) extern void INTERRUPT_I2C1_EV(__VA_ARGS__)
    #define INTERRUPT_I2C2_ER(...) extern void INTERRUPT_I2C2_ER(__VA_ARGS__)
    #define INTERRUPT_I2C2_EV(...) extern void INTERRUPT_I2C2_EV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__queen_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__queen_clock 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__queen_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__queen_data B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__queen_data 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__queen_data
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__bee_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__bee_clock 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__bee_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__bee_data B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__bee_data 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__bee_data
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET
        (
            GPIOB, OTYPER,
            OT6  , true  ,
            OT7  , true  ,
            OT10 , true  ,
            OT12 , true  ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_SET
        (
            GPIOB , PUPDR,
            PUPD6 , 0b01 ,
            PUPD7 , 0b01 ,
            PUPD10, 0b01 ,
            PUPD12, 0b01 ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOB->AFR[0],
            AFSEL6   , 4            ,
            AFSEL7   , 4            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOB->AFR[1],
            AFSEL10  , 4            ,
            AFSEL12  , 4            ,
        );
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOB , MODER,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE10, 0b10 ,
            MODE12, 0b10 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C1_EV] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C1_ER] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 2 && 2 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C2_EV] = 2 << __NVIC_PRIO_BITS;
        static_assert(0 <= 2 && 2 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C2_ER] = 2 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        //////////////////////////////////// I2C1 ////////////////////////////////////



        #define STPY_I2C1_KERNEL_SOURCE 0b11
        #define STPY_I2C1_PRESC 7
        #define STPY_I2C1_SCLH 250
        #define STPY_I2C1_SCLL 250
        #define STPY_I2C1_TIMEOUTR_TIMEOUTA 3905



        //////////////////////////////////// I2C2 ////////////////////////////////////



        #define STPY_I2C2_KERNEL_SOURCE 0b11
        #define STPY_I2C2_PRESC 7
        #define STPY_I2C2_SCLH 250
        #define STPY_I2C2_SCLL 250
        #define STPY_I2C2_TIMEOUTR_TIMEOUTA 3905

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_DemoTimer
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2  = USART2_IRQn,
        NVICInterrupt_TIM1_UP = TIM1_UP_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 2;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_TIM1_UP(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_TIM1_UP            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_TIM1_UP(...) extern void INTERRUPT_TIM1_UP(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__OC1 A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__OC1 8
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__OC1
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__OC1N A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__OC1N 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__OC1N
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
            AFSEL7   , 1            ,
        );
        CMSIS_WRITE(GPIO_AFRH, GPIOA->AFR[1], AFSEL8, 1);
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
            MODE7, 0b10 ,
            MODE8, 0b10 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_TIM1_UP] = 1 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM1_DIVIDER (239 - 1)
        #define STPY_TIM1_MODULATION (65377 - 1)

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_DemoTimekeeping
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2 = USART2_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 1;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM1_DIVIDER (250 - 1)

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_DemoSDMMC
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2 = USART2_IRQn,
        NVICInterrupt_SDMMC1 = SDMMC1_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 2;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_SDMMC1(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    extern void PendSV_Handler(void);
    extern void SVC_Handler(void);
    extern void SysTick_Handler(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            SVC_Handler                  , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            PendSV_Handler               , // [ -2] PendSV
            SysTick_Handler              , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_SDMMC1             , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_PendSV(...) extern void INTERRUPT_PendSV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_SDMMC1(...) extern void INTERRUPT_SDMMC1(__VA_ARGS__)
    #define INTERRUPT_SVCall(...) extern void INTERRUPT_SVCall(__VA_ARGS__)
    #define INTERRUPT_SysTick(...) extern void INTERRUPT_SysTick(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_cmd B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_cmd 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_cmd
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_d0 B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_d0 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_d0
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_d1 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_d1 9
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_d1
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_d2 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_d2 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_d2
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_d3 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_d3 11
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_d3
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_ck C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_ck 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_ck
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_SET
        (
            GPIOB   , OSPEEDR,
            OSPEED2 , 0b11   ,
            OSPEED13, 0b11   ,
        );
        CMSIS_SET
        (
            GPIOC   , OSPEEDR,
            OSPEED9 , 0b11   ,
            OSPEED10, 0b11   ,
            OSPEED11, 0b11   ,
            OSPEED12, 0b11   ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_WRITE(GPIO_AFRL, GPIOB->AFR[0], AFSEL2, 12);
        CMSIS_WRITE(GPIO_AFRH, GPIOB->AFR[1], AFSEL13, 12);
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOC->AFR[1],
            AFSEL9   , 12           ,
            AFSEL10  , 12           ,
            AFSEL11  , 12           ,
            AFSEL12  , 12           ,
        );
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOB , MODER,
            MODE2 , 0b10 ,
            MODE13, 0b10 ,
        );
        CMSIS_SET
        (
            GPIOC , MODER,
            MODE9 , 0b10 ,
            MODE10, 0b10 ,
            MODE11, 0b10 ,
            MODE12, 0b10 ,
            MODE13, 0b00 ,
        );



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_SDMMC1] = 1 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 3       ,
            PLL1RGE, 3       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 45 - 1  ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET
        (
            RCC    , PLL2CFGR,
            PLL2SRC, 0b01    ,
            PLL2M  , 3       ,
            PLL2RGE, 3       ,
            PLL2REN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL2DIVR,
            PLL2N, 45 - 1  ,
            PLL2R, 2 - 1   ,
        );
        CMSIS_SET
        (
            RCC   , CR  ,
            PLL1ON, true,
            PLL2ON, true,
        );
        while (!CMSIS_GET(RCC, CR, PLL1RDY));
        while (!CMSIS_GET(RCC, CR, PLL2RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 240



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM2_DIVIDER (240 - 1)



        /////////////////////////////////// SDMMC1 ///////////////////////////////////



        #define STPY_SDMMC1_KERNEL_SOURCE 0b1
        #define STPY_SDMMC1_INITIAL_DIVIDER 0x12c
        #define STPY_SDMMC1_INITIAL_DATATIME 20000
        #define STPY_SDMMC1_FULL_DIVIDER 0x005
        #define STPY_SDMMC1_FULL_DATATIME 1200000

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (240'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (240'000'000)
    #define STPY_PLL1P_CK      (240'000'000)
    #define STPY_PLL2R_CK      (240'000'000)
    #define STPY_PLL1_VCO_FREQ (480'000'000)
    #define STPY_PLL2_VCO_FREQ (480'000'000)
    #define STPY_APB1_CK       (240'000'000)
    #define STPY_APB2_CK       (240'000'000)
    #define STPY_APB3_CK       (240'000'000)
    #define STPY_SYS_CK        (240'000'000)
#endif
#if TARGET_NAME_IS_MainFlightComputer
#endif
#if TARGET_NAME_IS_MainFlightComputer_NUCLEO
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2  = USART2_IRQn,
        NVICInterrupt_I2C1_EV = I2C1_EV_IRQn,
        NVICInterrupt_I2C1_ER = I2C1_ER_IRQn,
        NVICInterrupt_USART3  = USART3_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 4;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_I2C1_ER(void);
    extern void INTERRUPT_I2C1_EV(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_USART3(void);
    extern void INTERRUPT_UsageFault(void);
    extern void PendSV_Handler(void);
    extern void SVC_Handler(void);
    extern void SysTick_Handler(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            SVC_Handler                  , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            PendSV_Handler               , // [ -2] PendSV
            SysTick_Handler              , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_I2C1_EV            , // [ 51] I2C1_EV
            INTERRUPT_I2C1_ER            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_USART3             , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_I2C1_ER(...) extern void INTERRUPT_I2C1_ER(__VA_ARGS__)
    #define INTERRUPT_I2C1_EV(...) extern void INTERRUPT_I2C1_EV(__VA_ARGS__)
    #define INTERRUPT_PendSV(...) extern void INTERRUPT_PendSV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_SVCall(...) extern void INTERRUPT_SVCall(__VA_ARGS__)
    #define INTERRUPT_SysTick(...) extern void INTERRUPT_SysTick(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_USART3(...) extern void INTERRUPT_USART3(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vehicle_inteface_i2c_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vehicle_inteface_i2c_clock 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vehicle_inteface_i2c_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vehicle_inteface_i2c_data B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vehicle_inteface_i2c_data 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vehicle_inteface_i2c_data
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vn100_uart B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vn100_uart 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vn100_uart
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET
        (
            GPIOB, OTYPER,
            OT6  , true  ,
            OT7  , true  ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_SET
        (
            GPIOB, PUPDR,
            PUPD6, 0b01 ,
            PUPD7, 0b01 ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOB->AFR[0],
            AFSEL6   , 4            ,
            AFSEL7   , 4            ,
        );
        CMSIS_WRITE(GPIO_AFRH, GPIOB->AFR[1], AFSEL10, 7);
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOB , MODER,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE10, 0b10 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C1_EV] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C1_ER] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 2 && 2 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART3] = 2 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// USART3 ///////////////////////////////////



        #define STPY_USART3_KERNEL_SOURCE 0b000
        #define STPY_USART3_BAUD_DIVIDER 625



        //////////////////////////////////// I2C1 ////////////////////////////////////



        #define STPY_I2C1_KERNEL_SOURCE 0b11
        #define STPY_I2C1_PRESC 0
        #define STPY_I2C1_SCLH 200
        #define STPY_I2C1_SCLL 200
        #define STPY_I2C1_TIMEOUTR_TIMEOUTA 3905

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_VehicleFlightComputer_R1
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2  = USART2_IRQn,
        NVICInterrupt_SDMMC1  = SDMMC1_IRQn,
        NVICInterrupt_USART1  = USART1_IRQn,
        NVICInterrupt_USART3  = USART3_IRQn,
        NVICInterrupt_I2C3_EV = I2C3_EV_IRQn,
        NVICInterrupt_I2C3_ER = I2C3_ER_IRQn,
        NVICInterrupt_TIM1_UP = TIM1_UP_IRQn,
        NVICInterrupt_TIM8_UP = TIM8_UP_IRQn,
        NVICInterrupt_SPI2    = SPI2_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 9;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_I2C3_ER(void);
    extern void INTERRUPT_I2C3_EV(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_SDMMC1(void);
    extern void INTERRUPT_SPI2(void);
    extern void INTERRUPT_TIM1_UP(void);
    extern void INTERRUPT_TIM8_UP(void);
    extern void INTERRUPT_USART1(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_USART3(void);
    extern void INTERRUPT_UsageFault(void);
    extern void PendSV_Handler(void);
    extern void SVC_Handler(void);
    extern void SysTick_Handler(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            SVC_Handler                  , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            PendSV_Handler               , // [ -2] PendSV
            SysTick_Handler              , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_TIM1_UP            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_SPI2               , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_USART1             , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_USART3             , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_TIM8_UP            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_SDMMC1             , // [ 79] SDMMC1
            INTERRUPT_I2C3_EV            , // [ 80] I2C3_EV
            INTERRUPT_I2C3_ER            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_I2C3_ER(...) extern void INTERRUPT_I2C3_ER(__VA_ARGS__)
    #define INTERRUPT_I2C3_EV(...) extern void INTERRUPT_I2C3_EV(__VA_ARGS__)
    #define INTERRUPT_PendSV(...) extern void INTERRUPT_PendSV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_SDMMC1(...) extern void INTERRUPT_SDMMC1(__VA_ARGS__)
    #define INTERRUPT_SPI2(...) extern void INTERRUPT_SPI2(__VA_ARGS__)
    #define INTERRUPT_SVCall(...) extern void INTERRUPT_SVCall(__VA_ARGS__)
    #define INTERRUPT_SysTick(...) extern void INTERRUPT_SysTick(__VA_ARGS__)
    #define INTERRUPT_TIM1_UP(...) extern void INTERRUPT_TIM1_UP(__VA_ARGS__)
    #define INTERRUPT_TIM8_UP(...) extern void INTERRUPT_TIM8_UP(__VA_ARGS__)
    #define INTERRUPT_USART1(...) extern void INTERRUPT_USART1(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_USART3(...) extern void INTERRUPT_USART3(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_channel_red GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_channel_red GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_channel_red C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_channel_red 0
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_channel_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_channel_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_channel_green C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_channel_green 1
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_channel_blue GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_channel_blue GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_channel_blue A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_channel_blue 0
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__serial_reset GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__serial_reset GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__serial_reset E
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__serial_reset 10
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__serial_rx D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__serial_rx 11
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__serial_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__serial_tx D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__serial_tx 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__serial_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__buzzer A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__buzzer 5
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__buzzer
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_cmd D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_cmd 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_cmd
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_data_0 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_data_0 8
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_data_0
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_data_1 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_data_1 9
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_data_1
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_data_2 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_data_2 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_data_2
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_data_3 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_data_3 11
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_data_3
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sd_clock C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sd_clock 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sd_clock
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__battery_allowed GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__battery_allowed GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__battery_allowed D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__battery_allowed 0
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__openmv_spi_nss B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__openmv_spi_nss 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__openmv_spi_nss
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__openmv_spi_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__openmv_spi_clock 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__openmv_spi_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__openmv_spi_mosi C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__openmv_spi_mosi 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__openmv_spi_mosi
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__openmv_spi_miso C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__openmv_spi_miso 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__openmv_spi_miso
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__openmv_spi_ready D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__openmv_spi_ready 5
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__openmv_spi_ready
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__openmv_reset GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__openmv_reset GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__openmv_reset B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__openmv_reset 2
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_spi_nss B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_spi_nss 8
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_spi_nss
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_spi_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_spi_clock 1
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_spi_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_spi_mosi B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_spi_mosi 5
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_spi_mosi
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_spi_miso B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_spi_miso 0
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_spi_miso
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_spi_ready E
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_spi_ready 0
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_spi_ready
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__esp32_reset GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__esp32_reset GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__esp32_reset E
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__esp32_reset 8
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__motor_uart_tx B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__motor_uart_tx 14
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__motor_uart_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__motor_uart_rx B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__motor_uart_rx 15
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__motor_uart_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sensor_i2c_data B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sensor_i2c_data 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sensor_i2c_data
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__sensor_i2c_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__sensor_i2c_clock 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__sensor_i2c_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vehicle_interface_i2c_data D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vehicle_interface_i2c_data 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vehicle_interface_i2c_data
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vehicle_interface_i2c_clock D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vehicle_interface_i2c_clock 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vehicle_interface_i2c_clock
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__motor_disable GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__motor_disable GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__motor_disable A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__motor_disable 4
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__motor_step_x E
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__motor_step_x 9
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__motor_step_x
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__motor_step_y C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__motor_step_y 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__motor_step_y
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__motor_step_z E
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__motor_step_z 5
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__motor_step_z
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__motor_direction_x GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__motor_direction_x GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__motor_direction_x A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__motor_direction_x 9
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__motor_direction_y GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__motor_direction_y GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__motor_direction_y A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__motor_direction_y 8
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__motor_direction_z GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__motor_direction_z GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__motor_direction_z A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__motor_direction_z 10
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__lsm6dsv32x_chip_select GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__lsm6dsv32x_chip_select GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__lsm6dsv32x_chip_select D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__lsm6dsv32x_chip_select 15
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vn100_uart_tx D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vn100_uart_tx 8
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vn100_uart_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__vn100_uart_rx D
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__vn100_uart_rx 9
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__vn100_uart_rx
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
            GPIODEN, true   ,
            GPIOEEN, true   ,
            GPIOHEN, true   ,
        );
        CMSIS_SET(GPIOB, OTYPER, OT2, true);
        CMSIS_SET
        (
            GPIOD, OTYPER,
            OT6  , true  ,
            OT7  , true  ,
        );
        CMSIS_SET(GPIOE, OTYPER, OT8, true);
        CMSIS_SET
        (
            GPIOA, ODR  ,
            OD0  , true ,
            OD4  , false,
            OD8  , false,
            OD9  , false,
            OD10 , false,
        );
        CMSIS_SET(GPIOB, ODR, OD2, true);
        CMSIS_SET
        (
            GPIOC, ODR ,
            OD0  , true,
            OD1  , true,
        );
        CMSIS_SET
        (
            GPIOD, ODR  ,
            OD0  , false,
            OD15 , true ,
        );
        CMSIS_SET
        (
            GPIOE, ODR ,
            OD8  , true,
            OD10 , true,
        );
        CMSIS_SET(GPIOB, PUPDR, PUPD10, 0b01);
        CMSIS_SET(GPIOC, PUPDR, PUPD8, 0b01);
        CMSIS_SET(GPIOD, PUPDR, PUPD2, 0b01);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
            AFSEL5   , 3            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOB->AFR[0],
            AFSEL0   , 5            ,
            AFSEL1   , 4            ,
            AFSEL5   , 7            ,
            AFSEL6   , 4            ,
            AFSEL7   , 4            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOB->AFR[1],
            AFSEL8   , 6            ,
            AFSEL10  , 5            ,
            AFSEL12  , 5            ,
            AFSEL14  , 4            ,
            AFSEL15  , 4            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOC->AFR[0],
            AFSEL2   , 5            ,
            AFSEL3   , 5            ,
            AFSEL6   , 3            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOC->AFR[1],
            AFSEL8   , 12           ,
            AFSEL9   , 12           ,
            AFSEL10  , 12           ,
            AFSEL11  , 12           ,
            AFSEL12  , 12           ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOD->AFR[0],
            AFSEL2   , 12           ,
            AFSEL5   , 5            ,
            AFSEL6   , 4            ,
            AFSEL7   , 4            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOD->AFR[1],
            AFSEL8   , 7            ,
            AFSEL9   , 7            ,
            AFSEL11  , 8            ,
            AFSEL12  , 8            ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOE->AFR[0],
            AFSEL0   , 6            ,
            AFSEL5   , 4            ,
        );
        CMSIS_WRITE(GPIO_AFRH, GPIOE->AFR[1], AFSEL9, 1);
        CMSIS_SET
        (
            GPIOA , MODER,
            MODE0 , 0b01 ,
            MODE2 , 0b10 ,
            MODE3 , 0b10 ,
            MODE4 , 0b01 ,
            MODE5 , 0b10 ,
            MODE8 , 0b01 ,
            MODE9 , 0b01 ,
            MODE10, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOB , MODER,
            MODE0 , 0b10 ,
            MODE1 , 0b10 ,
            MODE2 , 0b01 ,
            MODE5 , 0b10 ,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE8 , 0b10 ,
            MODE10, 0b10 ,
            MODE12, 0b10 ,
            MODE14, 0b10 ,
            MODE15, 0b10 ,
        );
        CMSIS_SET
        (
            GPIOC , MODER,
            MODE0 , 0b01 ,
            MODE1 , 0b01 ,
            MODE2 , 0b10 ,
            MODE3 , 0b10 ,
            MODE6 , 0b10 ,
            MODE8 , 0b10 ,
            MODE9 , 0b10 ,
            MODE10, 0b10 ,
            MODE11, 0b10 ,
            MODE12, 0b10 ,
        );
        CMSIS_SET
        (
            GPIOD , MODER,
            MODE0 , 0b01 ,
            MODE2 , 0b10 ,
            MODE5 , 0b10 ,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE8 , 0b10 ,
            MODE9 , 0b10 ,
            MODE11, 0b10 ,
            MODE12, 0b10 ,
            MODE15, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOE , MODER,
            MODE0 , 0b10 ,
            MODE5 , 0b10 ,
            MODE8 , 0b01 ,
            MODE9 , 0b10 ,
            MODE10, 0b01 ,
        );



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_SDMMC1] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART1] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART3] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C3_EV] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C3_ER] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 2 && 2 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_TIM1_UP] = 2 << __NVIC_PRIO_BITS;
        static_assert(0 <= 3 && 3 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_TIM8_UP] = 3 << __NVIC_PRIO_BITS;
        static_assert(0 <= 4 && 4 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_SPI2] = 4 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
            PLL1QEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
            PLL1Q, 50 - 1  ,
        );
        CMSIS_SET
        (
            RCC    , PLL3CFGR,
            PLL3SRC, 0b01    ,
            PLL3M  , 3       ,
            PLL3RGE, 3       ,
            PLL3PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL3DIVR,
            PLL3N, 18 - 1  ,
            PLL3P, 80 - 1  ,
        );
        CMSIS_SET
        (
            RCC   , CR  ,
            PLL1ON, true,
            PLL3ON, true,
        );
        while (!CMSIS_GET(RCC, CR, PLL1RDY));
        while (!CMSIS_GET(RCC, CR, PLL3RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART1 ///////////////////////////////////



        #define STPY_USART1_KERNEL_SOURCE 0b000
        #define STPY_USART1_BAUD_DIVIDER 1250



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// USART3 ///////////////////////////////////



        #define STPY_USART3_KERNEL_SOURCE 0b000
        #define STPY_USART3_BAUD_DIVIDER 625



        //////////////////////////////////// I2C3 ////////////////////////////////////



        #define STPY_I2C3_KERNEL_SOURCE 0b11
        #define STPY_I2C3_PRESC 0
        #define STPY_I2C3_SCLH 200
        #define STPY_I2C3_SCLL 200
        #define STPY_I2C3_TIMEOUTR_TIMEOUTA 3905



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM1_DIVIDER (4 - 1)
        #define STPY_TIM1_MODULATION (62500 - 1)
        #define STPY_TIM2_DIVIDER (250 - 1)
        #define STPY_TIM8_DIVIDER (250 - 1)



        //////////////////////////////////// SPI2 ////////////////////////////////////



        #define STPY_SPI2_KERNEL_SOURCE 0b010
        #define STPY_SPI2_BYPASS_DIVIDER false
        #define STPY_SPI2_DIVIDER 0b001



        /////////////////////////////////// SDMMC1 ///////////////////////////////////



        #define STPY_SDMMC1_KERNEL_SOURCE 0b0
        #define STPY_SDMMC1_INITIAL_DIVIDER 0x032
        #define STPY_SDMMC1_INITIAL_DATATIME 5000
        #define STPY_SDMMC1_FULL_DIVIDER 0x005
        #define STPY_SDMMC1_FULL_DATATIME 50000

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1Q_CK      ( 10'000'000)
    #define STPY_PLL3P_CK      (  2'400'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_PLL3_VCO_FREQ (192'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       (250'000'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
#if TARGET_NAME_IS_VehicleFlightComputer_R2
#endif
#if TARGET_NAME_IS_DebugBoard
#endif
#if TARGET_NAME_IS_MainCameraSystem
#endif
#if TARGET_NAME_IS_DemoOVCAM
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2          = USART2_IRQn,
        NVICInterrupt_DCMI_PSSI       = DCMI_PSSI_IRQn,
        NVICInterrupt_GPDMA1_Channel7 = GPDMA1_Channel7_IRQn,
        NVICInterrupt_I2C2_EV         = I2C2_EV_IRQn,
        NVICInterrupt_I2C2_ER         = I2C2_ER_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 5;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_DCMI_PSSI(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_GPDMA1_Channel7(void);
    extern void INTERRUPT_I2C2_ER(void);
    extern void INTERRUPT_I2C2_EV(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_GPDMA1_Channel7    , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_I2C2_EV            , // [ 53] I2C2_EV
            INTERRUPT_I2C2_ER            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_DCMI_PSSI          , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_DCMI_PSSI(...) extern void INTERRUPT_DCMI_PSSI(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_GPDMA1_Channel7(...) extern void INTERRUPT_GPDMA1_Channel7(__VA_ARGS__)
    #define INTERRUPT_I2C2_ER(...) extern void INTERRUPT_I2C2_ER(__VA_ARGS__)
    #define INTERRUPT_I2C2_EV(...) extern void INTERRUPT_I2C2_EV(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y2 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y2 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y2
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y3 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y3 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y3
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y4 B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y4 15
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y4
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y5 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y5 9
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y6 C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y6 11
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y6
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y7 B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y7 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y7
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y8 B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y8 8
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y8
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_y9 B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_y9 4
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_y9
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_pixel_clock A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_pixel_clock 6
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_pixel_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_vsync B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_vsync 7
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_vsync
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_hsync A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_hsync 4
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_hsync
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__ovcam_power_down GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__ovcam_power_down GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__ovcam_power_down A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__ovcam_power_down 10
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__ovcam_reset GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__ovcam_reset GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__ovcam_reset C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__ovcam_reset 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_i2c_clock B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_i2c_clock 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_i2c_clock
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__ovcam_i2c_data B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__ovcam_i2c_data 12
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__ovcam_i2c_data
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET
        (
            GPIOB, OTYPER,
            OT10 , true  ,
            OT12 , true  ,
        );
        CMSIS_SET
        (
            GPIOA, ODR  ,
            OD5  , false,
            OD10 , true ,
        );
        CMSIS_SET(GPIOC, ODR, OD5, false);
        CMSIS_SET
        (
            GPIOB , PUPDR,
            PUPD10, 0b01 ,
            PUPD12, 0b01 ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
            AFSEL4   , 13           ,
            AFSEL6   , 13           ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOB->AFR[0],
            AFSEL4   , 13           ,
            AFSEL6   , 13           ,
            AFSEL7   , 13           ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOB->AFR[1],
            AFSEL8   , 13           ,
            AFSEL10  , 4            ,
            AFSEL12  , 4            ,
            AFSEL15  , 13           ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOC->AFR[0],
            AFSEL6   , 13           ,
            AFSEL7   , 13           ,
        );
        CMSIS_WRITE
        (
            GPIO_AFRH, GPIOC->AFR[1],
            AFSEL9   , 13           ,
            AFSEL11  , 13           ,
        );
        CMSIS_SET
        (
            GPIOA , MODER,
            MODE2 , 0b10 ,
            MODE3 , 0b10 ,
            MODE4 , 0b10 ,
            MODE5 , 0b01 ,
            MODE6 , 0b10 ,
            MODE10, 0b01 ,
        );
        CMSIS_SET
        (
            GPIOB , MODER,
            MODE4 , 0b10 ,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE8 , 0b10 ,
            MODE10, 0b10 ,
            MODE12, 0b10 ,
            MODE15, 0b10 ,
        );
        CMSIS_SET
        (
            GPIOC , MODER,
            MODE5 , 0b01 ,
            MODE6 , 0b10 ,
            MODE7 , 0b10 ,
            MODE9 , 0b10 ,
            MODE11, 0b10 ,
            MODE13, 0b00 ,
        );



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_DCMI_PSSI] = 1 << __NVIC_PRIO_BITS;
        static_assert(0 <= 2 && 2 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_GPDMA1_Channel7] = 2 << __NVIC_PRIO_BITS;
        static_assert(0 <= 3 && 3 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C2_EV] = 3 << __NVIC_PRIO_BITS;
        static_assert(0 <= 3 && 3 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_I2C2_ER] = 3 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 3       ,
            PLL1RGE, 3       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 45 - 1  ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 240



        //////////////////////////////////// I2C2 ////////////////////////////////////



        #define STPY_I2C2_KERNEL_SOURCE 0b11
        #define STPY_I2C2_PRESC 0
        #define STPY_I2C2_SCLH 200
        #define STPY_I2C2_SCLL 200
        #define STPY_I2C2_TIMEOUTR_TIMEOUTA 3905



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM2_DIVIDER (240 - 1)

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (240'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (240'000'000)
    #define STPY_PLL1P_CK      (240'000'000)
    #define STPY_PLL1_VCO_FREQ (480'000'000)
    #define STPY_APB1_CK       (240'000'000)
    #define STPY_APB2_CK       (240'000'000)
    #define STPY_APB3_CK       (240'000'000)
    #define STPY_SYS_CK        (240'000'000)
#endif
#if TARGET_NAME_IS_DemoAnalog
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2 = USART2_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 1;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_Default            , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___ADC_FOR_GPIO_ANALOG__analog_input_A ADC1
        #define __MACRO_OVERLOAD___CHANNEL_NUMBER_FOR_GPIO_ANALOG__analog_input_A 3
        #define __MACRO_OVERLOAD___ADC_FOR_GPIO_ANALOG__analog_input_B ADC1
        #define __MACRO_OVERLOAD___CHANNEL_NUMBER_FOR_GPIO_ANALOG__analog_input_B 7
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
            MODE6, 0b11 ,
            MODE7, 0b11 ,
        );
        CMSIS_SET(GPIOC, MODER, MODE13, 0b00);



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET
        (
            RCC    , PLL2CFGR,
            PLL2SRC, 0b01    ,
            PLL2M  , 4       ,
            PLL2RGE, 3       ,
            PLL2REN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL2DIVR,
            PLL2N, 25 - 1  ,
            PLL2R, 4 - 1   ,
        );
        CMSIS_SET
        (
            RCC   , CR  ,
            PLL1ON, true,
            PLL2ON, true,
        );
        while (!CMSIS_GET(RCC, CR, PLL1RDY));
        while (!CMSIS_GET(RCC, CR, PLL2RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b000 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// Analog ///////////////////////////////////



        CMSIS_SET(RCC, CCIPR5, ADCDACSEL, 0b010);
        CMSIS_SET(RCC, AHB2ENR, ADCEN, true);
        CMSIS_SET(ADC12_COMMON, CCR, PRESC, 0b0000);
        CMSIS_SET
        (
            ADC1    , CR   ,
            DEEPPWD , false,
            ADVREGEN, true ,
            ADEN    , true ,
        );
        while (!CMSIS_GET(ADC1, ISR, ADRDY));
        CMSIS_SET(ADC1, CR, ADCAL, true);
        while (!CMSIS_GET(ADC1, CR, ADCAL));

    }
    #define STPY_0                            (          0)
    #define STPY_CPU_CK                       (250'000'000)
    #define STPY_HSI_CK                       ( 32'000'000)
    #define STPY_HSI48_CK                     ( 48'000'000)
    #define STPY_CSI_CK                       (  4'000'000)
    #define STPY_AXI_AHB_CK                   (250'000'000)
    #define STPY_PLL1P_CK                     (250'000'000)
    #define STPY_PLL2R_CK                     ( 50'000'000)
    #define STPY_PLL1_VCO_FREQ                (500'000'000)
    #define STPY_PLL2_VCO_FREQ                (200'000'000)
    #define STPY_APB1_CK                      (250'000'000)
    #define STPY_APB2_CK                      (250'000'000)
    #define STPY_APB3_CK                      (250'000'000)
    #define STPY_SYS_CK                       (250'000'000)
    #define STPY_ANALOG_PREDIVIDER_KERNEL_CK  ( 50'000'000)
    #define STPY_ANALOG_POSTDIVIDER_KERNEL_CK ( 50'000'000)
#endif
#if TARGET_NAME_IS_TestESP32s
    enum NVICInterrupt : u32
    {
        NVICInterrupt_USART2 = USART2_IRQn,
        NVICInterrupt_USART3 = USART3_IRQn,
    };
    static constexpr u32 NVICInterrupt_COUNT = 2;
    extern void INTERRUPT_BusFault(void);
    extern void INTERRUPT_Default(void);
    extern void INTERRUPT_Reset(void);
    extern void INTERRUPT_USART2(void);
    extern void INTERRUPT_USART3(void);
    extern void INTERRUPT_UsageFault(void);
    void (* const INTERRUPT_VECTOR_TABLE[])(void) __attribute__((used, section(".INTERRUPT_VECTOR_TABLE"))) =
        {
            (void*) INITIAL_STACK_ADDRESS, // [-16] Initial Stack Address
            INTERRUPT_Reset              , // [-15] Reset
            INTERRUPT_Default            , // [-14] NonMaskableInt
            INTERRUPT_Default            , // [-13] HardFault
            INTERRUPT_Default            , // [-12] MemoryManagement
            INTERRUPT_BusFault           , // [-11] BusFault
            INTERRUPT_UsageFault         , // [-10] UsageFault
            INTERRUPT_Default            , // [ -9] SecureFault
            INTERRUPT_Default            , // [ -8] Reserved
            INTERRUPT_Default            , // [ -7] Reserved
            INTERRUPT_Default            , // [ -6] Reserved
            INTERRUPT_Default            , // [ -5] SVCall
            INTERRUPT_Default            , // [ -4] DebugMonitor
            INTERRUPT_Default            , // [ -3] Reserved
            INTERRUPT_Default            , // [ -2] PendSV
            INTERRUPT_Default            , // [ -1] SysTick
            INTERRUPT_Default            , // [  0] WWDG
            INTERRUPT_Default            , // [  1] PVD_AVD
            INTERRUPT_Default            , // [  2] RTC
            INTERRUPT_Default            , // [  3] RTC_S
            INTERRUPT_Default            , // [  4] TAMP
            INTERRUPT_Default            , // [  5] RAMCFG
            INTERRUPT_Default            , // [  6] FLASH
            INTERRUPT_Default            , // [  7] FLASH_S
            INTERRUPT_Default            , // [  8] GTZC
            INTERRUPT_Default            , // [  9] RCC
            INTERRUPT_Default            , // [ 10] RCC_S
            INTERRUPT_Default            , // [ 11] EXTI0
            INTERRUPT_Default            , // [ 12] EXTI1
            INTERRUPT_Default            , // [ 13] EXTI2
            INTERRUPT_Default            , // [ 14] EXTI3
            INTERRUPT_Default            , // [ 15] EXTI4
            INTERRUPT_Default            , // [ 16] EXTI5
            INTERRUPT_Default            , // [ 17] EXTI6
            INTERRUPT_Default            , // [ 18] EXTI7
            INTERRUPT_Default            , // [ 19] EXTI8
            INTERRUPT_Default            , // [ 20] EXTI9
            INTERRUPT_Default            , // [ 21] EXTI10
            INTERRUPT_Default            , // [ 22] EXTI11
            INTERRUPT_Default            , // [ 23] EXTI12
            INTERRUPT_Default            , // [ 24] EXTI13
            INTERRUPT_Default            , // [ 25] EXTI14
            INTERRUPT_Default            , // [ 26] EXTI15
            INTERRUPT_Default            , // [ 27] GPDMA1_Channel0
            INTERRUPT_Default            , // [ 28] GPDMA1_Channel1
            INTERRUPT_Default            , // [ 29] GPDMA1_Channel2
            INTERRUPT_Default            , // [ 30] GPDMA1_Channel3
            INTERRUPT_Default            , // [ 31] GPDMA1_Channel4
            INTERRUPT_Default            , // [ 32] GPDMA1_Channel5
            INTERRUPT_Default            , // [ 33] GPDMA1_Channel6
            INTERRUPT_Default            , // [ 34] GPDMA1_Channel7
            INTERRUPT_Default            , // [ 35] IWDG
            INTERRUPT_Default            , // [ 36] SAES
            INTERRUPT_Default            , // [ 37] ADC1
            INTERRUPT_Default            , // [ 38] DAC1
            INTERRUPT_Default            , // [ 39] FDCAN1_IT0
            INTERRUPT_Default            , // [ 40] FDCAN1_IT1
            INTERRUPT_Default            , // [ 41] TIM1_BRK
            INTERRUPT_Default            , // [ 42] TIM1_UP
            INTERRUPT_Default            , // [ 43] TIM1_TRG_COM
            INTERRUPT_Default            , // [ 44] TIM1_CC
            INTERRUPT_Default            , // [ 45] TIM2
            INTERRUPT_Default            , // [ 46] TIM3
            INTERRUPT_Default            , // [ 47] TIM4
            INTERRUPT_Default            , // [ 48] TIM5
            INTERRUPT_Default            , // [ 49] TIM6
            INTERRUPT_Default            , // [ 50] TIM7
            INTERRUPT_Default            , // [ 51] I2C1_EV
            INTERRUPT_Default            , // [ 52] I2C1_ER
            INTERRUPT_Default            , // [ 53] I2C2_EV
            INTERRUPT_Default            , // [ 54] I2C2_ER
            INTERRUPT_Default            , // [ 55] SPI1
            INTERRUPT_Default            , // [ 56] SPI2
            INTERRUPT_Default            , // [ 57] SPI3
            INTERRUPT_Default            , // [ 58] USART1
            INTERRUPT_USART2             , // [ 59] USART2
            INTERRUPT_USART3             , // [ 60] USART3
            INTERRUPT_Default            , // [ 61] UART4
            INTERRUPT_Default            , // [ 62] UART5
            INTERRUPT_Default            , // [ 63] LPUART1
            INTERRUPT_Default            , // [ 64] LPTIM1
            INTERRUPT_Default            , // [ 65] TIM8_BRK
            INTERRUPT_Default            , // [ 66] TIM8_UP
            INTERRUPT_Default            , // [ 67] TIM8_TRG_COM
            INTERRUPT_Default            , // [ 68] TIM8_CC
            INTERRUPT_Default            , // [ 69] ADC2
            INTERRUPT_Default            , // [ 70] LPTIM2
            INTERRUPT_Default            , // [ 71] TIM15
            INTERRUPT_Default            , // [ 72] Reserved
            INTERRUPT_Default            , // [ 73] Reserved
            INTERRUPT_Default            , // [ 74] USB_DRD_FS
            INTERRUPT_Default            , // [ 75] CRS
            INTERRUPT_Default            , // [ 76] UCPD1
            INTERRUPT_Default            , // [ 77] FMC
            INTERRUPT_Default            , // [ 78] OCTOSPI1
            INTERRUPT_Default            , // [ 79] SDMMC1
            INTERRUPT_Default            , // [ 80] I2C3_EV
            INTERRUPT_Default            , // [ 81] I2C3_ER
            INTERRUPT_Default            , // [ 82] SPI4
            INTERRUPT_Default            , // [ 83] Reserved
            INTERRUPT_Default            , // [ 84] Reserved
            INTERRUPT_Default            , // [ 85] USART6
            INTERRUPT_Default            , // [ 86] Reserved
            INTERRUPT_Default            , // [ 87] Reserved
            INTERRUPT_Default            , // [ 88] Reserved
            INTERRUPT_Default            , // [ 89] Reserved
            INTERRUPT_Default            , // [ 90] GPDMA2_Channel0
            INTERRUPT_Default            , // [ 91] GPDMA2_Channel1
            INTERRUPT_Default            , // [ 92] GPDMA2_Channel2
            INTERRUPT_Default            , // [ 93] GPDMA2_Channel3
            INTERRUPT_Default            , // [ 94] GPDMA2_Channel4
            INTERRUPT_Default            , // [ 95] GPDMA2_Channel5
            INTERRUPT_Default            , // [ 96] GPDMA2_Channel6
            INTERRUPT_Default            , // [ 97] GPDMA2_Channel7
            INTERRUPT_Default            , // [ 98] Reserved
            INTERRUPT_Default            , // [ 99] Reserved
            INTERRUPT_Default            , // [100] Reserved
            INTERRUPT_Default            , // [101] Reserved
            INTERRUPT_Default            , // [102] Reserved
            INTERRUPT_Default            , // [103] FPU
            INTERRUPT_Default            , // [104] ICACHE
            INTERRUPT_Default            , // [105] DCACHE1
            INTERRUPT_Default            , // [106] Reserved
            INTERRUPT_Default            , // [107] Reserved
            INTERRUPT_Default            , // [108] DCMI_PSSI
            INTERRUPT_Default            , // [109] FDCAN2_IT0
            INTERRUPT_Default            , // [110] FDCAN2_IT1
            INTERRUPT_Default            , // [111] Reserved
            INTERRUPT_Default            , // [112] Reserved
            INTERRUPT_Default            , // [113] DTS
            INTERRUPT_Default            , // [114] RNG
            INTERRUPT_Default            , // [115] OTFDEC1
            INTERRUPT_Default            , // [116] AES
            INTERRUPT_Default            , // [117] HASH
            INTERRUPT_Default            , // [118] PKA
            INTERRUPT_Default            , // [119] CEC
            INTERRUPT_Default            , // [120] TIM12
            INTERRUPT_Default            , // [121] Reserved
            INTERRUPT_Default            , // [122] Reserved
            INTERRUPT_Default            , // [123] I3C1_EV
            INTERRUPT_Default            , // [124] I3C1_ER
            INTERRUPT_Default            , // [125] Reserved
            INTERRUPT_Default            , // [126] Reserved
            INTERRUPT_Default            , // [127] Reserved
            INTERRUPT_Default            , // [128] Reserved
            INTERRUPT_Default            , // [129] Reserved
            INTERRUPT_Default            , // [130] Reserved
            INTERRUPT_Default            , // [131] I3C2_EV
            INTERRUPT_Default            , // [132] I3C2_ER
        };
    #define INTERRUPT_BusFault(...) extern void INTERRUPT_BusFault(__VA_ARGS__)
    #define INTERRUPT_Default(...) extern void INTERRUPT_Default(__VA_ARGS__)
    #define INTERRUPT_Reset(...) extern void INTERRUPT_Reset(__VA_ARGS__)
    #define INTERRUPT_USART2(...) extern void INTERRUPT_USART2(__VA_ARGS__)
    #define INTERRUPT_USART3(...) extern void INTERRUPT_USART3(__VA_ARGS__)
    #define INTERRUPT_UsageFault(...) extern void INTERRUPT_UsageFault(__VA_ARGS__)
    extern void
    STPY_init(void)
    {



        /////////////////////////////////// GPIOS ////////////////////////////////////



        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__led_green GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__led_green GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__led_green A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__led_green 5
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_tx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_tx 2
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__stlink_rx A
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__stlink_rx 3
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__stlink_rx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__button C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__button 13
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__button
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_tx B
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_tx 10
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_tx
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_READ__esp32_rx C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_READ__esp32_rx 4
        #define __MACRO_OVERLOAD___ACTIVE_FOR_GPIO_READ__esp32_rx
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_ACTIVE__debug GPIO_BSRR_BS
        #define __MACRO_OVERLOAD___LOCATION_FOR_GPIO_INACTIVE__debug GPIO_BSRR_BR
        #define __MACRO_OVERLOAD___PORT_FOR_GPIO_SET__debug C
        #define __MACRO_OVERLOAD___NUMBER_FOR_GPIO_SET__debug 2
        CMSIS_SET
        (
            RCC    , AHB2ENR,
            GPIOAEN, true   ,
            GPIOBEN, true   ,
            GPIOCEN, true   ,
        );
        CMSIS_SET(GPIOA, ODR, OD5, false);
        CMSIS_SET(GPIOC, ODR, OD2, false);
        CMSIS_WRITE
        (
            GPIO_AFRL, GPIOA->AFR[0],
            AFSEL2   , 7            ,
            AFSEL3   , 7            ,
        );
        CMSIS_WRITE(GPIO_AFRH, GPIOB->AFR[1], AFSEL10, 7);
        CMSIS_WRITE(GPIO_AFRL, GPIOC->AFR[0], AFSEL4, 7);
        CMSIS_SET
        (
            GPIOA, MODER,
            MODE2, 0b10 ,
            MODE3, 0b10 ,
            MODE5, 0b01 ,
        );
        CMSIS_SET(GPIOB, MODER, MODE10, 0b10);
        CMSIS_SET
        (
            GPIOC , MODER,
            MODE2 , 0b01 ,
            MODE4 , 0b10 ,
            MODE13, 0b00 ,
        );



        ///////////////////////////////// Interrupts /////////////////////////////////



        static_assert(0 <= 0 && 0 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART2] = 0 << __NVIC_PRIO_BITS;
        static_assert(0 <= 1 && 1 < (1 << __NVIC_PRIO_BITS));
        NVIC->IPR[NVICInterrupt_USART3] = 1 << __NVIC_PRIO_BITS;
        CMSIS_SET
        (
            SCB        , SHCSR,
            BUSFAULTENA, true ,
            MEMFAULTENA, true ,
            USGFAULTENA, true ,
        );



        /////////////////////////////////// Flash ////////////////////////////////////



        CMSIS_SET
        (
            FLASH     , ACR ,
            LATENCY   , 5   ,
            WRHIGHFREQ, 0b10,
        );
        while (CMSIS_GET(FLASH, ACR, LATENCY) != 5);
        while (CMSIS_GET(FLASH, ACR, WRHIGHFREQ) != 0b10);



        //////////////////////////////// Power Supply ////////////////////////////////



        CMSIS_SET
        (
            PWR   , SCCR ,
            LDOEN , true ,
            BYPASS, false,
        );
        CMSIS_SET(PWR, VOSCR, VOS, 0b11);
        while (CMSIS_GET(PWR, VOSSR, ACTVOS) != 0b11);
        while (!CMSIS_GET(PWR, VOSSR, ACTVOSRDY));



        //////////////////////// High-Speed-Internal (48MHz) /////////////////////////



        CMSIS_SET(RCC, CR, HSI48ON, true);
        while (!CMSIS_GET(RCC, CR, HSI48RDY));



        ////////////////////////// Clock-Security-Internal ///////////////////////////



        CMSIS_SET(RCC, CR, CSION, true);
        while (!CMSIS_GET(RCC, CR, CSIRDY));



        //////////////////////////////////// PLLs ////////////////////////////////////



        CMSIS_SET
        (
            RCC    , PLL1CFGR,
            PLL1SRC, 0b01    ,
            PLL1M  , 8       ,
            PLL1RGE, 2       ,
            PLL1PEN, true    ,
        );
        CMSIS_SET
        (
            RCC  , PLL1DIVR,
            PLL1N, 125 - 1 ,
            PLL1P, 2 - 1   ,
        );
        CMSIS_SET(RCC, CR, PLL1ON, true);
        while (!CMSIS_GET(RCC, CR, PLL1RDY));



        //////////////////////// System Clock Generation Unit ////////////////////////



        CMSIS_SET
        (
            RCC  , CFGR2 ,
            HPRE , 0b0000,
            PPRE1, 0b000 ,
            PPRE2, 0b110 ,
            PPRE3, 0b000 ,
        );
        CMSIS_SET(RCC, CFGR1, SW, 0b011);
        while (CMSIS_GET(RCC, CFGR1, SWS) != 0b011);



        /////////////////////////////////// USART2 ///////////////////////////////////



        #define STPY_USART2_KERNEL_SOURCE 0b000
        #define STPY_USART2_BAUD_DIVIDER 250



        /////////////////////////////////// USART3 ///////////////////////////////////



        #define STPY_USART3_KERNEL_SOURCE 0b000
        #define STPY_USART3_BAUD_DIVIDER 625



        /////////////////////////////////// Timers ///////////////////////////////////



        #define STPY_GLOBAL_TIMER_PRESCALER false
        #define STPY_TIM1_DIVIDER (62500 - 1)

    }
    #define STPY_0             (          0)
    #define STPY_CPU_CK        (250'000'000)
    #define STPY_HSI_CK        ( 32'000'000)
    #define STPY_HSI48_CK      ( 48'000'000)
    #define STPY_CSI_CK        (  4'000'000)
    #define STPY_AXI_AHB_CK    (250'000'000)
    #define STPY_PLL1P_CK      (250'000'000)
    #define STPY_PLL1_VCO_FREQ (500'000'000)
    #define STPY_APB1_CK       (250'000'000)
    #define STPY_APB2_CK       ( 31'250'000)
    #define STPY_APB3_CK       (250'000'000)
    #define STPY_SYS_CK        (250'000'000)
#endif
