Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 21 13:47:57 2021
| Host         : DESKTOP-O8T2GMT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             180 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             165 |           56 |
| Yes          | No                    | No                     |             472 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             307 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                     |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 |                                                                                                                                                                |                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/E[0]                                                                               |                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                  | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                    | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/DG/E[0]                                                                               | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/button/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/state_reg[4][0]                                                                    | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                       | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                2 |              6 |         3.00 |
| ~design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 |                                                                                                                                                                | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                          | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                2 |              7 |         3.50 |
| ~design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0                                                                |                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/state_reg[2][0]                                                                    | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                              | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/g0_b0_n_0                                                                             | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                             | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/DG/counter[0]_i_1_n_0                                      |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                4 |             21 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/axi_awaddr_reg[3]_0                                                                   | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aresetn_0                                          |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg00                                                                                        | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/sendDone_reg_0[0]                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | design_1_i/oled_control_0/inst/oled_control_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn_0                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                | design_1_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               12 |             42 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                     |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                     |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                |                                                                                                                                     |               59 |            179 |         3.03 |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


