
TimTime.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000915c  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001674  080092ec  080092ec  000192ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a960  0800a960  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800a960  0800a960  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a960  0800a960  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a960  0800a960  0001a960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a964  0800a964  0001a964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800a968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f8  20000068  0800a9d0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a60  0800a9d0  00020a60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002161a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003be9  00000000  00000000  000416b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  000452a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00027300  00000000  00000000  00046a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001c9a7  00000000  00000000  0006dd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000e593c  00000000  00000000  0008a6ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0017003b  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000015e0  00000000  00000000  00170090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006458  00000000  00000000  00171670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092d4 	.word	0x080092d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080092d4 	.word	0x080092d4

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2iz>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d215      	bcs.n	80009a2 <__aeabi_d2iz+0x36>
 8000976:	d511      	bpl.n	800099c <__aeabi_d2iz+0x30>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d912      	bls.n	80009a8 <__aeabi_d2iz+0x3c>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000992:	fa23 f002 	lsr.w	r0, r3, r2
 8000996:	bf18      	it	ne
 8000998:	4240      	negne	r0, r0
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d105      	bne.n	80009b4 <__aeabi_d2iz+0x48>
 80009a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	bf08      	it	eq
 80009ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <_Z11batteryReadv>:
#include "Battery.h"
#include "Global.h"
#include "stm32l4xx_hal.h"

float batteryRead()
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
    uint16_t averageReading = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	82fb      	strh	r3, [r7, #22]
    //uint8_t bufferPosition = 0;
    uint16_t readBuffer[8];

    HAL_ADC_Start(battADC);
 8000a66:	4b22      	ldr	r3, [pc, #136]	; (8000af0 <_Z11batteryReadv+0x94>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f004 fc7c 	bl	8005368 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(battADC, HAL_MAX_DELAY);
 8000a70:	4b1f      	ldr	r3, [pc, #124]	; (8000af0 <_Z11batteryReadv+0x94>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f004 fcd8 	bl	800542e <HAL_ADC_PollForConversion>
    for (int i=0; i<8; i++){
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	2b07      	cmp	r3, #7
 8000a86:	dc1b      	bgt.n	8000ac0 <_Z11batteryReadv+0x64>
        readBuffer[i] = HAL_ADC_GetValue(battADC);
 8000a88:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <_Z11batteryReadv+0x94>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f004 fd56 	bl	800553e <HAL_ADC_GetValue>
 8000a92:	4603      	mov	r3, r0
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	f107 0118 	add.w	r1, r7, #24
 8000a9e:	440b      	add	r3, r1
 8000aa0:	f823 2c18 	strh.w	r2, [r3, #-24]
        averageReading += readBuffer[i];
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	f107 0218 	add.w	r2, r7, #24
 8000aac:	4413      	add	r3, r2
 8000aae:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8000ab2:	8afb      	ldrh	r3, [r7, #22]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	82fb      	strh	r3, [r7, #22]
    for (int i=0; i<8; i++){
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	3301      	adds	r3, #1
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	e7e0      	b.n	8000a82 <_Z11batteryReadv+0x26>
    }
    batteryRemaining = (battPercent((averageReading / 8)));
 8000ac0:	8afb      	ldrh	r3, [r7, #22]
 8000ac2:	08db      	lsrs	r3, r3, #3
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 f816 	bl	8000af8 <_Z11battPercentt>
 8000acc:	eef0 7a40 	vmov.f32	s15, s0
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <_Z11batteryReadv+0x98>)
 8000ad2:	edc3 7a00 	vstr	s15, [r3]
    return (battPercent((averageReading / 8)));
 8000ad6:	8afb      	ldrh	r3, [r7, #22]
 8000ad8:	08db      	lsrs	r3, r3, #3
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 f80b 	bl	8000af8 <_Z11battPercentt>
 8000ae2:	eef0 7a40 	vmov.f32	s15, s0
    
    
}
 8000ae6:	eeb0 0a67 	vmov.f32	s0, s15
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000044 	.word	0x20000044
 8000af4:	200000a4 	.word	0x200000a4

08000af8 <_Z11battPercentt>:


float battPercent(uint16_t analogReading){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	80fb      	strh	r3, [r7, #6]
    if (analogReading >= 2700) {
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	f640 228b 	movw	r2, #2699	; 0xa8b
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d902      	bls.n	8000b12 <_Z11battPercentt+0x1a>
        return 1.0;
 8000b0c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000b10:	e331      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2675 && analogReading < 2700) {
 8000b12:	88fb      	ldrh	r3, [r7, #6]
 8000b14:	f640 2272 	movw	r2, #2674	; 0xa72
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d907      	bls.n	8000b2c <_Z11battPercentt+0x34>
 8000b1c:	88fb      	ldrh	r3, [r7, #6]
 8000b1e:	f640 228b 	movw	r2, #2699	; 0xa8b
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d802      	bhi.n	8000b2c <_Z11battPercentt+0x34>
        return 1.0;
 8000b26:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000b2a:	e324      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2650 && analogReading < 2675) {
 8000b2c:	88fb      	ldrh	r3, [r7, #6]
 8000b2e:	f640 2259 	movw	r2, #2649	; 0xa59
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d92c      	bls.n	8000b90 <_Z11battPercentt+0x98>
 8000b36:	88fb      	ldrh	r3, [r7, #6]
 8000b38:	f640 2272 	movw	r2, #2674	; 0xa72
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d827      	bhi.n	8000b90 <_Z11battPercentt+0x98>
        return ( (0.08*((float)analogReading)) - 115.0 )/100.0;
 8000b40:	88fb      	ldrh	r3, [r7, #6]
 8000b42:	ee07 3a90 	vmov	s15, r3
 8000b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b4a:	ee17 0a90 	vmov	r0, s15
 8000b4e:	f7ff fca3 	bl	8000498 <__aeabi_f2d>
 8000b52:	a3d8      	add	r3, pc, #864	; (adr r3, 8000eb4 <_Z11battPercentt+0x3bc>)
 8000b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b58:	f7ff fcf6 	bl	8000548 <__aeabi_dmul>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	460b      	mov	r3, r1
 8000b60:	4610      	mov	r0, r2
 8000b62:	4619      	mov	r1, r3
 8000b64:	a3d5      	add	r3, pc, #852	; (adr r3, 8000ebc <_Z11battPercentt+0x3c4>)
 8000b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b6a:	f7ff fb35 	bl	80001d8 <__aeabi_dsub>
 8000b6e:	4602      	mov	r2, r0
 8000b70:	460b      	mov	r3, r1
 8000b72:	4610      	mov	r0, r2
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	4bcb      	ldr	r3, [pc, #812]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000b7c:	f7ff fe0e 	bl	800079c <__aeabi_ddiv>
 8000b80:	4602      	mov	r2, r0
 8000b82:	460b      	mov	r3, r1
 8000b84:	4610      	mov	r0, r2
 8000b86:	4619      	mov	r1, r3
 8000b88:	f7ff ff18 	bl	80009bc <__aeabi_d2f>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	e2f2      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2625 && analogReading < 2650) {
 8000b90:	88fb      	ldrh	r3, [r7, #6]
 8000b92:	f5b3 6f24 	cmp.w	r3, #2624	; 0xa40
 8000b96:	d92c      	bls.n	8000bf2 <_Z11battPercentt+0xfa>
 8000b98:	88fb      	ldrh	r3, [r7, #6]
 8000b9a:	f640 2259 	movw	r2, #2649	; 0xa59
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d827      	bhi.n	8000bf2 <_Z11battPercentt+0xfa>
        return ( (0.12*((float)analogReading)) - 221.0 )/100.0;
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	ee07 3a90 	vmov	s15, r3
 8000ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bac:	ee17 0a90 	vmov	r0, s15
 8000bb0:	f7ff fc72 	bl	8000498 <__aeabi_f2d>
 8000bb4:	a3a4      	add	r3, pc, #656	; (adr r3, 8000e48 <_Z11battPercentt+0x350>)
 8000bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bba:	f7ff fcc5 	bl	8000548 <__aeabi_dmul>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	a3a2      	add	r3, pc, #648	; (adr r3, 8000e50 <_Z11battPercentt+0x358>)
 8000bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bcc:	f7ff fb04 	bl	80001d8 <__aeabi_dsub>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	4610      	mov	r0, r2
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	4bb2      	ldr	r3, [pc, #712]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000bde:	f7ff fddd 	bl	800079c <__aeabi_ddiv>
 8000be2:	4602      	mov	r2, r0
 8000be4:	460b      	mov	r3, r1
 8000be6:	4610      	mov	r0, r2
 8000be8:	4619      	mov	r1, r3
 8000bea:	f7ff fee7 	bl	80009bc <__aeabi_d2f>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	e2c1      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2600 && analogReading < 2625) {
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
 8000bf4:	f640 2227 	movw	r2, #2599	; 0xa27
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d92b      	bls.n	8000c54 <_Z11battPercentt+0x15c>
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	f5b3 6f24 	cmp.w	r3, #2624	; 0xa40
 8000c02:	d827      	bhi.n	8000c54 <_Z11battPercentt+0x15c>
        return ( (0.16*((float)analogReading)) - 326.0 )/100.0;
 8000c04:	88fb      	ldrh	r3, [r7, #6]
 8000c06:	ee07 3a90 	vmov	s15, r3
 8000c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c0e:	ee17 0a90 	vmov	r0, s15
 8000c12:	f7ff fc41 	bl	8000498 <__aeabi_f2d>
 8000c16:	a390      	add	r3, pc, #576	; (adr r3, 8000e58 <_Z11battPercentt+0x360>)
 8000c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c1c:	f7ff fc94 	bl	8000548 <__aeabi_dmul>
 8000c20:	4602      	mov	r2, r0
 8000c22:	460b      	mov	r3, r1
 8000c24:	4610      	mov	r0, r2
 8000c26:	4619      	mov	r1, r3
 8000c28:	a38d      	add	r3, pc, #564	; (adr r3, 8000e60 <_Z11battPercentt+0x368>)
 8000c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c2e:	f7ff fad3 	bl	80001d8 <__aeabi_dsub>
 8000c32:	4602      	mov	r2, r0
 8000c34:	460b      	mov	r3, r1
 8000c36:	4610      	mov	r0, r2
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f04f 0200 	mov.w	r2, #0
 8000c3e:	4b9a      	ldr	r3, [pc, #616]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000c40:	f7ff fdac 	bl	800079c <__aeabi_ddiv>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	4610      	mov	r0, r2
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	f7ff feb6 	bl	80009bc <__aeabi_d2f>
 8000c50:	4603      	mov	r3, r0
 8000c52:	e290      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2575 && analogReading < 2600) {
 8000c54:	88fb      	ldrh	r3, [r7, #6]
 8000c56:	f640 220e 	movw	r2, #2574	; 0xa0e
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d92c      	bls.n	8000cb8 <_Z11battPercentt+0x1c0>
 8000c5e:	88fb      	ldrh	r3, [r7, #6]
 8000c60:	f640 2227 	movw	r2, #2599	; 0xa27
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d827      	bhi.n	8000cb8 <_Z11battPercentt+0x1c0>
        return ( (0.24*((float)analogReading)) - 534.0 )/100.0;
 8000c68:	88fb      	ldrh	r3, [r7, #6]
 8000c6a:	ee07 3a90 	vmov	s15, r3
 8000c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c72:	ee17 0a90 	vmov	r0, s15
 8000c76:	f7ff fc0f 	bl	8000498 <__aeabi_f2d>
 8000c7a:	a37b      	add	r3, pc, #492	; (adr r3, 8000e68 <_Z11battPercentt+0x370>)
 8000c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c80:	f7ff fc62 	bl	8000548 <__aeabi_dmul>
 8000c84:	4602      	mov	r2, r0
 8000c86:	460b      	mov	r3, r1
 8000c88:	4610      	mov	r0, r2
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f04f 0200 	mov.w	r2, #0
 8000c90:	4b86      	ldr	r3, [pc, #536]	; (8000eac <_Z11battPercentt+0x3b4>)
 8000c92:	f7ff faa1 	bl	80001d8 <__aeabi_dsub>
 8000c96:	4602      	mov	r2, r0
 8000c98:	460b      	mov	r3, r1
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f04f 0200 	mov.w	r2, #0
 8000ca2:	4b81      	ldr	r3, [pc, #516]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000ca4:	f7ff fd7a 	bl	800079c <__aeabi_ddiv>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	460b      	mov	r3, r1
 8000cac:	4610      	mov	r0, r2
 8000cae:	4619      	mov	r1, r3
 8000cb0:	f7ff fe84 	bl	80009bc <__aeabi_d2f>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	e25e      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2540 && analogReading < 2575) {
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	f640 12eb 	movw	r2, #2539	; 0x9eb
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d92c      	bls.n	8000d1c <_Z11battPercentt+0x224>
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	f640 220e 	movw	r2, #2574	; 0xa0e
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d827      	bhi.n	8000d1c <_Z11battPercentt+0x224>
        return ( (0.11428*((float)analogReading)) - 210.28 )/100.0;
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	ee07 3a90 	vmov	s15, r3
 8000cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cd6:	ee17 0a90 	vmov	r0, s15
 8000cda:	f7ff fbdd 	bl	8000498 <__aeabi_f2d>
 8000cde:	a364      	add	r3, pc, #400	; (adr r3, 8000e70 <_Z11battPercentt+0x378>)
 8000ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce4:	f7ff fc30 	bl	8000548 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4610      	mov	r0, r2
 8000cee:	4619      	mov	r1, r3
 8000cf0:	a361      	add	r3, pc, #388	; (adr r3, 8000e78 <_Z11battPercentt+0x380>)
 8000cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf6:	f7ff fa6f 	bl	80001d8 <__aeabi_dsub>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	4610      	mov	r0, r2
 8000d00:	4619      	mov	r1, r3
 8000d02:	f04f 0200 	mov.w	r2, #0
 8000d06:	4b68      	ldr	r3, [pc, #416]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000d08:	f7ff fd48 	bl	800079c <__aeabi_ddiv>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	4610      	mov	r0, r2
 8000d12:	4619      	mov	r1, r3
 8000d14:	f7ff fe52 	bl	80009bc <__aeabi_d2f>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	e22c      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2525 && analogReading < 2540) {
 8000d1c:	88fb      	ldrh	r3, [r7, #6]
 8000d1e:	f640 12dc 	movw	r2, #2524	; 0x9dc
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d92c      	bls.n	8000d80 <_Z11battPercentt+0x288>
 8000d26:	88fb      	ldrh	r3, [r7, #6]
 8000d28:	f640 12eb 	movw	r2, #2539	; 0x9eb
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d827      	bhi.n	8000d80 <_Z11battPercentt+0x288>
        return ( (0.4*((float)analogReading)) - 936.0 )/100.0;
 8000d30:	88fb      	ldrh	r3, [r7, #6]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d3a:	ee17 0a90 	vmov	r0, s15
 8000d3e:	f7ff fbab 	bl	8000498 <__aeabi_f2d>
 8000d42:	a34f      	add	r3, pc, #316	; (adr r3, 8000e80 <_Z11battPercentt+0x388>)
 8000d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d48:	f7ff fbfe 	bl	8000548 <__aeabi_dmul>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	460b      	mov	r3, r1
 8000d50:	4610      	mov	r0, r2
 8000d52:	4619      	mov	r1, r3
 8000d54:	f04f 0200 	mov.w	r2, #0
 8000d58:	4b55      	ldr	r3, [pc, #340]	; (8000eb0 <_Z11battPercentt+0x3b8>)
 8000d5a:	f7ff fa3d 	bl	80001d8 <__aeabi_dsub>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	460b      	mov	r3, r1
 8000d62:	4610      	mov	r0, r2
 8000d64:	4619      	mov	r1, r3
 8000d66:	f04f 0200 	mov.w	r2, #0
 8000d6a:	4b4f      	ldr	r3, [pc, #316]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000d6c:	f7ff fd16 	bl	800079c <__aeabi_ddiv>
 8000d70:	4602      	mov	r2, r0
 8000d72:	460b      	mov	r3, r1
 8000d74:	4610      	mov	r0, r2
 8000d76:	4619      	mov	r1, r3
 8000d78:	f7ff fe20 	bl	80009bc <__aeabi_d2f>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	e1fa      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2500 && analogReading < 2525) {
 8000d80:	88fb      	ldrh	r3, [r7, #6]
 8000d82:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d92c      	bls.n	8000de4 <_Z11battPercentt+0x2ec>
 8000d8a:	88fb      	ldrh	r3, [r7, #6]
 8000d8c:	f640 12dc 	movw	r2, #2524	; 0x9dc
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d827      	bhi.n	8000de4 <_Z11battPercentt+0x2ec>
        return ( (0.36*((float)analogReading)) - 835.0 )/100.0;
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	ee07 3a90 	vmov	s15, r3
 8000d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d9e:	ee17 0a90 	vmov	r0, s15
 8000da2:	f7ff fb79 	bl	8000498 <__aeabi_f2d>
 8000da6:	a338      	add	r3, pc, #224	; (adr r3, 8000e88 <_Z11battPercentt+0x390>)
 8000da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dac:	f7ff fbcc 	bl	8000548 <__aeabi_dmul>
 8000db0:	4602      	mov	r2, r0
 8000db2:	460b      	mov	r3, r1
 8000db4:	4610      	mov	r0, r2
 8000db6:	4619      	mov	r1, r3
 8000db8:	a335      	add	r3, pc, #212	; (adr r3, 8000e90 <_Z11battPercentt+0x398>)
 8000dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dbe:	f7ff fa0b 	bl	80001d8 <__aeabi_dsub>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	4610      	mov	r0, r2
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f04f 0200 	mov.w	r2, #0
 8000dce:	4b36      	ldr	r3, [pc, #216]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000dd0:	f7ff fce4 	bl	800079c <__aeabi_ddiv>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	4610      	mov	r0, r2
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f7ff fdee 	bl	80009bc <__aeabi_d2f>
 8000de0:	4603      	mov	r3, r0
 8000de2:	e1c8      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2470 && analogReading < 2500) {
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	f640 12a5 	movw	r2, #2469	; 0x9a5
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d96a      	bls.n	8000ec4 <_Z11battPercentt+0x3cc>
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d865      	bhi.n	8000ec4 <_Z11battPercentt+0x3cc>
        return ( (0.366*((float)analogReading)) - 851.66 )/100.0;
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	ee07 3a90 	vmov	s15, r3
 8000dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e02:	ee17 0a90 	vmov	r0, s15
 8000e06:	f7ff fb47 	bl	8000498 <__aeabi_f2d>
 8000e0a:	a323      	add	r3, pc, #140	; (adr r3, 8000e98 <_Z11battPercentt+0x3a0>)
 8000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e10:	f7ff fb9a 	bl	8000548 <__aeabi_dmul>
 8000e14:	4602      	mov	r2, r0
 8000e16:	460b      	mov	r3, r1
 8000e18:	4610      	mov	r0, r2
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	a320      	add	r3, pc, #128	; (adr r3, 8000ea0 <_Z11battPercentt+0x3a8>)
 8000e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e22:	f7ff f9d9 	bl	80001d8 <__aeabi_dsub>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	4610      	mov	r0, r2
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <_Z11battPercentt+0x3b0>)
 8000e34:	f7ff fcb2 	bl	800079c <__aeabi_ddiv>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	4610      	mov	r0, r2
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f7ff fdbc 	bl	80009bc <__aeabi_d2f>
 8000e44:	4603      	mov	r3, r0
 8000e46:	e196      	b.n	8001176 <_Z11battPercentt+0x67e>
 8000e48:	eb851eb8 	.word	0xeb851eb8
 8000e4c:	3fbeb851 	.word	0x3fbeb851
 8000e50:	00000000 	.word	0x00000000
 8000e54:	406ba000 	.word	0x406ba000
 8000e58:	47ae147b 	.word	0x47ae147b
 8000e5c:	3fc47ae1 	.word	0x3fc47ae1
 8000e60:	00000000 	.word	0x00000000
 8000e64:	40746000 	.word	0x40746000
 8000e68:	eb851eb8 	.word	0xeb851eb8
 8000e6c:	3fceb851 	.word	0x3fceb851
 8000e70:	3e963dc5 	.word	0x3e963dc5
 8000e74:	3fbd4174 	.word	0x3fbd4174
 8000e78:	c28f5c29 	.word	0xc28f5c29
 8000e7c:	406a48f5 	.word	0x406a48f5
 8000e80:	9999999a 	.word	0x9999999a
 8000e84:	3fd99999 	.word	0x3fd99999
 8000e88:	70a3d70a 	.word	0x70a3d70a
 8000e8c:	3fd70a3d 	.word	0x3fd70a3d
 8000e90:	00000000 	.word	0x00000000
 8000e94:	408a1800 	.word	0x408a1800
 8000e98:	43958106 	.word	0x43958106
 8000e9c:	3fd76c8b 	.word	0x3fd76c8b
 8000ea0:	ae147ae1 	.word	0xae147ae1
 8000ea4:	408a9d47 	.word	0x408a9d47
 8000ea8:	40590000 	.word	0x40590000
 8000eac:	4080b000 	.word	0x4080b000
 8000eb0:	408d4000 	.word	0x408d4000
 8000eb4:	47ae147b 	.word	0x47ae147b
 8000eb8:	3fb47ae1 	.word	0x3fb47ae1
 8000ebc:	00000000 	.word	0x00000000
 8000ec0:	405cc000 	.word	0x405cc000
    }
    if (analogReading >= 2450 && analogReading < 2470) {
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	f640 1291 	movw	r2, #2449	; 0x991
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d92c      	bls.n	8000f28 <_Z11battPercentt+0x430>
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	f640 12a5 	movw	r2, #2469	; 0x9a5
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d827      	bhi.n	8000f28 <_Z11battPercentt+0x430>
        return ( (1.1*((float)analogReading)) - 2663.0 )/100.0;
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee2:	ee17 0a90 	vmov	r0, s15
 8000ee6:	f7ff fad7 	bl	8000498 <__aeabi_f2d>
 8000eea:	a3b8      	add	r3, pc, #736	; (adr r3, 80011cc <_Z11battPercentt+0x6d4>)
 8000eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef0:	f7ff fb2a 	bl	8000548 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4610      	mov	r0, r2
 8000efa:	4619      	mov	r1, r3
 8000efc:	a3b5      	add	r3, pc, #724	; (adr r3, 80011d4 <_Z11battPercentt+0x6dc>)
 8000efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f02:	f7ff f969 	bl	80001d8 <__aeabi_dsub>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	4bab      	ldr	r3, [pc, #684]	; (80011c0 <_Z11battPercentt+0x6c8>)
 8000f14:	f7ff fc42 	bl	800079c <__aeabi_ddiv>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	4619      	mov	r1, r3
 8000f20:	f7ff fd4c 	bl	80009bc <__aeabi_d2f>
 8000f24:	4603      	mov	r3, r0
 8000f26:	e126      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2435 && analogReading < 2450) {
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	f640 1282 	movw	r2, #2434	; 0x982
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d92c      	bls.n	8000f8c <_Z11battPercentt+0x494>
 8000f32:	88fb      	ldrh	r3, [r7, #6]
 8000f34:	f640 1291 	movw	r2, #2449	; 0x991
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d827      	bhi.n	8000f8c <_Z11battPercentt+0x494>
        return ( (0.9333*((float)analogReading)) - 2254.66 )/100.0;
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	ee07 3a90 	vmov	s15, r3
 8000f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f46:	ee17 0a90 	vmov	r0, s15
 8000f4a:	f7ff faa5 	bl	8000498 <__aeabi_f2d>
 8000f4e:	a38e      	add	r3, pc, #568	; (adr r3, 8001188 <_Z11battPercentt+0x690>)
 8000f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f54:	f7ff faf8 	bl	8000548 <__aeabi_dmul>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	a38b      	add	r3, pc, #556	; (adr r3, 8001190 <_Z11battPercentt+0x698>)
 8000f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f66:	f7ff f937 	bl	80001d8 <__aeabi_dsub>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	4610      	mov	r0, r2
 8000f70:	4619      	mov	r1, r3
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	4b92      	ldr	r3, [pc, #584]	; (80011c0 <_Z11battPercentt+0x6c8>)
 8000f78:	f7ff fc10 	bl	800079c <__aeabi_ddiv>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4610      	mov	r0, r2
 8000f82:	4619      	mov	r1, r3
 8000f84:	f7ff fd1a 	bl	80009bc <__aeabi_d2f>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	e0f4      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2400 && analogReading < 2435) {
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8000f92:	d32c      	bcc.n	8000fee <_Z11battPercentt+0x4f6>
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	f640 1282 	movw	r2, #2434	; 0x982
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d827      	bhi.n	8000fee <_Z11battPercentt+0x4f6>
        return ( (0.1714285*((float)analogReading)) - 399.0 )/100.0;
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	ee07 3a90 	vmov	s15, r3
 8000fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa8:	ee17 0a90 	vmov	r0, s15
 8000fac:	f7ff fa74 	bl	8000498 <__aeabi_f2d>
 8000fb0:	a379      	add	r3, pc, #484	; (adr r3, 8001198 <_Z11battPercentt+0x6a0>)
 8000fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb6:	f7ff fac7 	bl	8000548 <__aeabi_dmul>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	a377      	add	r3, pc, #476	; (adr r3, 80011a0 <_Z11battPercentt+0x6a8>)
 8000fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc8:	f7ff f906 	bl	80001d8 <__aeabi_dsub>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f04f 0200 	mov.w	r2, #0
 8000fd8:	4b79      	ldr	r3, [pc, #484]	; (80011c0 <_Z11battPercentt+0x6c8>)
 8000fda:	f7ff fbdf 	bl	800079c <__aeabi_ddiv>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f7ff fce9 	bl	80009bc <__aeabi_d2f>
 8000fea:	4603      	mov	r3, r0
 8000fec:	e0c3      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2380 && analogReading < 2400) {
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	f640 124b 	movw	r2, #2379	; 0x94b
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d92b      	bls.n	8001050 <_Z11battPercentt+0x558>
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8000ffe:	d227      	bcs.n	8001050 <_Z11battPercentt+0x558>
        return ( (0.2*((float)analogReading)) - 468.0 )/100.0;
 8001000:	88fb      	ldrh	r3, [r7, #6]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100a:	ee17 0a90 	vmov	r0, s15
 800100e:	f7ff fa43 	bl	8000498 <__aeabi_f2d>
 8001012:	a365      	add	r3, pc, #404	; (adr r3, 80011a8 <_Z11battPercentt+0x6b0>)
 8001014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001018:	f7ff fa96 	bl	8000548 <__aeabi_dmul>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b66      	ldr	r3, [pc, #408]	; (80011c4 <_Z11battPercentt+0x6cc>)
 800102a:	f7ff f8d5 	bl	80001d8 <__aeabi_dsub>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4610      	mov	r0, r2
 8001034:	4619      	mov	r1, r3
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	4b61      	ldr	r3, [pc, #388]	; (80011c0 <_Z11battPercentt+0x6c8>)
 800103c:	f7ff fbae 	bl	800079c <__aeabi_ddiv>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4610      	mov	r0, r2
 8001046:	4619      	mov	r1, r3
 8001048:	f7ff fcb8 	bl	80009bc <__aeabi_d2f>
 800104c:	4603      	mov	r3, r0
 800104e:	e092      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2344 && analogReading < 2380) {
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	f640 1227 	movw	r2, #2343	; 0x927
 8001056:	4293      	cmp	r3, r2
 8001058:	d92c      	bls.n	80010b4 <_Z11battPercentt+0x5bc>
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	f640 124b 	movw	r2, #2379	; 0x94b
 8001060:	4293      	cmp	r3, r2
 8001062:	d827      	bhi.n	80010b4 <_Z11battPercentt+0x5bc>
        return ( (0.111111*((float)analogReading)) - 256.0 )/100.0;
 8001064:	88fb      	ldrh	r3, [r7, #6]
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800106e:	ee17 0a90 	vmov	r0, s15
 8001072:	f7ff fa11 	bl	8000498 <__aeabi_f2d>
 8001076:	a34e      	add	r3, pc, #312	; (adr r3, 80011b0 <_Z11battPercentt+0x6b8>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff fa64 	bl	8000548 <__aeabi_dmul>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	4b4e      	ldr	r3, [pc, #312]	; (80011c8 <_Z11battPercentt+0x6d0>)
 800108e:	f7ff f8a3 	bl	80001d8 <__aeabi_dsub>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b48      	ldr	r3, [pc, #288]	; (80011c0 <_Z11battPercentt+0x6c8>)
 80010a0:	f7ff fb7c 	bl	800079c <__aeabi_ddiv>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fc86 	bl	80009bc <__aeabi_d2f>
 80010b0:	4603      	mov	r3, r0
 80010b2:	e060      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2320 && analogReading < 2344) {
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 80010ba:	d32d      	bcc.n	8001118 <_Z11battPercentt+0x620>
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	f640 1227 	movw	r2, #2343	; 0x927
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d828      	bhi.n	8001118 <_Z11battPercentt+0x620>
        return ( (0.125*((float)analogReading)) - 289.0 )/100.0;
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010d0:	ee17 0a90 	vmov	r0, s15
 80010d4:	f7ff f9e0 	bl	8000498 <__aeabi_f2d>
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80010e0:	f7ff fa32 	bl	8000548 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4610      	mov	r0, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	a332      	add	r3, pc, #200	; (adr r3, 80011b8 <_Z11battPercentt+0x6c0>)
 80010ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f2:	f7ff f871 	bl	80001d8 <__aeabi_dsub>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	4b2f      	ldr	r3, [pc, #188]	; (80011c0 <_Z11battPercentt+0x6c8>)
 8001104:	f7ff fb4a 	bl	800079c <__aeabi_ddiv>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4610      	mov	r0, r2
 800110e:	4619      	mov	r1, r3
 8001110:	f7ff fc54 	bl	80009bc <__aeabi_d2f>
 8001114:	4603      	mov	r3, r0
 8001116:	e02e      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2300 && analogReading < 2320) {
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	f640 02fb 	movw	r2, #2299	; 0x8fb
 800111e:	4293      	cmp	r3, r2
 8001120:	d906      	bls.n	8001130 <_Z11battPercentt+0x638>
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8001128:	d202      	bcs.n	8001130 <_Z11battPercentt+0x638>
        return 0.0;
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	e022      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 2260 && analogReading < 2300) {
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	f640 02d3 	movw	r2, #2259	; 0x8d3
 8001136:	4293      	cmp	r3, r2
 8001138:	d907      	bls.n	800114a <_Z11battPercentt+0x652>
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	f640 02fb 	movw	r2, #2299	; 0x8fb
 8001140:	4293      	cmp	r3, r2
 8001142:	d802      	bhi.n	800114a <_Z11battPercentt+0x652>
        return 0.0;
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e015      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading >= 1900 && analogReading < 2260) {
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	f240 726b 	movw	r2, #1899	; 0x76b
 8001150:	4293      	cmp	r3, r2
 8001152:	d907      	bls.n	8001164 <_Z11battPercentt+0x66c>
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	f640 02d3 	movw	r2, #2259	; 0x8d3
 800115a:	4293      	cmp	r3, r2
 800115c:	d802      	bhi.n	8001164 <_Z11battPercentt+0x66c>
        return 0.0;
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	e008      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    if (analogReading < 1900){
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	f240 726b 	movw	r2, #1899	; 0x76b
 800116a:	4293      	cmp	r3, r2
 800116c:	d802      	bhi.n	8001174 <_Z11battPercentt+0x67c>
        return 0.0;
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	e000      	b.n	8001176 <_Z11battPercentt+0x67e>
    }
    


 8001174:	e001      	b.n	800117a <_Z11battPercentt+0x682>
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eeb0 0a67 	vmov.f32	s0, s15
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	f3af 8000 	nop.w
 8001188:	f62b6ae8 	.word	0xf62b6ae8
 800118c:	3feddd97 	.word	0x3feddd97
 8001190:	eb851eb8 	.word	0xeb851eb8
 8001194:	40a19d51 	.word	0x40a19d51
 8001198:	7c8d1959 	.word	0x7c8d1959
 800119c:	3fc5f15e 	.word	0x3fc5f15e
 80011a0:	00000000 	.word	0x00000000
 80011a4:	4078f000 	.word	0x4078f000
 80011a8:	9999999a 	.word	0x9999999a
 80011ac:	3fc99999 	.word	0x3fc99999
 80011b0:	3f39d1b3 	.word	0x3f39d1b3
 80011b4:	3fbc71c5 	.word	0x3fbc71c5
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40721000 	.word	0x40721000
 80011c0:	40590000 	.word	0x40590000
 80011c4:	407d4000 	.word	0x407d4000
 80011c8:	40700000 	.word	0x40700000
 80011cc:	9999999a 	.word	0x9999999a
 80011d0:	3ff19999 	.word	0x3ff19999
 80011d4:	00000000 	.word	0x00000000
 80011d8:	40a4ce00 	.word	0x40a4ce00

080011dc <_Z13updateDisplayh>:

//#include "fonts.h"
const char* foo = "0123456789";
char tcDisplay[11] = {0};
void updateDisplay(uint8_t state)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
	switch (state)
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2b07      	cmp	r3, #7
 80011ea:	d82b      	bhi.n	8001244 <_Z13updateDisplayh+0x68>
 80011ec:	a201      	add	r2, pc, #4	; (adr r2, 80011f4 <_Z13updateDisplayh+0x18>)
 80011ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001215 	.word	0x08001215
 80011f8:	0800121b 	.word	0x0800121b
 80011fc:	08001221 	.word	0x08001221
 8001200:	08001227 	.word	0x08001227
 8001204:	0800122d 	.word	0x0800122d
 8001208:	08001233 	.word	0x08001233
 800120c:	08001239 	.word	0x08001239
 8001210:	0800123f 	.word	0x0800123f
	{
	case d_off:
		displayOff();
 8001214:	f000 f81c 	bl	8001250 <_Z10displayOffv>
		break;
 8001218:	e015      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_home:
		displayMain();
 800121a:	f000 f827 	bl	800126c <_Z11displayMainv>
		break;
 800121e:	e012      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_menu:
		displayMenu();
 8001220:	f000 f9da 	bl	80015d8 <_Z11displayMenuv>
		break;
 8001224:	e00f      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_lock:
		displayLocked();
 8001226:	f000 f933 	bl	8001490 <_Z13displayLockedv>
		break;
 800122a:	e00c      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_power:
		displayPower();
 800122c:	f000 f9a0 	bl	8001570 <_Z12displayPowerv>
		break;
 8001230:	e009      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_rateWarn:
		displayConfirmationRateChange();
 8001232:	f000 fbdd 	bl	80019f0 <_Z29displayConfirmationRateChangev>
		break;
 8001236:	e006      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_offsetWarn:
		displayConfirmationOffsetChange();
 8001238:	f000 fc5a 	bl	8001af0 <_Z31displayConfirmationOffsetChangev>
		break;
 800123c:	e003      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	case d_rejamWarn:
		displayConfirmationRejam();
 800123e:	f000 fcaf 	bl	8001ba0 <_Z24displayConfirmationRejamv>
		break;
 8001242:	e000      	b.n	8001246 <_Z13updateDisplayh+0x6a>
	default:
		break;
 8001244:	bf00      	nop
	}
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop

08001250 <_Z10displayOffv>:

void displayOff()
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8001254:	2000      	movs	r0, #0
 8001256:	f003 f8d1 	bl	80043fc <ssd1306_Fill>
	ssd1306_UpdateScreen(dispI2C);
 800125a:	4b03      	ldr	r3, [pc, #12]	; (8001268 <_Z10displayOffv+0x18>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f003 f8f0 	bl	8004444 <ssd1306_UpdateScreen>
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000048 	.word	0x20000048

0800126c <_Z11displayMainv>:

void displayMain()
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
	//tcbreakout()
	char offsetStr[3];
	timecodeDisplay();
 8001272:	f000 fd93 	bl	8001d9c <_Z15timecodeDisplayv>
	ssd1306_SetCursor(4, 24);
 8001276:	2118      	movs	r1, #24
 8001278:	2004      	movs	r0, #4
 800127a:	f003 fa1b 	bl	80046b4 <ssd1306_SetCursor>
	//TODO TC DISPLAY STRING
	ssd1306_WriteString(tcDisplay, Font_11x18, White);
 800127e:	4a71      	ldr	r2, [pc, #452]	; (8001444 <_Z11displayMainv+0x1d8>)
 8001280:	2301      	movs	r3, #1
 8001282:	ca06      	ldmia	r2, {r1, r2}
 8001284:	4870      	ldr	r0, [pc, #448]	; (8001448 <_Z11displayMainv+0x1dc>)
 8001286:	f003 f9ef 	bl	8004668 <ssd1306_WriteString>

	ssd1306_SetCursor(8, 0);
 800128a:	2100      	movs	r1, #0
 800128c:	2008      	movs	r0, #8
 800128e:	f003 fa11 	bl	80046b4 <ssd1306_SetCursor>
	switch (frameRate)
 8001292:	4b6e      	ldr	r3, [pc, #440]	; (800144c <_Z11displayMainv+0x1e0>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b05      	cmp	r3, #5
 8001298:	d838      	bhi.n	800130c <_Z11displayMainv+0xa0>
 800129a:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <_Z11displayMainv+0x34>)
 800129c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a0:	080012b9 	.word	0x080012b9
 80012a4:	080012c7 	.word	0x080012c7
 80012a8:	080012d5 	.word	0x080012d5
 80012ac:	080012e3 	.word	0x080012e3
 80012b0:	080012f1 	.word	0x080012f1
 80012b4:	080012ff 	.word	0x080012ff
	{
	case 0:
		ssd1306_WriteString("23.98", Font_7x10, White);
 80012b8:	4a65      	ldr	r2, [pc, #404]	; (8001450 <_Z11displayMainv+0x1e4>)
 80012ba:	2301      	movs	r3, #1
 80012bc:	ca06      	ldmia	r2, {r1, r2}
 80012be:	4865      	ldr	r0, [pc, #404]	; (8001454 <_Z11displayMainv+0x1e8>)
 80012c0:	f003 f9d2 	bl	8004668 <ssd1306_WriteString>
		break;
 80012c4:	e022      	b.n	800130c <_Z11displayMainv+0xa0>
	case 1:
		ssd1306_WriteString("24", Font_7x10, White);
 80012c6:	4a62      	ldr	r2, [pc, #392]	; (8001450 <_Z11displayMainv+0x1e4>)
 80012c8:	2301      	movs	r3, #1
 80012ca:	ca06      	ldmia	r2, {r1, r2}
 80012cc:	4862      	ldr	r0, [pc, #392]	; (8001458 <_Z11displayMainv+0x1ec>)
 80012ce:	f003 f9cb 	bl	8004668 <ssd1306_WriteString>
		break;
 80012d2:	e01b      	b.n	800130c <_Z11displayMainv+0xa0>
	case 2:
		ssd1306_WriteString("25", Font_7x10, White);
 80012d4:	4a5e      	ldr	r2, [pc, #376]	; (8001450 <_Z11displayMainv+0x1e4>)
 80012d6:	2301      	movs	r3, #1
 80012d8:	ca06      	ldmia	r2, {r1, r2}
 80012da:	4860      	ldr	r0, [pc, #384]	; (800145c <_Z11displayMainv+0x1f0>)
 80012dc:	f003 f9c4 	bl	8004668 <ssd1306_WriteString>
		break;
 80012e0:	e014      	b.n	800130c <_Z11displayMainv+0xa0>
	case 3:
		ssd1306_WriteString("29.97", Font_7x10, White);
 80012e2:	4a5b      	ldr	r2, [pc, #364]	; (8001450 <_Z11displayMainv+0x1e4>)
 80012e4:	2301      	movs	r3, #1
 80012e6:	ca06      	ldmia	r2, {r1, r2}
 80012e8:	485d      	ldr	r0, [pc, #372]	; (8001460 <_Z11displayMainv+0x1f4>)
 80012ea:	f003 f9bd 	bl	8004668 <ssd1306_WriteString>
		break;
 80012ee:	e00d      	b.n	800130c <_Z11displayMainv+0xa0>
	case 4:
		ssd1306_WriteString("29.97 DF", Font_7x10, White);
 80012f0:	4a57      	ldr	r2, [pc, #348]	; (8001450 <_Z11displayMainv+0x1e4>)
 80012f2:	2301      	movs	r3, #1
 80012f4:	ca06      	ldmia	r2, {r1, r2}
 80012f6:	485b      	ldr	r0, [pc, #364]	; (8001464 <_Z11displayMainv+0x1f8>)
 80012f8:	f003 f9b6 	bl	8004668 <ssd1306_WriteString>
		break;
 80012fc:	e006      	b.n	800130c <_Z11displayMainv+0xa0>
	case 5:
		ssd1306_WriteString("30", Font_7x10, White);
 80012fe:	4a54      	ldr	r2, [pc, #336]	; (8001450 <_Z11displayMainv+0x1e4>)
 8001300:	2301      	movs	r3, #1
 8001302:	ca06      	ldmia	r2, {r1, r2}
 8001304:	4858      	ldr	r0, [pc, #352]	; (8001468 <_Z11displayMainv+0x1fc>)
 8001306:	f003 f9af 	bl	8004668 <ssd1306_WriteString>
		break;
 800130a:	bf00      	nop
	}

	ssd1306_SetCursor(92, 52);
 800130c:	2134      	movs	r1, #52	; 0x34
 800130e:	205c      	movs	r0, #92	; 0x5c
 8001310:	f003 f9d0 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Menu", Font_7x10, White);
 8001314:	4a4e      	ldr	r2, [pc, #312]	; (8001450 <_Z11displayMainv+0x1e4>)
 8001316:	2301      	movs	r3, #1
 8001318:	ca06      	ldmia	r2, {r1, r2}
 800131a:	4854      	ldr	r0, [pc, #336]	; (800146c <_Z11displayMainv+0x200>)
 800131c:	f003 f9a4 	bl	8004668 <ssd1306_WriteString>

	
	if (tcJammed)
 8001320:	4b53      	ldr	r3, [pc, #332]	; (8001470 <_Z11displayMainv+0x204>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d00a      	beq.n	8001340 <_Z11displayMainv+0xd4>
	{
		ssd1306_SetCursor(84, 0);
 800132a:	2100      	movs	r1, #0
 800132c:	2054      	movs	r0, #84	; 0x54
 800132e:	f003 f9c1 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("Jammed", Font_7x10, White);
 8001332:	4a47      	ldr	r2, [pc, #284]	; (8001450 <_Z11displayMainv+0x1e4>)
 8001334:	2301      	movs	r3, #1
 8001336:	ca06      	ldmia	r2, {r1, r2}
 8001338:	484e      	ldr	r0, [pc, #312]	; (8001474 <_Z11displayMainv+0x208>)
 800133a:	f003 f995 	bl	8004668 <ssd1306_WriteString>
 800133e:	e009      	b.n	8001354 <_Z11displayMainv+0xe8>
	}
	else
	{
		ssd1306_SetCursor(90, 0);
 8001340:	2100      	movs	r1, #0
 8001342:	205a      	movs	r0, #90	; 0x5a
 8001344:	f003 f9b6 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("Ready", Font_7x10, White);
 8001348:	4a41      	ldr	r2, [pc, #260]	; (8001450 <_Z11displayMainv+0x1e4>)
 800134a:	2301      	movs	r3, #1
 800134c:	ca06      	ldmia	r2, {r1, r2}
 800134e:	484a      	ldr	r0, [pc, #296]	; (8001478 <_Z11displayMainv+0x20c>)
 8001350:	f003 f98a 	bl	8004668 <ssd1306_WriteString>
	}
	if (intOffset != 30)
 8001354:	4b49      	ldr	r3, [pc, #292]	; (800147c <_Z11displayMainv+0x210>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b1e      	cmp	r3, #30
 800135a:	d067      	beq.n	800142c <_Z11displayMainv+0x1c0>
	{
		ssd1306_SetCursor(30, 12);
 800135c:	210c      	movs	r1, #12
 800135e:	201e      	movs	r0, #30
 8001360:	f003 f9a8 	bl	80046b4 <ssd1306_SetCursor>
		if (intOffset > 30)
 8001364:	4b45      	ldr	r3, [pc, #276]	; (800147c <_Z11displayMainv+0x210>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b1e      	cmp	r3, #30
 800136a:	d925      	bls.n	80013b8 <_Z11displayMainv+0x14c>
		{
			offsetStr[0] = '+';
 800136c:	232b      	movs	r3, #43	; 0x2b
 800136e:	713b      	strb	r3, [r7, #4]
			offsetStr[1] = foo[(intOffset-30)/10];
 8001370:	4b43      	ldr	r3, [pc, #268]	; (8001480 <_Z11displayMainv+0x214>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b41      	ldr	r3, [pc, #260]	; (800147c <_Z11displayMainv+0x210>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	3b1e      	subs	r3, #30
 800137a:	4942      	ldr	r1, [pc, #264]	; (8001484 <_Z11displayMainv+0x218>)
 800137c:	fb81 0103 	smull	r0, r1, r1, r3
 8001380:	1089      	asrs	r1, r1, #2
 8001382:	17db      	asrs	r3, r3, #31
 8001384:	1acb      	subs	r3, r1, r3
 8001386:	4413      	add	r3, r2
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	717b      	strb	r3, [r7, #5]
			offsetStr[2] = foo[(intOffset-30)%10];
 800138c:	4b3c      	ldr	r3, [pc, #240]	; (8001480 <_Z11displayMainv+0x214>)
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	4b3a      	ldr	r3, [pc, #232]	; (800147c <_Z11displayMainv+0x210>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	f1a3 021e 	sub.w	r2, r3, #30
 8001398:	4b3a      	ldr	r3, [pc, #232]	; (8001484 <_Z11displayMainv+0x218>)
 800139a:	fb83 1302 	smull	r1, r3, r3, r2
 800139e:	1099      	asrs	r1, r3, #2
 80013a0:	17d3      	asrs	r3, r2, #31
 80013a2:	1ac9      	subs	r1, r1, r3
 80013a4:	460b      	mov	r3, r1
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	440b      	add	r3, r1
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	1ad1      	subs	r1, r2, r3
 80013ae:	460b      	mov	r3, r1
 80013b0:	4403      	add	r3, r0
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	71bb      	strb	r3, [r7, #6]
 80013b6:	e029      	b.n	800140c <_Z11displayMainv+0x1a0>
		}
		else if (intOffset < 30)
 80013b8:	4b30      	ldr	r3, [pc, #192]	; (800147c <_Z11displayMainv+0x210>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b1d      	cmp	r3, #29
 80013be:	d825      	bhi.n	800140c <_Z11displayMainv+0x1a0>
		{
			offsetStr[0] = '-';		
 80013c0:	232d      	movs	r3, #45	; 0x2d
 80013c2:	713b      	strb	r3, [r7, #4]
			offsetStr[1] = foo[(30-intOffset)/10];
 80013c4:	4b2e      	ldr	r3, [pc, #184]	; (8001480 <_Z11displayMainv+0x214>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b2c      	ldr	r3, [pc, #176]	; (800147c <_Z11displayMainv+0x210>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	f1c3 031e 	rsb	r3, r3, #30
 80013d0:	492c      	ldr	r1, [pc, #176]	; (8001484 <_Z11displayMainv+0x218>)
 80013d2:	fb81 0103 	smull	r0, r1, r1, r3
 80013d6:	1089      	asrs	r1, r1, #2
 80013d8:	17db      	asrs	r3, r3, #31
 80013da:	1acb      	subs	r3, r1, r3
 80013dc:	4413      	add	r3, r2
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	717b      	strb	r3, [r7, #5]
			offsetStr[2] = foo[(30-intOffset)%10];
 80013e2:	4b27      	ldr	r3, [pc, #156]	; (8001480 <_Z11displayMainv+0x214>)
 80013e4:	6818      	ldr	r0, [r3, #0]
 80013e6:	4b25      	ldr	r3, [pc, #148]	; (800147c <_Z11displayMainv+0x210>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	f1c3 021e 	rsb	r2, r3, #30
 80013ee:	4b25      	ldr	r3, [pc, #148]	; (8001484 <_Z11displayMainv+0x218>)
 80013f0:	fb83 1302 	smull	r1, r3, r3, r2
 80013f4:	1099      	asrs	r1, r3, #2
 80013f6:	17d3      	asrs	r3, r2, #31
 80013f8:	1ac9      	subs	r1, r1, r3
 80013fa:	460b      	mov	r3, r1
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	440b      	add	r3, r1
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	1ad1      	subs	r1, r2, r3
 8001404:	460b      	mov	r3, r1
 8001406:	4403      	add	r3, r0
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	71bb      	strb	r3, [r7, #6]
		}
		ssd1306_WriteString(offsetStr, Font_7x10, White);
 800140c:	4a10      	ldr	r2, [pc, #64]	; (8001450 <_Z11displayMainv+0x1e4>)
 800140e:	1d38      	adds	r0, r7, #4
 8001410:	2301      	movs	r3, #1
 8001412:	ca06      	ldmia	r2, {r1, r2}
 8001414:	f003 f928 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(48, 12);
 8001418:	210c      	movs	r1, #12
 800141a:	2030      	movs	r0, #48	; 0x30
 800141c:	f003 f94a 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(" Offset", Font_7x10, White);
 8001420:	4a0b      	ldr	r2, [pc, #44]	; (8001450 <_Z11displayMainv+0x1e4>)
 8001422:	2301      	movs	r3, #1
 8001424:	ca06      	ldmia	r2, {r1, r2}
 8001426:	4818      	ldr	r0, [pc, #96]	; (8001488 <_Z11displayMainv+0x21c>)
 8001428:	f003 f91e 	bl	8004668 <ssd1306_WriteString>
	}
	displayBattery();
 800142c:	f000 fc38 	bl	8001ca0 <_Z14displayBatteryv>
	ssd1306_UpdateScreen(dispI2C);
 8001430:	4b16      	ldr	r3, [pc, #88]	; (800148c <_Z11displayMainv+0x220>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f003 f805 	bl	8004444 <ssd1306_UpdateScreen>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000008 	.word	0x20000008
 8001448:	20000084 	.word	0x20000084
 800144c:	20000099 	.word	0x20000099
 8001450:	20000000 	.word	0x20000000
 8001454:	080092f8 	.word	0x080092f8
 8001458:	08009300 	.word	0x08009300
 800145c:	08009304 	.word	0x08009304
 8001460:	08009308 	.word	0x08009308
 8001464:	08009310 	.word	0x08009310
 8001468:	0800931c 	.word	0x0800931c
 800146c:	08009320 	.word	0x08009320
 8001470:	20000098 	.word	0x20000098
 8001474:	08009328 	.word	0x08009328
 8001478:	08009330 	.word	0x08009330
 800147c:	20000014 	.word	0x20000014
 8001480:	20000010 	.word	0x20000010
 8001484:	66666667 	.word	0x66666667
 8001488:	08009338 	.word	0x08009338
 800148c:	20000048 	.word	0x20000048

08001490 <_Z13displayLockedv>:

void displayLocked()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
	timecodeDisplay();
 8001496:	f000 fc81 	bl	8001d9c <_Z15timecodeDisplayv>
	ssd1306_Fill(Black);
 800149a:	2000      	movs	r0, #0
 800149c:	f002 ffae 	bl	80043fc <ssd1306_Fill>
	ssd1306_SetCursor(44, 20);
 80014a0:	2114      	movs	r1, #20
 80014a2:	202c      	movs	r0, #44	; 0x2c
 80014a4:	f003 f906 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Locked", Font_7x10, White);
 80014a8:	4a27      	ldr	r2, [pc, #156]	; (8001548 <_Z13displayLockedv+0xb8>)
 80014aa:	2301      	movs	r3, #1
 80014ac:	ca06      	ldmia	r2, {r1, r2}
 80014ae:	4827      	ldr	r0, [pc, #156]	; (800154c <_Z13displayLockedv+0xbc>)
 80014b0:	f003 f8da 	bl	8004668 <ssd1306_WriteString>
	if (buttonsHeld)	
 80014b4:	4b26      	ldr	r3, [pc, #152]	; (8001550 <_Z13displayLockedv+0xc0>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d011      	beq.n	80014e0 <_Z13displayLockedv+0x50>
	{
		ssd1306_SetCursor(60, 32);
 80014bc:	2120      	movs	r1, #32
 80014be:	203c      	movs	r0, #60	; 0x3c
 80014c0:	f003 f8f8 	bl	80046b4 <ssd1306_SetCursor>
		char lockDisplay = foo[lockCountdown];
 80014c4:	4b23      	ldr	r3, [pc, #140]	; (8001554 <_Z13displayLockedv+0xc4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a23      	ldr	r2, [pc, #140]	; (8001558 <_Z13displayLockedv+0xc8>)
 80014ca:	7812      	ldrb	r2, [r2, #0]
 80014cc:	4413      	add	r3, r2
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	71fb      	strb	r3, [r7, #7]
		ssd1306_WriteChar(lockDisplay, Font_7x10, White);	//TODO Lock Countdown
 80014d2:	4a1d      	ldr	r2, [pc, #116]	; (8001548 <_Z13displayLockedv+0xb8>)
 80014d4:	79f8      	ldrb	r0, [r7, #7]
 80014d6:	2301      	movs	r3, #1
 80014d8:	ca06      	ldmia	r2, {r1, r2}
 80014da:	f003 f845 	bl	8004568 <ssd1306_WriteChar>
 80014de:	e013      	b.n	8001508 <_Z13displayLockedv+0x78>
	}
	else
	{
		ssd1306_SetCursor(24, 30);
 80014e0:	211e      	movs	r1, #30
 80014e2:	2018      	movs	r0, #24
 80014e4:	f003 f8e6 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("Hold < and >", Font_7x10, White);
 80014e8:	4a17      	ldr	r2, [pc, #92]	; (8001548 <_Z13displayLockedv+0xb8>)
 80014ea:	2301      	movs	r3, #1
 80014ec:	ca06      	ldmia	r2, {r1, r2}
 80014ee:	481b      	ldr	r0, [pc, #108]	; (800155c <_Z13displayLockedv+0xcc>)
 80014f0:	f003 f8ba 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(34, 40);
 80014f4:	2128      	movs	r1, #40	; 0x28
 80014f6:	2022      	movs	r0, #34	; 0x22
 80014f8:	f003 f8dc 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("to unlock", Font_7x10, White);
 80014fc:	4a12      	ldr	r2, [pc, #72]	; (8001548 <_Z13displayLockedv+0xb8>)
 80014fe:	2301      	movs	r3, #1
 8001500:	ca06      	ldmia	r2, {r1, r2}
 8001502:	4817      	ldr	r0, [pc, #92]	; (8001560 <_Z13displayLockedv+0xd0>)
 8001504:	f003 f8b0 	bl	8004668 <ssd1306_WriteString>
	}

	ssd1306_SetCursor(2, 6);
 8001508:	2106      	movs	r1, #6
 800150a:	2002      	movs	r0, #2
 800150c:	f003 f8d2 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString(tcDisplay, Font_7x10, White);
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <_Z13displayLockedv+0xb8>)
 8001512:	2301      	movs	r3, #1
 8001514:	ca06      	ldmia	r2, {r1, r2}
 8001516:	4813      	ldr	r0, [pc, #76]	; (8001564 <_Z13displayLockedv+0xd4>)
 8001518:	f003 f8a6 	bl	8004668 <ssd1306_WriteString>

	ssd1306_SetCursor(90, 6);
 800151c:	2106      	movs	r1, #6
 800151e:	205a      	movs	r0, #90	; 0x5a
 8001520:	f003 f8c8 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("23.98", Font_7x10, White);
 8001524:	4a08      	ldr	r2, [pc, #32]	; (8001548 <_Z13displayLockedv+0xb8>)
 8001526:	2301      	movs	r3, #1
 8001528:	ca06      	ldmia	r2, {r1, r2}
 800152a:	480f      	ldr	r0, [pc, #60]	; (8001568 <_Z13displayLockedv+0xd8>)
 800152c:	f003 f89c 	bl	8004668 <ssd1306_WriteString>
	displayBattery();	
 8001530:	f000 fbb6 	bl	8001ca0 <_Z14displayBatteryv>
	ssd1306_UpdateScreen(dispI2C);
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <_Z13displayLockedv+0xdc>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f002 ff83 	bl	8004444 <ssd1306_UpdateScreen>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000000 	.word	0x20000000
 800154c:	08009340 	.word	0x08009340
 8001550:	200000ae 	.word	0x200000ae
 8001554:	20000010 	.word	0x20000010
 8001558:	200000af 	.word	0x200000af
 800155c:	08009348 	.word	0x08009348
 8001560:	08009358 	.word	0x08009358
 8001564:	20000084 	.word	0x20000084
 8001568:	080092f8 	.word	0x080092f8
 800156c:	20000048 	.word	0x20000048

08001570 <_Z12displayPowerv>:

void displayPower()
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8001576:	2000      	movs	r0, #0
 8001578:	f002 ff40 	bl	80043fc <ssd1306_Fill>
	ssd1306_SetCursor(14, 10);
 800157c:	210a      	movs	r1, #10
 800157e:	200e      	movs	r0, #14
 8001580:	f003 f898 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Power Off", Font_11x18, White);
 8001584:	4a0f      	ldr	r2, [pc, #60]	; (80015c4 <_Z12displayPowerv+0x54>)
 8001586:	2301      	movs	r3, #1
 8001588:	ca06      	ldmia	r2, {r1, r2}
 800158a:	480f      	ldr	r0, [pc, #60]	; (80015c8 <_Z12displayPowerv+0x58>)
 800158c:	f003 f86c 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(60, 36);
 8001590:	2124      	movs	r1, #36	; 0x24
 8001592:	203c      	movs	r0, #60	; 0x3c
 8001594:	f003 f88e 	bl	80046b4 <ssd1306_SetCursor>
	char powerDisplay = foo[powerCountdown];
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <_Z12displayPowerv+0x5c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a0c      	ldr	r2, [pc, #48]	; (80015d0 <_Z12displayPowerv+0x60>)
 800159e:	7812      	ldrb	r2, [r2, #0]
 80015a0:	4413      	add	r3, r2
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	71fb      	strb	r3, [r7, #7]
	ssd1306_WriteChar(powerDisplay, Font_11x18, White); //TODO Power countdown
 80015a6:	4a07      	ldr	r2, [pc, #28]	; (80015c4 <_Z12displayPowerv+0x54>)
 80015a8:	79f8      	ldrb	r0, [r7, #7]
 80015aa:	2301      	movs	r3, #1
 80015ac:	ca06      	ldmia	r2, {r1, r2}
 80015ae:	f002 ffdb 	bl	8004568 <ssd1306_WriteChar>
	ssd1306_UpdateScreen(dispI2C);
 80015b2:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <_Z12displayPowerv+0x64>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f002 ff44 	bl	8004444 <ssd1306_UpdateScreen>
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000008 	.word	0x20000008
 80015c8:	08009364 	.word	0x08009364
 80015cc:	20000010 	.word	0x20000010
 80015d0:	200000c8 	.word	0x200000c8
 80015d4:	20000048 	.word	0x20000048

080015d8 <_Z11displayMenuv>:

void displayMenu()
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 80015de:	2000      	movs	r0, #0
 80015e0:	f002 ff0c 	bl	80043fc <ssd1306_Fill>
	//Frame rate
	//Auto power off
	//Exit
	ssd1306_SetCursor(50, 0);
 80015e4:	2100      	movs	r1, #0
 80015e6:	2032      	movs	r0, #50	; 0x32
 80015e8:	f003 f864 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Menu", Font_7x10, White);
 80015ec:	4ab5      	ldr	r2, [pc, #724]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80015ee:	2301      	movs	r3, #1
 80015f0:	ca06      	ldmia	r2, {r1, r2}
 80015f2:	48b5      	ldr	r0, [pc, #724]	; (80018c8 <_Z11displayMenuv+0x2f0>)
 80015f4:	f003 f838 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 12);
 80015f8:	210c      	movs	r1, #12
 80015fa:	200a      	movs	r0, #10
 80015fc:	f003 f85a 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Rate: ", Font_7x10, White);
 8001600:	4ab0      	ldr	r2, [pc, #704]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 8001602:	2301      	movs	r3, #1
 8001604:	ca06      	ldmia	r2, {r1, r2}
 8001606:	48b1      	ldr	r0, [pc, #708]	; (80018cc <_Z11displayMenuv+0x2f4>)
 8001608:	f003 f82e 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 22);
 800160c:	2116      	movs	r1, #22
 800160e:	200a      	movs	r0, #10
 8001610:	f003 f850 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Offset: ", Font_7x10, White);
 8001614:	4aab      	ldr	r2, [pc, #684]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 8001616:	2301      	movs	r3, #1
 8001618:	ca06      	ldmia	r2, {r1, r2}
 800161a:	48ad      	ldr	r0, [pc, #692]	; (80018d0 <_Z11displayMenuv+0x2f8>)
 800161c:	f003 f824 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 32);
 8001620:	2120      	movs	r1, #32
 8001622:	200a      	movs	r0, #10
 8001624:	f003 f846 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Re-jam", Font_7x10, White);
 8001628:	4aa6      	ldr	r2, [pc, #664]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800162a:	2301      	movs	r3, #1
 800162c:	ca06      	ldmia	r2, {r1, r2}
 800162e:	48a9      	ldr	r0, [pc, #676]	; (80018d4 <_Z11displayMenuv+0x2fc>)
 8001630:	f003 f81a 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 42);
 8001634:	212a      	movs	r1, #42	; 0x2a
 8001636:	200a      	movs	r0, #10
 8001638:	f003 f83c 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Auto-Off: ", Font_7x10, White);
 800163c:	4aa1      	ldr	r2, [pc, #644]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800163e:	2301      	movs	r3, #1
 8001640:	ca06      	ldmia	r2, {r1, r2}
 8001642:	48a5      	ldr	r0, [pc, #660]	; (80018d8 <_Z11displayMenuv+0x300>)
 8001644:	f003 f810 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(50, 52);
 8001648:	2134      	movs	r1, #52	; 0x34
 800164a:	2032      	movs	r0, #50	; 0x32
 800164c:	f003 f832 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Exit", Font_7x10, White);
 8001650:	4a9c      	ldr	r2, [pc, #624]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 8001652:	2301      	movs	r3, #1
 8001654:	ca06      	ldmia	r2, {r1, r2}
 8001656:	48a1      	ldr	r0, [pc, #644]	; (80018dc <_Z11displayMenuv+0x304>)
 8001658:	f003 f806 	bl	8004668 <ssd1306_WriteString>

	ssd1306_SetCursor(50, 12);
 800165c:	210c      	movs	r1, #12
 800165e:	2032      	movs	r0, #50	; 0x32
 8001660:	f003 f828 	bl	80046b4 <ssd1306_SetCursor>
	uint8_t dispRate;
	uint8_t dispOffset;
	char offsetStr[3];
	if (menuItemSelect){
 8001664:	4b9e      	ldr	r3, [pc, #632]	; (80018e0 <_Z11displayMenuv+0x308>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d006      	beq.n	800167a <_Z11displayMenuv+0xa2>
		dispRate = rateAdjust;
 800166c:	4b9d      	ldr	r3, [pc, #628]	; (80018e4 <_Z11displayMenuv+0x30c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	71fb      	strb	r3, [r7, #7]
		dispOffset = offsetAdjust;
 8001672:	4b9d      	ldr	r3, [pc, #628]	; (80018e8 <_Z11displayMenuv+0x310>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	71bb      	strb	r3, [r7, #6]
 8001678:	e005      	b.n	8001686 <_Z11displayMenuv+0xae>
	} else {
		dispRate = frameRate;
 800167a:	4b9c      	ldr	r3, [pc, #624]	; (80018ec <_Z11displayMenuv+0x314>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	71fb      	strb	r3, [r7, #7]
		dispOffset = intOffset;
 8001680:	4b9b      	ldr	r3, [pc, #620]	; (80018f0 <_Z11displayMenuv+0x318>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	71bb      	strb	r3, [r7, #6]
	}
	switch (dispRate)
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	2b05      	cmp	r3, #5
 800168a:	d839      	bhi.n	8001700 <_Z11displayMenuv+0x128>
 800168c:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <_Z11displayMenuv+0xbc>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	080016ad 	.word	0x080016ad
 8001698:	080016bb 	.word	0x080016bb
 800169c:	080016c9 	.word	0x080016c9
 80016a0:	080016d7 	.word	0x080016d7
 80016a4:	080016e5 	.word	0x080016e5
 80016a8:	080016f3 	.word	0x080016f3
	{
	case 0:
		ssd1306_WriteString("23.98", Font_7x10, White);
 80016ac:	4a85      	ldr	r2, [pc, #532]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016ae:	2301      	movs	r3, #1
 80016b0:	ca06      	ldmia	r2, {r1, r2}
 80016b2:	4890      	ldr	r0, [pc, #576]	; (80018f4 <_Z11displayMenuv+0x31c>)
 80016b4:	f002 ffd8 	bl	8004668 <ssd1306_WriteString>
		break;
 80016b8:	e022      	b.n	8001700 <_Z11displayMenuv+0x128>
	case 1:
		ssd1306_WriteString("24", Font_7x10, White);
 80016ba:	4a82      	ldr	r2, [pc, #520]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016bc:	2301      	movs	r3, #1
 80016be:	ca06      	ldmia	r2, {r1, r2}
 80016c0:	488d      	ldr	r0, [pc, #564]	; (80018f8 <_Z11displayMenuv+0x320>)
 80016c2:	f002 ffd1 	bl	8004668 <ssd1306_WriteString>
		break;
 80016c6:	e01b      	b.n	8001700 <_Z11displayMenuv+0x128>
	case 2:
		ssd1306_WriteString("25", Font_7x10, White);
 80016c8:	4a7e      	ldr	r2, [pc, #504]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016ca:	2301      	movs	r3, #1
 80016cc:	ca06      	ldmia	r2, {r1, r2}
 80016ce:	488b      	ldr	r0, [pc, #556]	; (80018fc <_Z11displayMenuv+0x324>)
 80016d0:	f002 ffca 	bl	8004668 <ssd1306_WriteString>
		break;
 80016d4:	e014      	b.n	8001700 <_Z11displayMenuv+0x128>
	case 3:
		ssd1306_WriteString("29.97", Font_7x10, White);
 80016d6:	4a7b      	ldr	r2, [pc, #492]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016d8:	2301      	movs	r3, #1
 80016da:	ca06      	ldmia	r2, {r1, r2}
 80016dc:	4888      	ldr	r0, [pc, #544]	; (8001900 <_Z11displayMenuv+0x328>)
 80016de:	f002 ffc3 	bl	8004668 <ssd1306_WriteString>
		break;
 80016e2:	e00d      	b.n	8001700 <_Z11displayMenuv+0x128>
	case 4:
		ssd1306_WriteString("29.97 DF", Font_7x10, White);
 80016e4:	4a77      	ldr	r2, [pc, #476]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016e6:	2301      	movs	r3, #1
 80016e8:	ca06      	ldmia	r2, {r1, r2}
 80016ea:	4886      	ldr	r0, [pc, #536]	; (8001904 <_Z11displayMenuv+0x32c>)
 80016ec:	f002 ffbc 	bl	8004668 <ssd1306_WriteString>
		break;
 80016f0:	e006      	b.n	8001700 <_Z11displayMenuv+0x128>
	case 5:
		ssd1306_WriteString("30", Font_7x10, White);
 80016f2:	4a74      	ldr	r2, [pc, #464]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80016f4:	2301      	movs	r3, #1
 80016f6:	ca06      	ldmia	r2, {r1, r2}
 80016f8:	4883      	ldr	r0, [pc, #524]	; (8001908 <_Z11displayMenuv+0x330>)
 80016fa:	f002 ffb5 	bl	8004668 <ssd1306_WriteString>
		break;
 80016fe:	bf00      	nop
	}
	ssd1306_SetCursor(58, 22);
 8001700:	2116      	movs	r1, #22
 8001702:	203a      	movs	r0, #58	; 0x3a
 8001704:	f002 ffd6 	bl	80046b4 <ssd1306_SetCursor>
	//Insert offset
	if (dispOffset == 30)
 8001708:	79bb      	ldrb	r3, [r7, #6]
 800170a:	2b1e      	cmp	r3, #30
 800170c:	d106      	bne.n	800171c <_Z11displayMenuv+0x144>
	{
		offsetStr[0] = ' ';
 800170e:	2320      	movs	r3, #32
 8001710:	703b      	strb	r3, [r7, #0]
		offsetStr[1] = '0';
 8001712:	2330      	movs	r3, #48	; 0x30
 8001714:	707b      	strb	r3, [r7, #1]
		offsetStr[2] = '0';
 8001716:	2330      	movs	r3, #48	; 0x30
 8001718:	70bb      	strb	r3, [r7, #2]
 800171a:	e04d      	b.n	80017b8 <_Z11displayMenuv+0x1e0>
	}
	else if (dispOffset > 30)
 800171c:	79bb      	ldrb	r3, [r7, #6]
 800171e:	2b1e      	cmp	r3, #30
 8001720:	d923      	bls.n	800176a <_Z11displayMenuv+0x192>
	{
		offsetStr[0] = '+';
 8001722:	232b      	movs	r3, #43	; 0x2b
 8001724:	703b      	strb	r3, [r7, #0]
		offsetStr[1] = foo[(dispOffset-30)/10];
 8001726:	4b79      	ldr	r3, [pc, #484]	; (800190c <_Z11displayMenuv+0x334>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	79bb      	ldrb	r3, [r7, #6]
 800172c:	3b1e      	subs	r3, #30
 800172e:	4978      	ldr	r1, [pc, #480]	; (8001910 <_Z11displayMenuv+0x338>)
 8001730:	fb81 0103 	smull	r0, r1, r1, r3
 8001734:	1089      	asrs	r1, r1, #2
 8001736:	17db      	asrs	r3, r3, #31
 8001738:	1acb      	subs	r3, r1, r3
 800173a:	4413      	add	r3, r2
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	707b      	strb	r3, [r7, #1]
		offsetStr[2] = foo[(dispOffset-30)%10];
 8001740:	4b72      	ldr	r3, [pc, #456]	; (800190c <_Z11displayMenuv+0x334>)
 8001742:	6818      	ldr	r0, [r3, #0]
 8001744:	79bb      	ldrb	r3, [r7, #6]
 8001746:	f1a3 021e 	sub.w	r2, r3, #30
 800174a:	4b71      	ldr	r3, [pc, #452]	; (8001910 <_Z11displayMenuv+0x338>)
 800174c:	fb83 1302 	smull	r1, r3, r3, r2
 8001750:	1099      	asrs	r1, r3, #2
 8001752:	17d3      	asrs	r3, r2, #31
 8001754:	1ac9      	subs	r1, r1, r3
 8001756:	460b      	mov	r3, r1
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	440b      	add	r3, r1
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	1ad1      	subs	r1, r2, r3
 8001760:	460b      	mov	r3, r1
 8001762:	4403      	add	r3, r0
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	70bb      	strb	r3, [r7, #2]
 8001768:	e026      	b.n	80017b8 <_Z11displayMenuv+0x1e0>
	}
	else if (dispOffset < 30)
 800176a:	79bb      	ldrb	r3, [r7, #6]
 800176c:	2b1d      	cmp	r3, #29
 800176e:	d823      	bhi.n	80017b8 <_Z11displayMenuv+0x1e0>
	{
		offsetStr[0] = '-';		
 8001770:	232d      	movs	r3, #45	; 0x2d
 8001772:	703b      	strb	r3, [r7, #0]
		offsetStr[1] = foo[(30-dispOffset)/10];
 8001774:	4b65      	ldr	r3, [pc, #404]	; (800190c <_Z11displayMenuv+0x334>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	79bb      	ldrb	r3, [r7, #6]
 800177a:	f1c3 031e 	rsb	r3, r3, #30
 800177e:	4964      	ldr	r1, [pc, #400]	; (8001910 <_Z11displayMenuv+0x338>)
 8001780:	fb81 0103 	smull	r0, r1, r1, r3
 8001784:	1089      	asrs	r1, r1, #2
 8001786:	17db      	asrs	r3, r3, #31
 8001788:	1acb      	subs	r3, r1, r3
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	707b      	strb	r3, [r7, #1]
		offsetStr[2] = foo[(30-dispOffset)%10];
 8001790:	4b5e      	ldr	r3, [pc, #376]	; (800190c <_Z11displayMenuv+0x334>)
 8001792:	6818      	ldr	r0, [r3, #0]
 8001794:	79bb      	ldrb	r3, [r7, #6]
 8001796:	f1c3 021e 	rsb	r2, r3, #30
 800179a:	4b5d      	ldr	r3, [pc, #372]	; (8001910 <_Z11displayMenuv+0x338>)
 800179c:	fb83 1302 	smull	r1, r3, r3, r2
 80017a0:	1099      	asrs	r1, r3, #2
 80017a2:	17d3      	asrs	r3, r2, #31
 80017a4:	1ac9      	subs	r1, r1, r3
 80017a6:	460b      	mov	r3, r1
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	1ad1      	subs	r1, r2, r3
 80017b0:	460b      	mov	r3, r1
 80017b2:	4403      	add	r3, r0
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	70bb      	strb	r3, [r7, #2]
	}
	
	ssd1306_WriteString(offsetStr, Font_7x10, White); 
 80017b8:	4a42      	ldr	r2, [pc, #264]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80017ba:	4638      	mov	r0, r7
 80017bc:	2301      	movs	r3, #1
 80017be:	ca06      	ldmia	r2, {r1, r2}
 80017c0:	f002 ff52 	bl	8004668 <ssd1306_WriteString>

	ssd1306_SetCursor(75, 42);
 80017c4:	212a      	movs	r1, #42	; 0x2a
 80017c6:	204b      	movs	r0, #75	; 0x4b
 80017c8:	f002 ff74 	bl	80046b4 <ssd1306_SetCursor>
	switch (autoOff)
 80017cc:	4b51      	ldr	r3, [pc, #324]	; (8001914 <_Z11displayMenuv+0x33c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	d830      	bhi.n	8001836 <_Z11displayMenuv+0x25e>
 80017d4:	a201      	add	r2, pc, #4	; (adr r2, 80017dc <_Z11displayMenuv+0x204>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017f1 	.word	0x080017f1
 80017e0:	080017ff 	.word	0x080017ff
 80017e4:	0800180d 	.word	0x0800180d
 80017e8:	0800181b 	.word	0x0800181b
 80017ec:	08001829 	.word	0x08001829
	{
	case 0:
		ssd1306_WriteString("1 hr", Font_7x10, White);
 80017f0:	4a34      	ldr	r2, [pc, #208]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80017f2:	2301      	movs	r3, #1
 80017f4:	ca06      	ldmia	r2, {r1, r2}
 80017f6:	4848      	ldr	r0, [pc, #288]	; (8001918 <_Z11displayMenuv+0x340>)
 80017f8:	f002 ff36 	bl	8004668 <ssd1306_WriteString>
		break;
 80017fc:	e01b      	b.n	8001836 <_Z11displayMenuv+0x25e>
	case 1:
		ssd1306_WriteString("2 hr", Font_7x10, White);
 80017fe:	4a31      	ldr	r2, [pc, #196]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 8001800:	2301      	movs	r3, #1
 8001802:	ca06      	ldmia	r2, {r1, r2}
 8001804:	4845      	ldr	r0, [pc, #276]	; (800191c <_Z11displayMenuv+0x344>)
 8001806:	f002 ff2f 	bl	8004668 <ssd1306_WriteString>
		break;
 800180a:	e014      	b.n	8001836 <_Z11displayMenuv+0x25e>
	case 2:
		ssd1306_WriteString("4 hr", Font_7x10, White);
 800180c:	4a2d      	ldr	r2, [pc, #180]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800180e:	2301      	movs	r3, #1
 8001810:	ca06      	ldmia	r2, {r1, r2}
 8001812:	4843      	ldr	r0, [pc, #268]	; (8001920 <_Z11displayMenuv+0x348>)
 8001814:	f002 ff28 	bl	8004668 <ssd1306_WriteString>
		break;
 8001818:	e00d      	b.n	8001836 <_Z11displayMenuv+0x25e>
	case 3:
		ssd1306_WriteString("8 hr", Font_7x10, White);
 800181a:	4a2a      	ldr	r2, [pc, #168]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800181c:	2301      	movs	r3, #1
 800181e:	ca06      	ldmia	r2, {r1, r2}
 8001820:	4840      	ldr	r0, [pc, #256]	; (8001924 <_Z11displayMenuv+0x34c>)
 8001822:	f002 ff21 	bl	8004668 <ssd1306_WriteString>
		break;
 8001826:	e006      	b.n	8001836 <_Z11displayMenuv+0x25e>
	case 4:
		ssd1306_WriteString("12 hr", Font_7x10, White);
 8001828:	4a26      	ldr	r2, [pc, #152]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800182a:	2301      	movs	r3, #1
 800182c:	ca06      	ldmia	r2, {r1, r2}
 800182e:	483e      	ldr	r0, [pc, #248]	; (8001928 <_Z11displayMenuv+0x350>)
 8001830:	f002 ff1a 	bl	8004668 <ssd1306_WriteString>
		break;
 8001834:	bf00      	nop
	}

	switch (menuItem)
 8001836:	4b3d      	ldr	r3, [pc, #244]	; (800192c <_Z11displayMenuv+0x354>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b04      	cmp	r3, #4
 800183c:	f200 80c5 	bhi.w	80019ca <_Z11displayMenuv+0x3f2>
 8001840:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <_Z11displayMenuv+0x270>)
 8001842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001846:	bf00      	nop
 8001848:	0800185d 	.word	0x0800185d
 800184c:	08001891 	.word	0x08001891
 8001850:	08001939 	.word	0x08001939
 8001854:	0800196d 	.word	0x0800196d
 8001858:	080019a1 	.word	0x080019a1
	{
	case 0:
		if (menuItemSelect)
 800185c:	4b20      	ldr	r3, [pc, #128]	; (80018e0 <_Z11displayMenuv+0x308>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d00a      	beq.n	800187a <_Z11displayMenuv+0x2a2>
		{
			ssd1306_SetCursor(120, 12);
 8001864:	210c      	movs	r1, #12
 8001866:	2078      	movs	r0, #120	; 0x78
 8001868:	f002 ff24 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString("<", Font_7x10, White);
 800186c:	4a15      	ldr	r2, [pc, #84]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 800186e:	2301      	movs	r3, #1
 8001870:	ca06      	ldmia	r2, {r1, r2}
 8001872:	482f      	ldr	r0, [pc, #188]	; (8001930 <_Z11displayMenuv+0x358>)
 8001874:	f002 fef8 	bl	8004668 <ssd1306_WriteString>
		else
		{
			ssd1306_SetCursor(2, 12);
			ssd1306_WriteString(">", Font_7x10, White);
		}
		break;
 8001878:	e0a7      	b.n	80019ca <_Z11displayMenuv+0x3f2>
			ssd1306_SetCursor(2, 12);
 800187a:	210c      	movs	r1, #12
 800187c:	2002      	movs	r0, #2
 800187e:	f002 ff19 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString(">", Font_7x10, White);
 8001882:	4a10      	ldr	r2, [pc, #64]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 8001884:	2301      	movs	r3, #1
 8001886:	ca06      	ldmia	r2, {r1, r2}
 8001888:	482a      	ldr	r0, [pc, #168]	; (8001934 <_Z11displayMenuv+0x35c>)
 800188a:	f002 feed 	bl	8004668 <ssd1306_WriteString>
		break;
 800188e:	e09c      	b.n	80019ca <_Z11displayMenuv+0x3f2>
	case 1:
		if (menuItemSelect)
 8001890:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <_Z11displayMenuv+0x308>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00a      	beq.n	80018ae <_Z11displayMenuv+0x2d6>
		{
			ssd1306_SetCursor(120, 22);
 8001898:	2116      	movs	r1, #22
 800189a:	2078      	movs	r0, #120	; 0x78
 800189c:	f002 ff0a 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString("<", Font_7x10, White);
 80018a0:	4a08      	ldr	r2, [pc, #32]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80018a2:	2301      	movs	r3, #1
 80018a4:	ca06      	ldmia	r2, {r1, r2}
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <_Z11displayMenuv+0x358>)
 80018a8:	f002 fede 	bl	8004668 <ssd1306_WriteString>
		{
			ssd1306_SetCursor(2, 22);
			ssd1306_WriteString(">", Font_7x10, White);
		}

		break;
 80018ac:	e08d      	b.n	80019ca <_Z11displayMenuv+0x3f2>
			ssd1306_SetCursor(2, 22);
 80018ae:	2116      	movs	r1, #22
 80018b0:	2002      	movs	r0, #2
 80018b2:	f002 feff 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString(">", Font_7x10, White);
 80018b6:	4a03      	ldr	r2, [pc, #12]	; (80018c4 <_Z11displayMenuv+0x2ec>)
 80018b8:	2301      	movs	r3, #1
 80018ba:	ca06      	ldmia	r2, {r1, r2}
 80018bc:	481d      	ldr	r0, [pc, #116]	; (8001934 <_Z11displayMenuv+0x35c>)
 80018be:	f002 fed3 	bl	8004668 <ssd1306_WriteString>
		break;
 80018c2:	e082      	b.n	80019ca <_Z11displayMenuv+0x3f2>
 80018c4:	20000000 	.word	0x20000000
 80018c8:	08009320 	.word	0x08009320
 80018cc:	08009370 	.word	0x08009370
 80018d0:	08009378 	.word	0x08009378
 80018d4:	08009384 	.word	0x08009384
 80018d8:	0800938c 	.word	0x0800938c
 80018dc:	08009398 	.word	0x08009398
 80018e0:	200000d6 	.word	0x200000d6
 80018e4:	200000d4 	.word	0x200000d4
 80018e8:	200000d5 	.word	0x200000d5
 80018ec:	20000099 	.word	0x20000099
 80018f0:	20000014 	.word	0x20000014
 80018f4:	080092f8 	.word	0x080092f8
 80018f8:	08009300 	.word	0x08009300
 80018fc:	08009304 	.word	0x08009304
 8001900:	08009308 	.word	0x08009308
 8001904:	08009310 	.word	0x08009310
 8001908:	0800931c 	.word	0x0800931c
 800190c:	20000010 	.word	0x20000010
 8001910:	66666667 	.word	0x66666667
 8001914:	200000a0 	.word	0x200000a0
 8001918:	080093a0 	.word	0x080093a0
 800191c:	080093a8 	.word	0x080093a8
 8001920:	080093b0 	.word	0x080093b0
 8001924:	080093b8 	.word	0x080093b8
 8001928:	080093c0 	.word	0x080093c0
 800192c:	200000d7 	.word	0x200000d7
 8001930:	080093c8 	.word	0x080093c8
 8001934:	080093cc 	.word	0x080093cc
	case 2:
		if (menuItemSelect)
 8001938:	4b28      	ldr	r3, [pc, #160]	; (80019dc <_Z11displayMenuv+0x404>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d00a      	beq.n	8001956 <_Z11displayMenuv+0x37e>
		{
			ssd1306_SetCursor(120, 32);
 8001940:	2120      	movs	r1, #32
 8001942:	2078      	movs	r0, #120	; 0x78
 8001944:	f002 feb6 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString("<", Font_7x10, White);
 8001948:	4a25      	ldr	r2, [pc, #148]	; (80019e0 <_Z11displayMenuv+0x408>)
 800194a:	2301      	movs	r3, #1
 800194c:	ca06      	ldmia	r2, {r1, r2}
 800194e:	4825      	ldr	r0, [pc, #148]	; (80019e4 <_Z11displayMenuv+0x40c>)
 8001950:	f002 fe8a 	bl	8004668 <ssd1306_WriteString>
		{
			ssd1306_SetCursor(2, 32);
			ssd1306_WriteString(">", Font_7x10, White);
		}

		break;
 8001954:	e039      	b.n	80019ca <_Z11displayMenuv+0x3f2>
			ssd1306_SetCursor(2, 32);
 8001956:	2120      	movs	r1, #32
 8001958:	2002      	movs	r0, #2
 800195a:	f002 feab 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString(">", Font_7x10, White);
 800195e:	4a20      	ldr	r2, [pc, #128]	; (80019e0 <_Z11displayMenuv+0x408>)
 8001960:	2301      	movs	r3, #1
 8001962:	ca06      	ldmia	r2, {r1, r2}
 8001964:	4820      	ldr	r0, [pc, #128]	; (80019e8 <_Z11displayMenuv+0x410>)
 8001966:	f002 fe7f 	bl	8004668 <ssd1306_WriteString>
		break;
 800196a:	e02e      	b.n	80019ca <_Z11displayMenuv+0x3f2>
	case 3:
		if (menuItemSelect)
 800196c:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <_Z11displayMenuv+0x404>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00a      	beq.n	800198a <_Z11displayMenuv+0x3b2>
		{
			ssd1306_SetCursor(120, 42);
 8001974:	212a      	movs	r1, #42	; 0x2a
 8001976:	2078      	movs	r0, #120	; 0x78
 8001978:	f002 fe9c 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString("<", Font_7x10, White);
 800197c:	4a18      	ldr	r2, [pc, #96]	; (80019e0 <_Z11displayMenuv+0x408>)
 800197e:	2301      	movs	r3, #1
 8001980:	ca06      	ldmia	r2, {r1, r2}
 8001982:	4818      	ldr	r0, [pc, #96]	; (80019e4 <_Z11displayMenuv+0x40c>)
 8001984:	f002 fe70 	bl	8004668 <ssd1306_WriteString>
		{
			ssd1306_SetCursor(2, 42);
			ssd1306_WriteString(">", Font_7x10, White);
		}

		break;
 8001988:	e01f      	b.n	80019ca <_Z11displayMenuv+0x3f2>
			ssd1306_SetCursor(2, 42);
 800198a:	212a      	movs	r1, #42	; 0x2a
 800198c:	2002      	movs	r0, #2
 800198e:	f002 fe91 	bl	80046b4 <ssd1306_SetCursor>
			ssd1306_WriteString(">", Font_7x10, White);
 8001992:	4a13      	ldr	r2, [pc, #76]	; (80019e0 <_Z11displayMenuv+0x408>)
 8001994:	2301      	movs	r3, #1
 8001996:	ca06      	ldmia	r2, {r1, r2}
 8001998:	4813      	ldr	r0, [pc, #76]	; (80019e8 <_Z11displayMenuv+0x410>)
 800199a:	f002 fe65 	bl	8004668 <ssd1306_WriteString>
		break;
 800199e:	e014      	b.n	80019ca <_Z11displayMenuv+0x3f2>
	case 4:
		ssd1306_SetCursor(41, 52);
 80019a0:	2134      	movs	r1, #52	; 0x34
 80019a2:	2029      	movs	r0, #41	; 0x29
 80019a4:	f002 fe86 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 80019a8:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <_Z11displayMenuv+0x408>)
 80019aa:	2301      	movs	r3, #1
 80019ac:	ca06      	ldmia	r2, {r1, r2}
 80019ae:	480e      	ldr	r0, [pc, #56]	; (80019e8 <_Z11displayMenuv+0x410>)
 80019b0:	f002 fe5a 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(79, 52);
 80019b4:	2134      	movs	r1, #52	; 0x34
 80019b6:	204f      	movs	r0, #79	; 0x4f
 80019b8:	f002 fe7c 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 80019bc:	4a08      	ldr	r2, [pc, #32]	; (80019e0 <_Z11displayMenuv+0x408>)
 80019be:	2301      	movs	r3, #1
 80019c0:	ca06      	ldmia	r2, {r1, r2}
 80019c2:	4808      	ldr	r0, [pc, #32]	; (80019e4 <_Z11displayMenuv+0x40c>)
 80019c4:	f002 fe50 	bl	8004668 <ssd1306_WriteString>
		break;
 80019c8:	bf00      	nop
	}

	ssd1306_UpdateScreen(dispI2C);
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <_Z11displayMenuv+0x414>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f002 fd38 	bl	8004444 <ssd1306_UpdateScreen>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200000d6 	.word	0x200000d6
 80019e0:	20000000 	.word	0x20000000
 80019e4:	080093c8 	.word	0x080093c8
 80019e8:	080093cc 	.word	0x080093cc
 80019ec:	20000048 	.word	0x20000048

080019f0 <_Z29displayConfirmationRateChangev>:

void displayConfirmationRateChange()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 80019f4:	2000      	movs	r0, #0
 80019f6:	f002 fd01 	bl	80043fc <ssd1306_Fill>
	ssd1306_SetCursor(8, 4);
 80019fa:	2104      	movs	r1, #4
 80019fc:	2008      	movs	r0, #8
 80019fe:	f002 fe59 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Changing the rate", Font_7x10, White);
 8001a02:	4a31      	ldr	r2, [pc, #196]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a04:	2301      	movs	r3, #1
 8001a06:	ca06      	ldmia	r2, {r1, r2}
 8001a08:	4830      	ldr	r0, [pc, #192]	; (8001acc <_Z29displayConfirmationRateChangev+0xdc>)
 8001a0a:	f002 fe2d 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(16, 18);
 8001a0e:	2112      	movs	r1, #18
 8001a10:	2010      	movs	r0, #16
 8001a12:	f002 fe4f 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("will clear jam.", Font_7x10, White);
 8001a16:	4a2c      	ldr	r2, [pc, #176]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a18:	2301      	movs	r3, #1
 8001a1a:	ca06      	ldmia	r2, {r1, r2}
 8001a1c:	482c      	ldr	r0, [pc, #176]	; (8001ad0 <_Z29displayConfirmationRateChangev+0xe0>)
 8001a1e:	f002 fe23 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 32);
 8001a22:	2120      	movs	r1, #32
 8001a24:	2020      	movs	r0, #32
 8001a26:	f002 fe45 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Continue?", Font_7x10, White);
 8001a2a:	4a27      	ldr	r2, [pc, #156]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	ca06      	ldmia	r2, {r1, r2}
 8001a30:	4828      	ldr	r0, [pc, #160]	; (8001ad4 <_Z29displayConfirmationRateChangev+0xe4>)
 8001a32:	f002 fe19 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(30, 50);
 8001a36:	2132      	movs	r1, #50	; 0x32
 8001a38:	201e      	movs	r0, #30
 8001a3a:	f002 fe3b 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("NO", Font_7x10, White);
 8001a3e:	4a22      	ldr	r2, [pc, #136]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a40:	2301      	movs	r3, #1
 8001a42:	ca06      	ldmia	r2, {r1, r2}
 8001a44:	4824      	ldr	r0, [pc, #144]	; (8001ad8 <_Z29displayConfirmationRateChangev+0xe8>)
 8001a46:	f002 fe0f 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(80, 50);
 8001a4a:	2132      	movs	r1, #50	; 0x32
 8001a4c:	2050      	movs	r0, #80	; 0x50
 8001a4e:	f002 fe31 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("YES", Font_7x10, White);
 8001a52:	4a1d      	ldr	r2, [pc, #116]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a54:	2301      	movs	r3, #1
 8001a56:	ca06      	ldmia	r2, {r1, r2}
 8001a58:	4820      	ldr	r0, [pc, #128]	; (8001adc <_Z29displayConfirmationRateChangev+0xec>)
 8001a5a:	f002 fe05 	bl	8004668 <ssd1306_WriteString>
	if (highlightYes)
 8001a5e:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <_Z29displayConfirmationRateChangev+0xf0>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d014      	beq.n	8001a90 <_Z29displayConfirmationRateChangev+0xa0>
	{
		ssd1306_SetCursor(72, 50);
 8001a66:	2132      	movs	r1, #50	; 0x32
 8001a68:	2048      	movs	r0, #72	; 0x48
 8001a6a:	f002 fe23 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 8001a6e:	4a16      	ldr	r2, [pc, #88]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a70:	2301      	movs	r3, #1
 8001a72:	ca06      	ldmia	r2, {r1, r2}
 8001a74:	481b      	ldr	r0, [pc, #108]	; (8001ae4 <_Z29displayConfirmationRateChangev+0xf4>)
 8001a76:	f002 fdf7 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(102, 50);
 8001a7a:	2132      	movs	r1, #50	; 0x32
 8001a7c:	2066      	movs	r0, #102	; 0x66
 8001a7e:	f002 fe19 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 8001a82:	4a11      	ldr	r2, [pc, #68]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a84:	2301      	movs	r3, #1
 8001a86:	ca06      	ldmia	r2, {r1, r2}
 8001a88:	4817      	ldr	r0, [pc, #92]	; (8001ae8 <_Z29displayConfirmationRateChangev+0xf8>)
 8001a8a:	f002 fded 	bl	8004668 <ssd1306_WriteString>
 8001a8e:	e013      	b.n	8001ab8 <_Z29displayConfirmationRateChangev+0xc8>
	}
	else
	{
		ssd1306_SetCursor(22, 50);
 8001a90:	2132      	movs	r1, #50	; 0x32
 8001a92:	2016      	movs	r0, #22
 8001a94:	f002 fe0e 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 8001a98:	4a0b      	ldr	r2, [pc, #44]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	ca06      	ldmia	r2, {r1, r2}
 8001a9e:	4811      	ldr	r0, [pc, #68]	; (8001ae4 <_Z29displayConfirmationRateChangev+0xf4>)
 8001aa0:	f002 fde2 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(45, 50);
 8001aa4:	2132      	movs	r1, #50	; 0x32
 8001aa6:	202d      	movs	r0, #45	; 0x2d
 8001aa8:	f002 fe04 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 8001aac:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <_Z29displayConfirmationRateChangev+0xd8>)
 8001aae:	2301      	movs	r3, #1
 8001ab0:	ca06      	ldmia	r2, {r1, r2}
 8001ab2:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <_Z29displayConfirmationRateChangev+0xf8>)
 8001ab4:	f002 fdd8 	bl	8004668 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen(dispI2C);
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <_Z29displayConfirmationRateChangev+0xfc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fcc1 	bl	8004444 <ssd1306_UpdateScreen>
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	080093d0 	.word	0x080093d0
 8001ad0:	080093e4 	.word	0x080093e4
 8001ad4:	080093f4 	.word	0x080093f4
 8001ad8:	08009400 	.word	0x08009400
 8001adc:	08009404 	.word	0x08009404
 8001ae0:	200000d8 	.word	0x200000d8
 8001ae4:	080093cc 	.word	0x080093cc
 8001ae8:	080093c8 	.word	0x080093c8
 8001aec:	20000048 	.word	0x20000048

08001af0 <_Z31displayConfirmationOffsetChangev>:

void displayConfirmationOffsetChange()
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8001af4:	2000      	movs	r0, #0
 8001af6:	f002 fc81 	bl	80043fc <ssd1306_Fill>
	ssd1306_SetCursor(10, 10);
 8001afa:	210a      	movs	r1, #10
 8001afc:	200a      	movs	r0, #10
 8001afe:	f002 fdd9 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("The offset will", Font_7x10, White);
 8001b02:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b04:	2301      	movs	r3, #1
 8001b06:	ca06      	ldmia	r2, {r1, r2}
 8001b08:	481e      	ldr	r0, [pc, #120]	; (8001b84 <_Z31displayConfirmationOffsetChangev+0x94>)
 8001b0a:	f002 fdad 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(14, 22);
 8001b0e:	2116      	movs	r1, #22
 8001b10:	200e      	movs	r0, #14
 8001b12:	f002 fdcf 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("take effect on", Font_7x10, White);
 8001b16:	4a1a      	ldr	r2, [pc, #104]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b18:	2301      	movs	r3, #1
 8001b1a:	ca06      	ldmia	r2, {r1, r2}
 8001b1c:	481a      	ldr	r0, [pc, #104]	; (8001b88 <_Z31displayConfirmationOffsetChangev+0x98>)
 8001b1e:	f002 fda3 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(36, 34);
 8001b22:	2122      	movs	r1, #34	; 0x22
 8001b24:	2024      	movs	r0, #36	; 0x24
 8001b26:	f002 fdc5 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("next jam.", Font_7x10, White);
 8001b2a:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	ca06      	ldmia	r2, {r1, r2}
 8001b30:	4816      	ldr	r0, [pc, #88]	; (8001b8c <_Z31displayConfirmationOffsetChangev+0x9c>)
 8001b32:	f002 fd99 	bl	8004668 <ssd1306_WriteString>
	//ssd1306_SetCursor(14, 34);
	//ssd1306_WriteString("Continue?", Font_7x10, White);
	//ssd1306_SetCursor(30, 48);
	//ssd1306_WriteString("NO", Font_11x18, White);
	ssd1306_SetCursor(52, 50);
 8001b36:	2132      	movs	r1, #50	; 0x32
 8001b38:	2034      	movs	r0, #52	; 0x34
 8001b3a:	f002 fdbb 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("OK", Font_7x10, White);
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b40:	2301      	movs	r3, #1
 8001b42:	ca06      	ldmia	r2, {r1, r2}
 8001b44:	4812      	ldr	r0, [pc, #72]	; (8001b90 <_Z31displayConfirmationOffsetChangev+0xa0>)
 8001b46:	f002 fd8f 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(44, 50);
 8001b4a:	2132      	movs	r1, #50	; 0x32
 8001b4c:	202c      	movs	r0, #44	; 0x2c
 8001b4e:	f002 fdb1 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 8001b52:	4a0b      	ldr	r2, [pc, #44]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b54:	2301      	movs	r3, #1
 8001b56:	ca06      	ldmia	r2, {r1, r2}
 8001b58:	480e      	ldr	r0, [pc, #56]	; (8001b94 <_Z31displayConfirmationOffsetChangev+0xa4>)
 8001b5a:	f002 fd85 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(66, 50);
 8001b5e:	2132      	movs	r1, #50	; 0x32
 8001b60:	2042      	movs	r0, #66	; 0x42
 8001b62:	f002 fda7 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 8001b66:	4a06      	ldr	r2, [pc, #24]	; (8001b80 <_Z31displayConfirmationOffsetChangev+0x90>)
 8001b68:	2301      	movs	r3, #1
 8001b6a:	ca06      	ldmia	r2, {r1, r2}
 8001b6c:	480a      	ldr	r0, [pc, #40]	; (8001b98 <_Z31displayConfirmationOffsetChangev+0xa8>)
 8001b6e:	f002 fd7b 	bl	8004668 <ssd1306_WriteString>
	
	ssd1306_UpdateScreen(dispI2C);
 8001b72:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <_Z31displayConfirmationOffsetChangev+0xac>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f002 fc64 	bl	8004444 <ssd1306_UpdateScreen>
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000000 	.word	0x20000000
 8001b84:	08009408 	.word	0x08009408
 8001b88:	08009418 	.word	0x08009418
 8001b8c:	08009428 	.word	0x08009428
 8001b90:	08009434 	.word	0x08009434
 8001b94:	080093cc 	.word	0x080093cc
 8001b98:	080093c8 	.word	0x080093c8
 8001b9c:	20000048 	.word	0x20000048

08001ba0 <_Z24displayConfirmationRejamv>:

void displayConfirmationRejam()
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	f002 fc29 	bl	80043fc <ssd1306_Fill>
	ssd1306_SetCursor(12, 6);
 8001baa:	2106      	movs	r1, #6
 8001bac:	200c      	movs	r0, #12
 8001bae:	f002 fd81 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("This will clear", Font_7x10, White);
 8001bb2:	4a31      	ldr	r2, [pc, #196]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	ca06      	ldmia	r2, {r1, r2}
 8001bb8:	4830      	ldr	r0, [pc, #192]	; (8001c7c <_Z24displayConfirmationRejamv+0xdc>)
 8001bba:	f002 fd55 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(24, 18);
 8001bbe:	2112      	movs	r1, #18
 8001bc0:	2018      	movs	r0, #24
 8001bc2:	f002 fd77 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("current jam.", Font_7x10, White);
 8001bc6:	4a2c      	ldr	r2, [pc, #176]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001bc8:	2301      	movs	r3, #1
 8001bca:	ca06      	ldmia	r2, {r1, r2}
 8001bcc:	482c      	ldr	r0, [pc, #176]	; (8001c80 <_Z24displayConfirmationRejamv+0xe0>)
 8001bce:	f002 fd4b 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(34, 32);
 8001bd2:	2120      	movs	r1, #32
 8001bd4:	2022      	movs	r0, #34	; 0x22
 8001bd6:	f002 fd6d 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("Continue?", Font_7x10, White);
 8001bda:	4a27      	ldr	r2, [pc, #156]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001bdc:	2301      	movs	r3, #1
 8001bde:	ca06      	ldmia	r2, {r1, r2}
 8001be0:	4828      	ldr	r0, [pc, #160]	; (8001c84 <_Z24displayConfirmationRejamv+0xe4>)
 8001be2:	f002 fd41 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(30, 50);
 8001be6:	2132      	movs	r1, #50	; 0x32
 8001be8:	201e      	movs	r0, #30
 8001bea:	f002 fd63 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("NO", Font_7x10, White);
 8001bee:	4a22      	ldr	r2, [pc, #136]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	ca06      	ldmia	r2, {r1, r2}
 8001bf4:	4824      	ldr	r0, [pc, #144]	; (8001c88 <_Z24displayConfirmationRejamv+0xe8>)
 8001bf6:	f002 fd37 	bl	8004668 <ssd1306_WriteString>
	ssd1306_SetCursor(80, 50);
 8001bfa:	2132      	movs	r1, #50	; 0x32
 8001bfc:	2050      	movs	r0, #80	; 0x50
 8001bfe:	f002 fd59 	bl	80046b4 <ssd1306_SetCursor>
	ssd1306_WriteString("YES", Font_7x10, White);
 8001c02:	4a1d      	ldr	r2, [pc, #116]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001c04:	2301      	movs	r3, #1
 8001c06:	ca06      	ldmia	r2, {r1, r2}
 8001c08:	4820      	ldr	r0, [pc, #128]	; (8001c8c <_Z24displayConfirmationRejamv+0xec>)
 8001c0a:	f002 fd2d 	bl	8004668 <ssd1306_WriteString>
	if (highlightYes)
 8001c0e:	4b20      	ldr	r3, [pc, #128]	; (8001c90 <_Z24displayConfirmationRejamv+0xf0>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d014      	beq.n	8001c40 <_Z24displayConfirmationRejamv+0xa0>
	{
		ssd1306_SetCursor(72, 50);
 8001c16:	2132      	movs	r1, #50	; 0x32
 8001c18:	2048      	movs	r0, #72	; 0x48
 8001c1a:	f002 fd4b 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 8001c1e:	4a16      	ldr	r2, [pc, #88]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001c20:	2301      	movs	r3, #1
 8001c22:	ca06      	ldmia	r2, {r1, r2}
 8001c24:	481b      	ldr	r0, [pc, #108]	; (8001c94 <_Z24displayConfirmationRejamv+0xf4>)
 8001c26:	f002 fd1f 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(102, 50);
 8001c2a:	2132      	movs	r1, #50	; 0x32
 8001c2c:	2066      	movs	r0, #102	; 0x66
 8001c2e:	f002 fd41 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 8001c32:	4a11      	ldr	r2, [pc, #68]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001c34:	2301      	movs	r3, #1
 8001c36:	ca06      	ldmia	r2, {r1, r2}
 8001c38:	4817      	ldr	r0, [pc, #92]	; (8001c98 <_Z24displayConfirmationRejamv+0xf8>)
 8001c3a:	f002 fd15 	bl	8004668 <ssd1306_WriteString>
 8001c3e:	e013      	b.n	8001c68 <_Z24displayConfirmationRejamv+0xc8>
	}
	else
	{
		ssd1306_SetCursor(22, 50);
 8001c40:	2132      	movs	r1, #50	; 0x32
 8001c42:	2016      	movs	r0, #22
 8001c44:	f002 fd36 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_7x10, White);
 8001c48:	4a0b      	ldr	r2, [pc, #44]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	ca06      	ldmia	r2, {r1, r2}
 8001c4e:	4811      	ldr	r0, [pc, #68]	; (8001c94 <_Z24displayConfirmationRejamv+0xf4>)
 8001c50:	f002 fd0a 	bl	8004668 <ssd1306_WriteString>
		ssd1306_SetCursor(45, 50);
 8001c54:	2132      	movs	r1, #50	; 0x32
 8001c56:	202d      	movs	r0, #45	; 0x2d
 8001c58:	f002 fd2c 	bl	80046b4 <ssd1306_SetCursor>
		ssd1306_WriteString("<", Font_7x10, White);
 8001c5c:	4a06      	ldr	r2, [pc, #24]	; (8001c78 <_Z24displayConfirmationRejamv+0xd8>)
 8001c5e:	2301      	movs	r3, #1
 8001c60:	ca06      	ldmia	r2, {r1, r2}
 8001c62:	480d      	ldr	r0, [pc, #52]	; (8001c98 <_Z24displayConfirmationRejamv+0xf8>)
 8001c64:	f002 fd00 	bl	8004668 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen(dispI2C);
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <_Z24displayConfirmationRejamv+0xfc>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f002 fbe9 	bl	8004444 <ssd1306_UpdateScreen>
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	08009438 	.word	0x08009438
 8001c80:	08009448 	.word	0x08009448
 8001c84:	080093f4 	.word	0x080093f4
 8001c88:	08009400 	.word	0x08009400
 8001c8c:	08009404 	.word	0x08009404
 8001c90:	200000d8 	.word	0x200000d8
 8001c94:	080093cc 	.word	0x080093cc
 8001c98:	080093c8 	.word	0x080093c8
 8001c9c:	20000048 	.word	0x20000048

08001ca0 <_Z14displayBatteryv>:

void displayBattery()
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
	char battDisp[4];
	//ssd1306_DrawBattery(battStatus); //TODO BATTERY
	ssd1306_SetCursor(34, 52);
 8001ca6:	2134      	movs	r1, #52	; 0x34
 8001ca8:	2022      	movs	r0, #34	; 0x22
 8001caa:	f002 fd03 	bl	80046b4 <ssd1306_SetCursor>
	int battPrint = int(batteryRemaining * 100.0);
 8001cae:	4b34      	ldr	r3, [pc, #208]	; (8001d80 <_Z14displayBatteryv+0xe0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fbf0 	bl	8000498 <__aeabi_f2d>
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	4b31      	ldr	r3, [pc, #196]	; (8001d84 <_Z14displayBatteryv+0xe4>)
 8001cbe:	f7fe fc43 	bl	8000548 <__aeabi_dmul>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f7fe fe4f 	bl	800096c <__aeabi_d2iz>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	607b      	str	r3, [r7, #4]
	if (battPrint == 100)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b64      	cmp	r3, #100	; 0x64
 8001cd6:	d108      	bne.n	8001cea <_Z14displayBatteryv+0x4a>
	{
		battDisp[0] = '1';
 8001cd8:	2331      	movs	r3, #49	; 0x31
 8001cda:	703b      	strb	r3, [r7, #0]
		battDisp[1] = '0';
 8001cdc:	2330      	movs	r3, #48	; 0x30
 8001cde:	707b      	strb	r3, [r7, #1]
		battDisp[2] = '0';
 8001ce0:	2330      	movs	r3, #48	; 0x30
 8001ce2:	70bb      	strb	r3, [r7, #2]
		battDisp[3] = '%';
 8001ce4:	2325      	movs	r3, #37	; 0x25
 8001ce6:	70fb      	strb	r3, [r7, #3]
 8001ce8:	e03d      	b.n	8001d66 <_Z14displayBatteryv+0xc6>
	}
	else
	{
		battDisp[0] = ' ';
 8001cea:	2320      	movs	r3, #32
 8001cec:	703b      	strb	r3, [r7, #0]
		battDisp[1] = foo[battPrint / 10];
 8001cee:	4b26      	ldr	r3, [pc, #152]	; (8001d88 <_Z14displayBatteryv+0xe8>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4925      	ldr	r1, [pc, #148]	; (8001d8c <_Z14displayBatteryv+0xec>)
 8001cf6:	fb81 0103 	smull	r0, r1, r1, r3
 8001cfa:	1089      	asrs	r1, r1, #2
 8001cfc:	17db      	asrs	r3, r3, #31
 8001cfe:	1acb      	subs	r3, r1, r3
 8001d00:	4413      	add	r3, r2
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	707b      	strb	r3, [r7, #1]
		battDisp[2] = foo[battPrint % 10];
 8001d06:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <_Z14displayBatteryv+0xe8>)
 8001d08:	6818      	ldr	r0, [r3, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	4b1f      	ldr	r3, [pc, #124]	; (8001d8c <_Z14displayBatteryv+0xec>)
 8001d0e:	fb83 1302 	smull	r1, r3, r3, r2
 8001d12:	1099      	asrs	r1, r3, #2
 8001d14:	17d3      	asrs	r3, r2, #31
 8001d16:	1ac9      	subs	r1, r1, r3
 8001d18:	460b      	mov	r3, r1
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	1ad1      	subs	r1, r2, r3
 8001d22:	460b      	mov	r3, r1
 8001d24:	4403      	add	r3, r0
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	70bb      	strb	r3, [r7, #2]
		if (!stat1 && stat2)
 8001d2a:	4b19      	ldr	r3, [pc, #100]	; (8001d90 <_Z14displayBatteryv+0xf0>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	f083 0301 	eor.w	r3, r3, #1
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <_Z14displayBatteryv+0xa6>
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <_Z14displayBatteryv+0xf4>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <_Z14displayBatteryv+0xa6>
			battDisp[3] = '^';
 8001d40:	235e      	movs	r3, #94	; 0x5e
 8001d42:	70fb      	strb	r3, [r7, #3]
 8001d44:	e00f      	b.n	8001d66 <_Z14displayBatteryv+0xc6>
		else if (stat1 && !stat2)
 8001d46:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <_Z14displayBatteryv+0xf0>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d009      	beq.n	8001d62 <_Z14displayBatteryv+0xc2>
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <_Z14displayBatteryv+0xf4>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	f083 0301 	eor.w	r3, r3, #1
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d002      	beq.n	8001d62 <_Z14displayBatteryv+0xc2>
			battDisp[3] = '!';
 8001d5c:	2321      	movs	r3, #33	; 0x21
 8001d5e:	70fb      	strb	r3, [r7, #3]
 8001d60:	e001      	b.n	8001d66 <_Z14displayBatteryv+0xc6>
		else
			battDisp[3] = '%';
 8001d62:	2325      	movs	r3, #37	; 0x25
 8001d64:	70fb      	strb	r3, [r7, #3]
	}
	battDisp[4] = ' ';
 8001d66:	2320      	movs	r3, #32
 8001d68:	713b      	strb	r3, [r7, #4]
	ssd1306_WriteString(battDisp, Font_7x10, White);
 8001d6a:	4a0b      	ldr	r2, [pc, #44]	; (8001d98 <_Z14displayBatteryv+0xf8>)
 8001d6c:	4638      	mov	r0, r7
 8001d6e:	2301      	movs	r3, #1
 8001d70:	ca06      	ldmia	r2, {r1, r2}
 8001d72:	f002 fc79 	bl	8004668 <ssd1306_WriteString>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200000a4 	.word	0x200000a4
 8001d84:	40590000 	.word	0x40590000
 8001d88:	20000010 	.word	0x20000010
 8001d8c:	66666667 	.word	0x66666667
 8001d90:	200000ac 	.word	0x200000ac
 8001d94:	200000ad 	.word	0x200000ad
 8001d98:	20000000 	.word	0x20000000

08001d9c <_Z15timecodeDisplayv>:
void timecodeDisplay()
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
	tcDisplay[0] = foo[hr / 10];
 8001da0:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a47      	ldr	r2, [pc, #284]	; (8001ec4 <_Z15timecodeDisplayv+0x128>)
 8001da6:	7812      	ldrb	r2, [r2, #0]
 8001da8:	4947      	ldr	r1, [pc, #284]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001daa:	fba1 1202 	umull	r1, r2, r1, r2
 8001dae:	08d2      	lsrs	r2, r2, #3
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	4413      	add	r3, r2
 8001db4:	781a      	ldrb	r2, [r3, #0]
 8001db6:	4b45      	ldr	r3, [pc, #276]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001db8:	701a      	strb	r2, [r3, #0]
	tcDisplay[1] = foo[hr % 10];
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	4b41      	ldr	r3, [pc, #260]	; (8001ec4 <_Z15timecodeDisplayv+0x128>)
 8001dc0:	781a      	ldrb	r2, [r3, #0]
 8001dc2:	4b41      	ldr	r3, [pc, #260]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc8:	08d9      	lsrs	r1, r3, #3
 8001dca:	460b      	mov	r3, r1
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	4403      	add	r3, r0
 8001dd8:	781a      	ldrb	r2, [r3, #0]
 8001dda:	4b3c      	ldr	r3, [pc, #240]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001ddc:	705a      	strb	r2, [r3, #1]
	tcDisplay[2] = ':';
 8001dde:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001de0:	223a      	movs	r2, #58	; 0x3a
 8001de2:	709a      	strb	r2, [r3, #2]
	tcDisplay[3] = foo[mn / 10];
 8001de4:	4b36      	ldr	r3, [pc, #216]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a39      	ldr	r2, [pc, #228]	; (8001ed0 <_Z15timecodeDisplayv+0x134>)
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	4936      	ldr	r1, [pc, #216]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001dee:	fba1 1202 	umull	r1, r2, r1, r2
 8001df2:	08d2      	lsrs	r2, r2, #3
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	4413      	add	r3, r2
 8001df8:	781a      	ldrb	r2, [r3, #0]
 8001dfa:	4b34      	ldr	r3, [pc, #208]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001dfc:	70da      	strb	r2, [r3, #3]
	tcDisplay[4] = foo[mn % 10];
 8001dfe:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001e00:	6818      	ldr	r0, [r3, #0]
 8001e02:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <_Z15timecodeDisplayv+0x134>)
 8001e04:	781a      	ldrb	r2, [r3, #0]
 8001e06:	4b30      	ldr	r3, [pc, #192]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001e08:	fba3 1302 	umull	r1, r3, r3, r2
 8001e0c:	08d9      	lsrs	r1, r3, #3
 8001e0e:	460b      	mov	r3, r1
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	440b      	add	r3, r1
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	4403      	add	r3, r0
 8001e1c:	781a      	ldrb	r2, [r3, #0]
 8001e1e:	4b2b      	ldr	r3, [pc, #172]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e20:	711a      	strb	r2, [r3, #4]
	tcDisplay[5] = ':';
 8001e22:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e24:	223a      	movs	r2, #58	; 0x3a
 8001e26:	715a      	strb	r2, [r3, #5]
	tcDisplay[6] = foo[sc / 10];
 8001e28:	4b25      	ldr	r3, [pc, #148]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a29      	ldr	r2, [pc, #164]	; (8001ed4 <_Z15timecodeDisplayv+0x138>)
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	4925      	ldr	r1, [pc, #148]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001e32:	fba1 1202 	umull	r1, r2, r1, r2
 8001e36:	08d2      	lsrs	r2, r2, #3
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	781a      	ldrb	r2, [r3, #0]
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e40:	719a      	strb	r2, [r3, #6]
	tcDisplay[7] = foo[sc % 10];
 8001e42:	4b1f      	ldr	r3, [pc, #124]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	4b23      	ldr	r3, [pc, #140]	; (8001ed4 <_Z15timecodeDisplayv+0x138>)
 8001e48:	781a      	ldrb	r2, [r3, #0]
 8001e4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e50:	08d9      	lsrs	r1, r3, #3
 8001e52:	460b      	mov	r3, r1
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	4403      	add	r3, r0
 8001e60:	781a      	ldrb	r2, [r3, #0]
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e64:	71da      	strb	r2, [r3, #7]
	tcDisplay[8] = (frameRate == 4) ? ';' : ':';
 8001e66:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <_Z15timecodeDisplayv+0x13c>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d101      	bne.n	8001e72 <_Z15timecodeDisplayv+0xd6>
 8001e6e:	223b      	movs	r2, #59	; 0x3b
 8001e70:	e000      	b.n	8001e74 <_Z15timecodeDisplayv+0xd8>
 8001e72:	223a      	movs	r2, #58	; 0x3a
 8001e74:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e76:	721a      	strb	r2, [r3, #8]
	tcDisplay[9] = foo[fr / 10];
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a17      	ldr	r2, [pc, #92]	; (8001edc <_Z15timecodeDisplayv+0x140>)
 8001e7e:	7812      	ldrb	r2, [r2, #0]
 8001e80:	4911      	ldr	r1, [pc, #68]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001e82:	fba1 1202 	umull	r1, r2, r1, r2
 8001e86:	08d2      	lsrs	r2, r2, #3
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	781a      	ldrb	r2, [r3, #0]
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001e90:	725a      	strb	r2, [r3, #9]
	tcDisplay[10] = foo[fr % 10];
 8001e92:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <_Z15timecodeDisplayv+0x124>)
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <_Z15timecodeDisplayv+0x140>)
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <_Z15timecodeDisplayv+0x12c>)
 8001e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8001ea0:	08d9      	lsrs	r1, r3, #3
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	4403      	add	r3, r0
 8001eb0:	781a      	ldrb	r2, [r3, #0]
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <_Z15timecodeDisplayv+0x130>)
 8001eb4:	729a      	strb	r2, [r3, #10]
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	20000010 	.word	0x20000010
 8001ec4:	200000a8 	.word	0x200000a8
 8001ec8:	cccccccd 	.word	0xcccccccd
 8001ecc:	20000084 	.word	0x20000084
 8001ed0:	200000a9 	.word	0x200000a9
 8001ed4:	200000aa 	.word	0x200000aa
 8001ed8:	20000099 	.word	0x20000099
 8001edc:	200000ab 	.word	0x200000ab

08001ee0 <_Z11initDisplayv>:
void initDisplay()
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	 if (ssd1306_Init(dispI2C) != 0) {
 8001ee4:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <_Z11initDisplayv+0x28>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f002 f967 	bl	80041bc <ssd1306_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <_Z11initDisplayv+0x22>
     Error_Handler();
 8001efe:	f002 f941 	bl	8004184 <Error_Handler>
   }
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000048 	.word	0x20000048

08001f0c <_Z8menuLoopv>:
uint8_t offsetAdjust;
bool menuItemSelect = false;
uint8_t menuItem = 0;
bool highlightYes = false;
void menuLoop()
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
    bool inMenu = true;
 8001f12:	2301      	movs	r3, #1
 8001f14:	71fb      	strb	r3, [r7, #7]
    rateAdjust = frameRate;
 8001f16:	4b88      	ldr	r3, [pc, #544]	; (8002138 <_Z8menuLoopv+0x22c>)
 8001f18:	781a      	ldrb	r2, [r3, #0]
 8001f1a:	4b88      	ldr	r3, [pc, #544]	; (800213c <_Z8menuLoopv+0x230>)
 8001f1c:	701a      	strb	r2, [r3, #0]
    offsetAdjust = intOffset;
 8001f1e:	4b88      	ldr	r3, [pc, #544]	; (8002140 <_Z8menuLoopv+0x234>)
 8001f20:	781a      	ldrb	r2, [r3, #0]
 8001f22:	4b88      	ldr	r3, [pc, #544]	; (8002144 <_Z8menuLoopv+0x238>)
 8001f24:	701a      	strb	r2, [r3, #0]
	 * check if item is exit
	 * timeout for menu inactivity 10 seconds?
	 */
    

    displayTimeout = HAL_GetTick();
 8001f26:	f002 fee1 	bl	8004cec <HAL_GetTick>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4a86      	ldr	r2, [pc, #536]	; (8002148 <_Z8menuLoopv+0x23c>)
 8001f2e:	6013      	str	r3, [r2, #0]
    while (GPIOC->IDR & GPIO_PIN_13)
 8001f30:	4b86      	ldr	r3, [pc, #536]	; (800214c <_Z8menuLoopv+0x240>)
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	bf14      	ite	ne
 8001f3c:	2301      	movne	r3, #1
 8001f3e:	2300      	moveq	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d000      	beq.n	8001f48 <_Z8menuLoopv+0x3c>
 8001f46:	e7f3      	b.n	8001f30 <_Z8menuLoopv+0x24>
    {
        //While still holding down the menu button
    }
    while (inMenu)
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 81d7 	beq.w	80022fe <_Z8menuLoopv+0x3f2>
    {
        updateDisplay(2);
 8001f50:	2002      	movs	r0, #2
 8001f52:	f7ff f943 	bl	80011dc <_Z13updateDisplayh>
        if (HAL_GetTick() - displayTimeout > 10000)
 8001f56:	f002 fec9 	bl	8004cec <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b7a      	ldr	r3, [pc, #488]	; (8002148 <_Z8menuLoopv+0x23c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f242 7210 	movw	r2, #10000	; 0x2710
 8001f66:	4293      	cmp	r3, r2
 8001f68:	bf8c      	ite	hi
 8001f6a:	2301      	movhi	r3, #1
 8001f6c:	2300      	movls	r3, #0
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <_Z8menuLoopv+0x6c>
        {
            inMenu = false;
 8001f74:	2300      	movs	r3, #0
 8001f76:	71fb      	strb	r3, [r7, #7]
        }
        if (GPIOB->IDR & GPIO_PIN_9)
 8001f78:	4b75      	ldr	r3, [pc, #468]	; (8002150 <_Z8menuLoopv+0x244>)
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	bf14      	ite	ne
 8001f84:	2301      	movne	r3, #1
 8001f86:	2300      	moveq	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d065      	beq.n	800205a <_Z8menuLoopv+0x14e>
        { //Plus button
            displayTimeout = HAL_GetTick();
 8001f8e:	f002 fead 	bl	8004cec <HAL_GetTick>
 8001f92:	4603      	mov	r3, r0
 8001f94:	4a6c      	ldr	r2, [pc, #432]	; (8002148 <_Z8menuLoopv+0x23c>)
 8001f96:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 8001f98:	f002 fea8 	bl	8004cec <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	4b6d      	ldr	r3, [pc, #436]	; (8002154 <_Z8menuLoopv+0x248>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8001fa8:	bf8c      	ite	hi
 8001faa:	2301      	movhi	r3, #1
 8001fac:	2300      	movls	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d052      	beq.n	800205a <_Z8menuLoopv+0x14e>
            {
                if (menuItemSelect)
 8001fb4:	4b68      	ldr	r3, [pc, #416]	; (8002158 <_Z8menuLoopv+0x24c>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d03c      	beq.n	8002036 <_Z8menuLoopv+0x12a>
                { //Menu item selected, scrolling through values
                    switch (menuItem)
 8001fbc:	4b67      	ldr	r3, [pc, #412]	; (800215c <_Z8menuLoopv+0x250>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d845      	bhi.n	8002050 <_Z8menuLoopv+0x144>
 8001fc4:	a201      	add	r2, pc, #4	; (adr r2, 8001fcc <_Z8menuLoopv+0xc0>)
 8001fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fca:	bf00      	nop
 8001fcc:	08001fdd 	.word	0x08001fdd
 8001fd0:	08001ffb 	.word	0x08001ffb
 8001fd4:	08002051 	.word	0x08002051
 8001fd8:	08002019 	.word	0x08002019
                    {
                    case 0: //Rate
                        if (rateAdjust == 0)
 8001fdc:	4b57      	ldr	r3, [pc, #348]	; (800213c <_Z8menuLoopv+0x230>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d103      	bne.n	8001fec <_Z8menuLoopv+0xe0>
                            rateAdjust = 5;
 8001fe4:	4b55      	ldr	r3, [pc, #340]	; (800213c <_Z8menuLoopv+0x230>)
 8001fe6:	2205      	movs	r2, #5
 8001fe8:	701a      	strb	r2, [r3, #0]
                        else
                            rateAdjust--;
                        break;
 8001fea:	e031      	b.n	8002050 <_Z8menuLoopv+0x144>
                            rateAdjust--;
 8001fec:	4b53      	ldr	r3, [pc, #332]	; (800213c <_Z8menuLoopv+0x230>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	4b51      	ldr	r3, [pc, #324]	; (800213c <_Z8menuLoopv+0x230>)
 8001ff6:	701a      	strb	r2, [r3, #0]
                        break;
 8001ff8:	e02a      	b.n	8002050 <_Z8menuLoopv+0x144>
                    case 1: //Offset
                        if (offsetAdjust == 0)
 8001ffa:	4b52      	ldr	r3, [pc, #328]	; (8002144 <_Z8menuLoopv+0x238>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d103      	bne.n	800200a <_Z8menuLoopv+0xfe>
                            offsetAdjust = 0;
 8002002:	4b50      	ldr	r3, [pc, #320]	; (8002144 <_Z8menuLoopv+0x238>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]
                        else
                            offsetAdjust--;
                        break;
 8002008:	e022      	b.n	8002050 <_Z8menuLoopv+0x144>
                            offsetAdjust--;
 800200a:	4b4e      	ldr	r3, [pc, #312]	; (8002144 <_Z8menuLoopv+0x238>)
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	3b01      	subs	r3, #1
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4b4c      	ldr	r3, [pc, #304]	; (8002144 <_Z8menuLoopv+0x238>)
 8002014:	701a      	strb	r2, [r3, #0]
                        break;
 8002016:	e01b      	b.n	8002050 <_Z8menuLoopv+0x144>
                    case 2:
                        break;
                    case 3:
                        if (autoOff == 0)
 8002018:	4b51      	ldr	r3, [pc, #324]	; (8002160 <_Z8menuLoopv+0x254>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d103      	bne.n	8002028 <_Z8menuLoopv+0x11c>
                            autoOff = 4;
 8002020:	4b4f      	ldr	r3, [pc, #316]	; (8002160 <_Z8menuLoopv+0x254>)
 8002022:	2204      	movs	r2, #4
 8002024:	701a      	strb	r2, [r3, #0]
                        else
                            autoOff--;
                        break;
 8002026:	e013      	b.n	8002050 <_Z8menuLoopv+0x144>
                            autoOff--;
 8002028:	4b4d      	ldr	r3, [pc, #308]	; (8002160 <_Z8menuLoopv+0x254>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	3b01      	subs	r3, #1
 800202e:	b2da      	uxtb	r2, r3
 8002030:	4b4b      	ldr	r3, [pc, #300]	; (8002160 <_Z8menuLoopv+0x254>)
 8002032:	701a      	strb	r2, [r3, #0]
                        break;
 8002034:	e00c      	b.n	8002050 <_Z8menuLoopv+0x144>
                        
                    }
                }
                else
                { //Scrolling through menu
                    menuItem++;
 8002036:	4b49      	ldr	r3, [pc, #292]	; (800215c <_Z8menuLoopv+0x250>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	3301      	adds	r3, #1
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4b47      	ldr	r3, [pc, #284]	; (800215c <_Z8menuLoopv+0x250>)
 8002040:	701a      	strb	r2, [r3, #0]
                    if (menuItem > 4)
 8002042:	4b46      	ldr	r3, [pc, #280]	; (800215c <_Z8menuLoopv+0x250>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b04      	cmp	r3, #4
 8002048:	d902      	bls.n	8002050 <_Z8menuLoopv+0x144>
                        menuItem = 0;
 800204a:	4b44      	ldr	r3, [pc, #272]	; (800215c <_Z8menuLoopv+0x250>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
                }
                buttonTime = HAL_GetTick(); //Debounce timer
 8002050:	f002 fe4c 	bl	8004cec <HAL_GetTick>
 8002054:	4603      	mov	r3, r0
 8002056:	4a3f      	ldr	r2, [pc, #252]	; (8002154 <_Z8menuLoopv+0x248>)
 8002058:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOB->IDR & GPIO_PIN_8)
 800205a:	4b3d      	ldr	r3, [pc, #244]	; (8002150 <_Z8menuLoopv+0x244>)
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002062:	2b00      	cmp	r3, #0
 8002064:	bf14      	ite	ne
 8002066:	2301      	movne	r3, #1
 8002068:	2300      	moveq	r3, #0
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b00      	cmp	r3, #0
 800206e:	d07f      	beq.n	8002170 <_Z8menuLoopv+0x264>
        { //Minus button

            displayTimeout = HAL_GetTick();
 8002070:	f002 fe3c 	bl	8004cec <HAL_GetTick>
 8002074:	4603      	mov	r3, r0
 8002076:	4a34      	ldr	r2, [pc, #208]	; (8002148 <_Z8menuLoopv+0x23c>)
 8002078:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 800207a:	f002 fe37 	bl	8004cec <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	4b34      	ldr	r3, [pc, #208]	; (8002154 <_Z8menuLoopv+0x248>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800208a:	bf8c      	ite	hi
 800208c:	2301      	movhi	r3, #1
 800208e:	2300      	movls	r3, #0
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d06c      	beq.n	8002170 <_Z8menuLoopv+0x264>
            {
                if (menuItemSelect)
 8002096:	4b30      	ldr	r3, [pc, #192]	; (8002158 <_Z8menuLoopv+0x24c>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d038      	beq.n	8002110 <_Z8menuLoopv+0x204>
                { //Scrolling through option
                    switch (menuItem)
 800209e:	4b2f      	ldr	r3, [pc, #188]	; (800215c <_Z8menuLoopv+0x250>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b03      	cmp	r3, #3
 80020a4:	d85f      	bhi.n	8002166 <_Z8menuLoopv+0x25a>
 80020a6:	a201      	add	r2, pc, #4	; (adr r2, 80020ac <_Z8menuLoopv+0x1a0>)
 80020a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ac:	080020bd 	.word	0x080020bd
 80020b0:	080020d9 	.word	0x080020d9
 80020b4:	08002167 	.word	0x08002167
 80020b8:	080020f5 	.word	0x080020f5
                    {
                    case 0:
                        rateAdjust++;
 80020bc:	4b1f      	ldr	r3, [pc, #124]	; (800213c <_Z8menuLoopv+0x230>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <_Z8menuLoopv+0x230>)
 80020c6:	701a      	strb	r2, [r3, #0]
                        if (rateAdjust > 5)
 80020c8:	4b1c      	ldr	r3, [pc, #112]	; (800213c <_Z8menuLoopv+0x230>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b05      	cmp	r3, #5
 80020ce:	d92e      	bls.n	800212e <_Z8menuLoopv+0x222>
                            rateAdjust = 0;
 80020d0:	4b1a      	ldr	r3, [pc, #104]	; (800213c <_Z8menuLoopv+0x230>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
                        break;
 80020d6:	e02a      	b.n	800212e <_Z8menuLoopv+0x222>
                        
                    case 1:
                        offsetAdjust++;
 80020d8:	4b1a      	ldr	r3, [pc, #104]	; (8002144 <_Z8menuLoopv+0x238>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	3301      	adds	r3, #1
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <_Z8menuLoopv+0x238>)
 80020e2:	701a      	strb	r2, [r3, #0]
                        if (offsetAdjust > 60)
 80020e4:	4b17      	ldr	r3, [pc, #92]	; (8002144 <_Z8menuLoopv+0x238>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b3c      	cmp	r3, #60	; 0x3c
 80020ea:	d922      	bls.n	8002132 <_Z8menuLoopv+0x226>
                            offsetAdjust = 60;
 80020ec:	4b15      	ldr	r3, [pc, #84]	; (8002144 <_Z8menuLoopv+0x238>)
 80020ee:	223c      	movs	r2, #60	; 0x3c
 80020f0:	701a      	strb	r2, [r3, #0]
                        break;
 80020f2:	e01e      	b.n	8002132 <_Z8menuLoopv+0x226>
                    case 2:
                        break;
                    case 3:
                        autoOff++;
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <_Z8menuLoopv+0x254>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	3301      	adds	r3, #1
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	4b18      	ldr	r3, [pc, #96]	; (8002160 <_Z8menuLoopv+0x254>)
 80020fe:	701a      	strb	r2, [r3, #0]
                        if (autoOff > 4)
 8002100:	4b17      	ldr	r3, [pc, #92]	; (8002160 <_Z8menuLoopv+0x254>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b04      	cmp	r3, #4
 8002106:	d92d      	bls.n	8002164 <_Z8menuLoopv+0x258>
                            autoOff = 0;
 8002108:	4b15      	ldr	r3, [pc, #84]	; (8002160 <_Z8menuLoopv+0x254>)
 800210a:	2200      	movs	r2, #0
 800210c:	701a      	strb	r2, [r3, #0]
                        break;
 800210e:	e029      	b.n	8002164 <_Z8menuLoopv+0x258>
                    }
                }
                else
                { //Scrolling through menu
                    if (menuItem == 0)
 8002110:	4b12      	ldr	r3, [pc, #72]	; (800215c <_Z8menuLoopv+0x250>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d103      	bne.n	8002120 <_Z8menuLoopv+0x214>
                        menuItem = 4;
 8002118:	4b10      	ldr	r3, [pc, #64]	; (800215c <_Z8menuLoopv+0x250>)
 800211a:	2204      	movs	r2, #4
 800211c:	701a      	strb	r2, [r3, #0]
 800211e:	e022      	b.n	8002166 <_Z8menuLoopv+0x25a>
                    else
                        menuItem--;
 8002120:	4b0e      	ldr	r3, [pc, #56]	; (800215c <_Z8menuLoopv+0x250>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	3b01      	subs	r3, #1
 8002126:	b2da      	uxtb	r2, r3
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <_Z8menuLoopv+0x250>)
 800212a:	701a      	strb	r2, [r3, #0]
 800212c:	e01b      	b.n	8002166 <_Z8menuLoopv+0x25a>
                        break;
 800212e:	bf00      	nop
 8002130:	e019      	b.n	8002166 <_Z8menuLoopv+0x25a>
                        break;
 8002132:	bf00      	nop
 8002134:	e017      	b.n	8002166 <_Z8menuLoopv+0x25a>
 8002136:	bf00      	nop
 8002138:	20000099 	.word	0x20000099
 800213c:	200000d4 	.word	0x200000d4
 8002140:	20000014 	.word	0x20000014
 8002144:	200000d5 	.word	0x200000d5
 8002148:	200000cc 	.word	0x200000cc
 800214c:	48000800 	.word	0x48000800
 8002150:	48000400 	.word	0x48000400
 8002154:	200000d0 	.word	0x200000d0
 8002158:	200000d6 	.word	0x200000d6
 800215c:	200000d7 	.word	0x200000d7
 8002160:	200000a0 	.word	0x200000a0
                        break;
 8002164:	bf00      	nop
                }
                buttonTime = HAL_GetTick(); //Debounce timer
 8002166:	f002 fdc1 	bl	8004cec <HAL_GetTick>
 800216a:	4603      	mov	r3, r0
 800216c:	4a67      	ldr	r2, [pc, #412]	; (800230c <_Z8menuLoopv+0x400>)
 800216e:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOC->IDR & GPIO_PIN_13)
 8002170:	4b67      	ldr	r3, [pc, #412]	; (8002310 <_Z8menuLoopv+0x404>)
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf14      	ite	ne
 800217c:	2301      	movne	r3, #1
 800217e:	2300      	moveq	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	f43f aee0 	beq.w	8001f48 <_Z8menuLoopv+0x3c>
        { //Menu button
            displayTimeout = HAL_GetTick();
 8002188:	f002 fdb0 	bl	8004cec <HAL_GetTick>
 800218c:	4603      	mov	r3, r0
 800218e:	4a61      	ldr	r2, [pc, #388]	; (8002314 <_Z8menuLoopv+0x408>)
 8002190:	6013      	str	r3, [r2, #0]
            if (!(GPIOB->IDR & GPIO_PIN_8))
 8002192:	4b61      	ldr	r3, [pc, #388]	; (8002318 <_Z8menuLoopv+0x40c>)
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	bf0c      	ite	eq
 800219e:	2301      	moveq	r3, #1
 80021a0:	2300      	movne	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f43f aecf 	beq.w	8001f48 <_Z8menuLoopv+0x3c>
            {

                displayTimeout = HAL_GetTick();
 80021aa:	f002 fd9f 	bl	8004cec <HAL_GetTick>
 80021ae:	4603      	mov	r3, r0
 80021b0:	4a58      	ldr	r2, [pc, #352]	; (8002314 <_Z8menuLoopv+0x408>)
 80021b2:	6013      	str	r3, [r2, #0]
                if (HAL_GetTick() - buttonTime > 350) //Debounce
 80021b4:	f002 fd9a 	bl	8004cec <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	4b54      	ldr	r3, [pc, #336]	; (800230c <_Z8menuLoopv+0x400>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80021c4:	bf8c      	ite	hi
 80021c6:	2301      	movhi	r3, #1
 80021c8:	2300      	movls	r3, #0
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f43f aebb 	beq.w	8001f48 <_Z8menuLoopv+0x3c>
                {
                    if (!menuItemSelect)
 80021d2:	4b52      	ldr	r3, [pc, #328]	; (800231c <_Z8menuLoopv+0x410>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	f083 0301 	eor.w	r3, r3, #1
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d03b      	beq.n	8002258 <_Z8menuLoopv+0x34c>
                    { //if scrolling through menu items
                        switch (menuItem)
 80021e0:	4b4f      	ldr	r3, [pc, #316]	; (8002320 <_Z8menuLoopv+0x414>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	f200 8084 	bhi.w	80022f2 <_Z8menuLoopv+0x3e6>
 80021ea:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <_Z8menuLoopv+0x2e4>)
 80021ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f0:	08002205 	.word	0x08002205
 80021f4:	0800220d 	.word	0x0800220d
 80021f8:	08002215 	.word	0x08002215
 80021fc:	0800223b 	.word	0x0800223b
 8002200:	08002243 	.word	0x08002243
                        {
                        case 0: //Rate
                            menuItemSelect = true;
 8002204:	4b45      	ldr	r3, [pc, #276]	; (800231c <_Z8menuLoopv+0x410>)
 8002206:	2201      	movs	r2, #1
 8002208:	701a      	strb	r2, [r3, #0]
                            break;
 800220a:	e072      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 1: //Offset
                            menuItemSelect = true;
 800220c:	4b43      	ldr	r3, [pc, #268]	; (800231c <_Z8menuLoopv+0x410>)
 800220e:	2201      	movs	r2, #1
 8002210:	701a      	strb	r2, [r3, #0]
                            //offsetAlert();
                            ///while (GPIOC->IDR & GPIO_PIN_13)
                            //{displayTimeout = HAL_GetTick();}
                            break;
 8002212:	e06e      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 2: //Re-jam
                            reJamAlert();
 8002214:	f000 f9c4 	bl	80025a0 <_Z10reJamAlertv>
                            while (GPIOC->IDR & GPIO_PIN_13)
 8002218:	4b3d      	ldr	r3, [pc, #244]	; (8002310 <_Z8menuLoopv+0x404>)
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002220:	2b00      	cmp	r3, #0
 8002222:	bf14      	ite	ne
 8002224:	2301      	movne	r3, #1
 8002226:	2300      	moveq	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d060      	beq.n	80022f0 <_Z8menuLoopv+0x3e4>
                            {displayTimeout = HAL_GetTick();}
 800222e:	f002 fd5d 	bl	8004cec <HAL_GetTick>
 8002232:	4603      	mov	r3, r0
 8002234:	4a37      	ldr	r2, [pc, #220]	; (8002314 <_Z8menuLoopv+0x408>)
 8002236:	6013      	str	r3, [r2, #0]
                            while (GPIOC->IDR & GPIO_PIN_13)
 8002238:	e7ee      	b.n	8002218 <_Z8menuLoopv+0x30c>
                            break;
                        case 3: //Auto-Off
                            menuItemSelect = true;
 800223a:	4b38      	ldr	r3, [pc, #224]	; (800231c <_Z8menuLoopv+0x410>)
 800223c:	2201      	movs	r2, #1
 800223e:	701a      	strb	r2, [r3, #0]
                            break;
 8002240:	e057      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 4: //Exit menu
                            buttonTime = HAL_GetTick();
 8002242:	f002 fd53 	bl	8004cec <HAL_GetTick>
 8002246:	4603      	mov	r3, r0
 8002248:	4a30      	ldr	r2, [pc, #192]	; (800230c <_Z8menuLoopv+0x400>)
 800224a:	6013      	str	r3, [r2, #0]
                            //menuCount = HAL_GetTick();
                            //GPIOH->ODR |= GPIO_PIN_3; //Not sure what this does
                            //Write to EEPROM
                            inMenu = false;
 800224c:	2300      	movs	r3, #0
 800224e:	71fb      	strb	r3, [r7, #7]
                            uptimeMinutes = 0;
 8002250:	4b34      	ldr	r3, [pc, #208]	; (8002324 <_Z8menuLoopv+0x418>)
 8002252:	2200      	movs	r2, #0
 8002254:	801a      	strh	r2, [r3, #0]
                            break;
 8002256:	e04c      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        }
                    }
                    else //Exit menu option
                    {
                        switch (menuItem)
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <_Z8menuLoopv+0x414>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d848      	bhi.n	80022f2 <_Z8menuLoopv+0x3e6>
 8002260:	a201      	add	r2, pc, #4	; (adr r2, 8002268 <_Z8menuLoopv+0x35c>)
 8002262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002266:	bf00      	nop
 8002268:	08002279 	.word	0x08002279
 800226c:	080022af 	.word	0x080022af
 8002270:	080022dd 	.word	0x080022dd
 8002274:	080022e9 	.word	0x080022e9
                        {
                        case 0: //Rate
                            menuItemSelect = false;
 8002278:	4b28      	ldr	r3, [pc, #160]	; (800231c <_Z8menuLoopv+0x410>)
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
                            rateAlert();
 800227e:	f000 f857 	bl	8002330 <_Z9rateAlertv>
                            while (GPIOC->IDR & GPIO_PIN_13)
 8002282:	4b23      	ldr	r3, [pc, #140]	; (8002310 <_Z8menuLoopv+0x404>)
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800228a:	2b00      	cmp	r3, #0
 800228c:	bf14      	ite	ne
 800228e:	2301      	movne	r3, #1
 8002290:	2300      	moveq	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <_Z8menuLoopv+0x398>
                            {displayTimeout = HAL_GetTick();}
 8002298:	f002 fd28 	bl	8004cec <HAL_GetTick>
 800229c:	4603      	mov	r3, r0
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <_Z8menuLoopv+0x408>)
 80022a0:	6013      	str	r3, [r2, #0]
                            while (GPIOC->IDR & GPIO_PIN_13)
 80022a2:	e7ee      	b.n	8002282 <_Z8menuLoopv+0x376>
                            rateAdjust = frameRate;
 80022a4:	4b20      	ldr	r3, [pc, #128]	; (8002328 <_Z8menuLoopv+0x41c>)
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	4b20      	ldr	r3, [pc, #128]	; (800232c <_Z8menuLoopv+0x420>)
 80022aa:	701a      	strb	r2, [r3, #0]
                            break;
 80022ac:	e021      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 1: //Offset
                            offsetAlert();
 80022ae:	f000 f909 	bl	80024c4 <_Z11offsetAlertv>
                            while (GPIOC->IDR & GPIO_PIN_13)
 80022b2:	4b17      	ldr	r3, [pc, #92]	; (8002310 <_Z8menuLoopv+0x404>)
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf14      	ite	ne
 80022be:	2301      	movne	r3, #1
 80022c0:	2300      	moveq	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d005      	beq.n	80022d4 <_Z8menuLoopv+0x3c8>
                            {displayTimeout = HAL_GetTick();}
 80022c8:	f002 fd10 	bl	8004cec <HAL_GetTick>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4a11      	ldr	r2, [pc, #68]	; (8002314 <_Z8menuLoopv+0x408>)
 80022d0:	6013      	str	r3, [r2, #0]
                            while (GPIOC->IDR & GPIO_PIN_13)
 80022d2:	e7ee      	b.n	80022b2 <_Z8menuLoopv+0x3a6>
                            menuItemSelect = false;
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <_Z8menuLoopv+0x410>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
                            break;
 80022da:	e00a      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 2: //Re-Jam
                            reJamAlert();
 80022dc:	f000 f960 	bl	80025a0 <_Z10reJamAlertv>
                            menuItemSelect = false;
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <_Z8menuLoopv+0x410>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
                            break;
 80022e6:	e004      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                        case 3: //Auto-Off
                            menuItemSelect = false;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <_Z8menuLoopv+0x410>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
                            break;
 80022ee:	e000      	b.n	80022f2 <_Z8menuLoopv+0x3e6>
                            break;
 80022f0:	bf00      	nop
                        }
                    }
                    buttonTime = HAL_GetTick(); //Debounce timer
 80022f2:	f002 fcfb 	bl	8004cec <HAL_GetTick>
 80022f6:	4603      	mov	r3, r0
 80022f8:	4a04      	ldr	r2, [pc, #16]	; (800230c <_Z8menuLoopv+0x400>)
 80022fa:	6013      	str	r3, [r2, #0]
    while (inMenu)
 80022fc:	e624      	b.n	8001f48 <_Z8menuLoopv+0x3c>
                }
            }
        }
    }
    updateDisplay(0x0);
 80022fe:	2000      	movs	r0, #0
 8002300:	f7fe ff6c 	bl	80011dc <_Z13updateDisplayh>
}
 8002304:	bf00      	nop
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	200000d0 	.word	0x200000d0
 8002310:	48000800 	.word	0x48000800
 8002314:	200000cc 	.word	0x200000cc
 8002318:	48000400 	.word	0x48000400
 800231c:	200000d6 	.word	0x200000d6
 8002320:	200000d7 	.word	0x200000d7
 8002324:	200000a2 	.word	0x200000a2
 8002328:	20000099 	.word	0x20000099
 800232c:	200000d4 	.word	0x200000d4

08002330 <_Z9rateAlertv>:
        break;
    }
}

void rateAlert()
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
    bool inLoop = true;
 8002336:	2301      	movs	r3, #1
 8002338:	71fb      	strb	r3, [r7, #7]
    highlightYes = false;
 800233a:	4b5b      	ldr	r3, [pc, #364]	; (80024a8 <_Z9rateAlertv+0x178>)
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
    updateDisplay(0x5);
 8002340:	2005      	movs	r0, #5
 8002342:	f7fe ff4b 	bl	80011dc <_Z13updateDisplayh>
    while (GPIOC->IDR & GPIO_PIN_13)
 8002346:	4b59      	ldr	r3, [pc, #356]	; (80024ac <_Z9rateAlertv+0x17c>)
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800234e:	2b00      	cmp	r3, #0
 8002350:	bf14      	ite	ne
 8002352:	2301      	movne	r3, #1
 8002354:	2300      	moveq	r3, #0
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d000      	beq.n	800235e <_Z9rateAlertv+0x2e>
 800235c:	e7f3      	b.n	8002346 <_Z9rateAlertv+0x16>
    {
        //While still holding down the menu button
    }
    while (inLoop)
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 809c 	beq.w	800249e <_Z9rateAlertv+0x16e>
    {
        updateDisplay(0x5);
 8002366:	2005      	movs	r0, #5
 8002368:	f7fe ff38 	bl	80011dc <_Z13updateDisplayh>
        if (HAL_GetTick() - displayTimeout > 5000)
 800236c:	f002 fcbe 	bl	8004cec <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	4b4f      	ldr	r3, [pc, #316]	; (80024b0 <_Z9rateAlertv+0x180>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	; 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	bf8c      	ite	hi
 8002380:	2301      	movhi	r3, #1
 8002382:	2300      	movls	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <_Z9rateAlertv+0x64>
        {
            highlightYes = false;
 800238a:	4b47      	ldr	r3, [pc, #284]	; (80024a8 <_Z9rateAlertv+0x178>)
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
            inLoop = false;
 8002390:	2300      	movs	r3, #0
 8002392:	71fb      	strb	r3, [r7, #7]
        }

        if (GPIOB->IDR & GPIO_PIN_9)
 8002394:	4b47      	ldr	r3, [pc, #284]	; (80024b4 <_Z9rateAlertv+0x184>)
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800239c:	2b00      	cmp	r3, #0
 800239e:	bf14      	ite	ne
 80023a0:	2301      	movne	r3, #1
 80023a2:	2300      	moveq	r3, #0
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d01e      	beq.n	80023e8 <_Z9rateAlertv+0xb8>
        { //Plus button
            displayTimeout = HAL_GetTick();
 80023aa:	f002 fc9f 	bl	8004cec <HAL_GetTick>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a3f      	ldr	r2, [pc, #252]	; (80024b0 <_Z9rateAlertv+0x180>)
 80023b2:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 80023b4:	f002 fc9a 	bl	8004cec <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	4b3f      	ldr	r3, [pc, #252]	; (80024b8 <_Z9rateAlertv+0x188>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80023c4:	bf8c      	ite	hi
 80023c6:	2301      	movhi	r3, #1
 80023c8:	2300      	movls	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00b      	beq.n	80023e8 <_Z9rateAlertv+0xb8>
            {
                highlightYes = !highlightYes;
 80023d0:	4b35      	ldr	r3, [pc, #212]	; (80024a8 <_Z9rateAlertv+0x178>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	f083 0301 	eor.w	r3, r3, #1
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4b33      	ldr	r3, [pc, #204]	; (80024a8 <_Z9rateAlertv+0x178>)
 80023dc:	701a      	strb	r2, [r3, #0]
                buttonTime = HAL_GetTick(); //Debounce timer
 80023de:	f002 fc85 	bl	8004cec <HAL_GetTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a34      	ldr	r2, [pc, #208]	; (80024b8 <_Z9rateAlertv+0x188>)
 80023e6:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOB->IDR & GPIO_PIN_8)
 80023e8:	4b32      	ldr	r3, [pc, #200]	; (80024b4 <_Z9rateAlertv+0x184>)
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d01e      	beq.n	800243c <_Z9rateAlertv+0x10c>
        { //Minus button
            displayTimeout = HAL_GetTick();
 80023fe:	f002 fc75 	bl	8004cec <HAL_GetTick>
 8002402:	4603      	mov	r3, r0
 8002404:	4a2a      	ldr	r2, [pc, #168]	; (80024b0 <_Z9rateAlertv+0x180>)
 8002406:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 8002408:	f002 fc70 	bl	8004cec <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	4b2a      	ldr	r3, [pc, #168]	; (80024b8 <_Z9rateAlertv+0x188>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002418:	bf8c      	ite	hi
 800241a:	2301      	movhi	r3, #1
 800241c:	2300      	movls	r3, #0
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <_Z9rateAlertv+0x10c>
            {
                highlightYes = !highlightYes;
 8002424:	4b20      	ldr	r3, [pc, #128]	; (80024a8 <_Z9rateAlertv+0x178>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	f083 0301 	eor.w	r3, r3, #1
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <_Z9rateAlertv+0x178>)
 8002430:	701a      	strb	r2, [r3, #0]
                buttonTime = HAL_GetTick(); //Debounce timer
 8002432:	f002 fc5b 	bl	8004cec <HAL_GetTick>
 8002436:	4603      	mov	r3, r0
 8002438:	4a1f      	ldr	r2, [pc, #124]	; (80024b8 <_Z9rateAlertv+0x188>)
 800243a:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOC->IDR & GPIO_PIN_13)
 800243c:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <_Z9rateAlertv+0x17c>)
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf14      	ite	ne
 8002448:	2301      	movne	r3, #1
 800244a:	2300      	moveq	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d085      	beq.n	800235e <_Z9rateAlertv+0x2e>
        { //Menu button
            displayTimeout = HAL_GetTick();
 8002452:	f002 fc4b 	bl	8004cec <HAL_GetTick>
 8002456:	4603      	mov	r3, r0
 8002458:	4a15      	ldr	r2, [pc, #84]	; (80024b0 <_Z9rateAlertv+0x180>)
 800245a:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 800245c:	f002 fc46 	bl	8004cec <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <_Z9rateAlertv+0x188>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800246c:	bf8c      	ite	hi
 800246e:	2301      	movhi	r3, #1
 8002470:	2300      	movls	r3, #0
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	f43f af72 	beq.w	800235e <_Z9rateAlertv+0x2e>
            {
                if (highlightYes)
 800247a:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <_Z9rateAlertv+0x178>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00b      	beq.n	800249a <_Z9rateAlertv+0x16a>
                {
                    frameRate = rateAdjust;
 8002482:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <_Z9rateAlertv+0x18c>)
 8002484:	781a      	ldrb	r2, [r3, #0]
 8002486:	4b0e      	ldr	r3, [pc, #56]	; (80024c0 <_Z9rateAlertv+0x190>)
 8002488:	701a      	strb	r2, [r3, #0]
                    resetTimecode();
 800248a:	f000 fa19 	bl	80028c0 <_Z13resetTimecodev>
                    highlightYes = false;
 800248e:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <_Z9rateAlertv+0x178>)
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
                    inLoop = false;
 8002494:	2300      	movs	r3, #0
 8002496:	71fb      	strb	r3, [r7, #7]
                    break;
 8002498:	e001      	b.n	800249e <_Z9rateAlertv+0x16e>
                }
                inLoop = false;
 800249a:	2300      	movs	r3, #0
 800249c:	71fb      	strb	r3, [r7, #7]
                break;
                buttonTime = HAL_GetTick(); //Debounce timer
            }
        }
    }
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200000d8 	.word	0x200000d8
 80024ac:	48000800 	.word	0x48000800
 80024b0:	200000cc 	.word	0x200000cc
 80024b4:	48000400 	.word	0x48000400
 80024b8:	200000d0 	.word	0x200000d0
 80024bc:	200000d4 	.word	0x200000d4
 80024c0:	20000099 	.word	0x20000099

080024c4 <_Z11offsetAlertv>:

void offsetAlert()
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
    bool inLoop = true;
 80024ca:	2301      	movs	r3, #1
 80024cc:	71fb      	strb	r3, [r7, #7]
    updateDisplay(0x6);
 80024ce:	2006      	movs	r0, #6
 80024d0:	f7fe fe84 	bl	80011dc <_Z13updateDisplayh>
    while (GPIOC->IDR & GPIO_PIN_13)
 80024d4:	4b2c      	ldr	r3, [pc, #176]	; (8002588 <_Z11offsetAlertv+0xc4>)
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	bf14      	ite	ne
 80024e0:	2301      	movne	r3, #1
 80024e2:	2300      	moveq	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d000      	beq.n	80024ec <_Z11offsetAlertv+0x28>
 80024ea:	e7f3      	b.n	80024d4 <_Z11offsetAlertv+0x10>
    {
        //While still holding down the menu button
    }
    while (inLoop)
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d046      	beq.n	8002580 <_Z11offsetAlertv+0xbc>
    {
        updateDisplay(0x6);
 80024f2:	2006      	movs	r0, #6
 80024f4:	f7fe fe72 	bl	80011dc <_Z13updateDisplayh>
        if (HAL_GetTick() - displayTimeout > 8000)
 80024f8:	f002 fbf8 	bl	8004cec <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	4b23      	ldr	r3, [pc, #140]	; (800258c <_Z11offsetAlertv+0xc8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002508:	bf8c      	ite	hi
 800250a:	2301      	movhi	r3, #1
 800250c:	2300      	movls	r3, #0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	d004      	beq.n	800251e <_Z11offsetAlertv+0x5a>
        {
            highlightYes = false;
 8002514:	4b1e      	ldr	r3, [pc, #120]	; (8002590 <_Z11offsetAlertv+0xcc>)
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
            inLoop = false;
 800251a:	2300      	movs	r3, #0
 800251c:	71fb      	strb	r3, [r7, #7]
        }

        if (GPIOC->IDR & GPIO_PIN_13)
 800251e:	4b1a      	ldr	r3, [pc, #104]	; (8002588 <_Z11offsetAlertv+0xc4>)
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002526:	2b00      	cmp	r3, #0
 8002528:	bf14      	ite	ne
 800252a:	2301      	movne	r3, #1
 800252c:	2300      	moveq	r3, #0
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0db      	beq.n	80024ec <_Z11offsetAlertv+0x28>
        { //Menu button
            displayTimeout = HAL_GetTick();
 8002534:	f002 fbda 	bl	8004cec <HAL_GetTick>
 8002538:	4603      	mov	r3, r0
 800253a:	4a14      	ldr	r2, [pc, #80]	; (800258c <_Z11offsetAlertv+0xc8>)
 800253c:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 800253e:	f002 fbd5 	bl	8004cec <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	4b13      	ldr	r3, [pc, #76]	; (8002594 <_Z11offsetAlertv+0xd0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800254e:	bf8c      	ite	hi
 8002550:	2301      	movhi	r3, #1
 8002552:	2300      	movls	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0c8      	beq.n	80024ec <_Z11offsetAlertv+0x28>
            {
                //Add/subtract offset to current frame?
                //Set offset for future jams?
                intOffset = offsetAdjust;
 800255a:	4b0f      	ldr	r3, [pc, #60]	; (8002598 <_Z11offsetAlertv+0xd4>)
 800255c:	781a      	ldrb	r2, [r3, #0]
 800255e:	4b0f      	ldr	r3, [pc, #60]	; (800259c <_Z11offsetAlertv+0xd8>)
 8002560:	701a      	strb	r2, [r3, #0]
                highlightYes = !highlightYes;
 8002562:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <_Z11offsetAlertv+0xcc>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	f083 0301 	eor.w	r3, r3, #1
 800256a:	b2da      	uxtb	r2, r3
 800256c:	4b08      	ldr	r3, [pc, #32]	; (8002590 <_Z11offsetAlertv+0xcc>)
 800256e:	701a      	strb	r2, [r3, #0]
                buttonTime = HAL_GetTick(); //Debounce timer
 8002570:	f002 fbbc 	bl	8004cec <HAL_GetTick>
 8002574:	4603      	mov	r3, r0
 8002576:	4a07      	ldr	r2, [pc, #28]	; (8002594 <_Z11offsetAlertv+0xd0>)
 8002578:	6013      	str	r3, [r2, #0]
                inLoop = false;
 800257a:	2300      	movs	r3, #0
 800257c:	71fb      	strb	r3, [r7, #7]
    while (inLoop)
 800257e:	e7b5      	b.n	80024ec <_Z11offsetAlertv+0x28>
            }
        }
    }
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	48000800 	.word	0x48000800
 800258c:	200000cc 	.word	0x200000cc
 8002590:	200000d8 	.word	0x200000d8
 8002594:	200000d0 	.word	0x200000d0
 8002598:	200000d5 	.word	0x200000d5
 800259c:	20000014 	.word	0x20000014

080025a0 <_Z10reJamAlertv>:

void reJamAlert()
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
    bool inLoop = true;
 80025a6:	2301      	movs	r3, #1
 80025a8:	71fb      	strb	r3, [r7, #7]
    highlightYes = false;
 80025aa:	4b5e      	ldr	r3, [pc, #376]	; (8002724 <_Z10reJamAlertv+0x184>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
    updateDisplay(0x7);
 80025b0:	2007      	movs	r0, #7
 80025b2:	f7fe fe13 	bl	80011dc <_Z13updateDisplayh>
    while (GPIOC->IDR & GPIO_PIN_13)
 80025b6:	4b5c      	ldr	r3, [pc, #368]	; (8002728 <_Z10reJamAlertv+0x188>)
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	bf14      	ite	ne
 80025c2:	2301      	movne	r3, #1
 80025c4:	2300      	moveq	r3, #0
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d000      	beq.n	80025ce <_Z10reJamAlertv+0x2e>
 80025cc:	e7f3      	b.n	80025b6 <_Z10reJamAlertv+0x16>
    {
        //While still holding down the menu button
    }
    while (inLoop)
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 80a3 	beq.w	800271c <_Z10reJamAlertv+0x17c>
    {
        updateDisplay(0x7);
 80025d6:	2007      	movs	r0, #7
 80025d8:	f7fe fe00 	bl	80011dc <_Z13updateDisplayh>
        if (HAL_GetTick() - displayTimeout > 5000)
 80025dc:	f002 fb86 	bl	8004cec <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	4b52      	ldr	r3, [pc, #328]	; (800272c <_Z10reJamAlertv+0x18c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ec:	4293      	cmp	r3, r2
 80025ee:	bf8c      	ite	hi
 80025f0:	2301      	movhi	r3, #1
 80025f2:	2300      	movls	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d004      	beq.n	8002604 <_Z10reJamAlertv+0x64>
        {
            highlightYes = false;
 80025fa:	4b4a      	ldr	r3, [pc, #296]	; (8002724 <_Z10reJamAlertv+0x184>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]
            inLoop = false;
 8002600:	2300      	movs	r3, #0
 8002602:	71fb      	strb	r3, [r7, #7]
        }

        if (GPIOB->IDR & GPIO_PIN_9)
 8002604:	4b4a      	ldr	r3, [pc, #296]	; (8002730 <_Z10reJamAlertv+0x190>)
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800260c:	2b00      	cmp	r3, #0
 800260e:	bf14      	ite	ne
 8002610:	2301      	movne	r3, #1
 8002612:	2300      	moveq	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d01e      	beq.n	8002658 <_Z10reJamAlertv+0xb8>
        { //Plus button
            displayTimeout = HAL_GetTick();
 800261a:	f002 fb67 	bl	8004cec <HAL_GetTick>
 800261e:	4603      	mov	r3, r0
 8002620:	4a42      	ldr	r2, [pc, #264]	; (800272c <_Z10reJamAlertv+0x18c>)
 8002622:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 8002624:	f002 fb62 	bl	8004cec <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	4b42      	ldr	r3, [pc, #264]	; (8002734 <_Z10reJamAlertv+0x194>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002634:	bf8c      	ite	hi
 8002636:	2301      	movhi	r3, #1
 8002638:	2300      	movls	r3, #0
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00b      	beq.n	8002658 <_Z10reJamAlertv+0xb8>
            {
                highlightYes = !highlightYes;
 8002640:	4b38      	ldr	r3, [pc, #224]	; (8002724 <_Z10reJamAlertv+0x184>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	f083 0301 	eor.w	r3, r3, #1
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4b36      	ldr	r3, [pc, #216]	; (8002724 <_Z10reJamAlertv+0x184>)
 800264c:	701a      	strb	r2, [r3, #0]
                buttonTime = HAL_GetTick(); //Debounce timer
 800264e:	f002 fb4d 	bl	8004cec <HAL_GetTick>
 8002652:	4603      	mov	r3, r0
 8002654:	4a37      	ldr	r2, [pc, #220]	; (8002734 <_Z10reJamAlertv+0x194>)
 8002656:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOB->IDR & GPIO_PIN_8)
 8002658:	4b35      	ldr	r3, [pc, #212]	; (8002730 <_Z10reJamAlertv+0x190>)
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	bf14      	ite	ne
 8002664:	2301      	movne	r3, #1
 8002666:	2300      	moveq	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01e      	beq.n	80026ac <_Z10reJamAlertv+0x10c>
        { //Minus button
            displayTimeout = HAL_GetTick();
 800266e:	f002 fb3d 	bl	8004cec <HAL_GetTick>
 8002672:	4603      	mov	r3, r0
 8002674:	4a2d      	ldr	r2, [pc, #180]	; (800272c <_Z10reJamAlertv+0x18c>)
 8002676:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 8002678:	f002 fb38 	bl	8004cec <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	4b2d      	ldr	r3, [pc, #180]	; (8002734 <_Z10reJamAlertv+0x194>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002688:	bf8c      	ite	hi
 800268a:	2301      	movhi	r3, #1
 800268c:	2300      	movls	r3, #0
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00b      	beq.n	80026ac <_Z10reJamAlertv+0x10c>
            {
                highlightYes = !highlightYes;
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <_Z10reJamAlertv+0x184>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	f083 0301 	eor.w	r3, r3, #1
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4b21      	ldr	r3, [pc, #132]	; (8002724 <_Z10reJamAlertv+0x184>)
 80026a0:	701a      	strb	r2, [r3, #0]
                buttonTime = HAL_GetTick(); //Debounce timer
 80026a2:	f002 fb23 	bl	8004cec <HAL_GetTick>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4a22      	ldr	r2, [pc, #136]	; (8002734 <_Z10reJamAlertv+0x194>)
 80026aa:	6013      	str	r3, [r2, #0]
            }
        }

        if (GPIOC->IDR & GPIO_PIN_13)
 80026ac:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <_Z10reJamAlertv+0x188>)
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	bf14      	ite	ne
 80026b8:	2301      	movne	r3, #1
 80026ba:	2300      	moveq	r3, #0
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d085      	beq.n	80025ce <_Z10reJamAlertv+0x2e>
        { //Menu button
            displayTimeout = HAL_GetTick();
 80026c2:	f002 fb13 	bl	8004cec <HAL_GetTick>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4a18      	ldr	r2, [pc, #96]	; (800272c <_Z10reJamAlertv+0x18c>)
 80026ca:	6013      	str	r3, [r2, #0]
            if (HAL_GetTick() - buttonTime > 350) //Debounce
 80026cc:	f002 fb0e 	bl	8004cec <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4b18      	ldr	r3, [pc, #96]	; (8002734 <_Z10reJamAlertv+0x194>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80026dc:	bf8c      	ite	hi
 80026de:	2301      	movhi	r3, #1
 80026e0:	2300      	movls	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f43f af72 	beq.w	80025ce <_Z10reJamAlertv+0x2e>
            {
                if (highlightYes)
 80026ea:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <_Z10reJamAlertv+0x184>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00c      	beq.n	800270c <_Z10reJamAlertv+0x16c>
                {
                    frameRate = rateAdjust;
 80026f2:	4b11      	ldr	r3, [pc, #68]	; (8002738 <_Z10reJamAlertv+0x198>)
 80026f4:	781a      	ldrb	r2, [r3, #0]
 80026f6:	4b11      	ldr	r3, [pc, #68]	; (800273c <_Z10reJamAlertv+0x19c>)
 80026f8:	701a      	strb	r2, [r3, #0]
                    resetTimecode();
 80026fa:	f000 f8e1 	bl	80028c0 <_Z13resetTimecodev>
                    highlightYes = !highlightYes;
 80026fe:	4b09      	ldr	r3, [pc, #36]	; (8002724 <_Z10reJamAlertv+0x184>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	f083 0301 	eor.w	r3, r3, #1
 8002706:	b2da      	uxtb	r2, r3
 8002708:	4b06      	ldr	r3, [pc, #24]	; (8002724 <_Z10reJamAlertv+0x184>)
 800270a:	701a      	strb	r2, [r3, #0]
                }
                buttonTime = HAL_GetTick(); //Debounce timer
 800270c:	f002 faee 	bl	8004cec <HAL_GetTick>
 8002710:	4603      	mov	r3, r0
 8002712:	4a08      	ldr	r2, [pc, #32]	; (8002734 <_Z10reJamAlertv+0x194>)
 8002714:	6013      	str	r3, [r2, #0]
                inLoop = false;
 8002716:	2300      	movs	r3, #0
 8002718:	71fb      	strb	r3, [r7, #7]
    while (inLoop)
 800271a:	e758      	b.n	80025ce <_Z10reJamAlertv+0x2e>
            }
        }
    }
}
 800271c:	bf00      	nop
 800271e:	3708      	adds	r7, #8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200000d8 	.word	0x200000d8
 8002728:	48000800 	.word	0x48000800
 800272c:	200000cc 	.word	0x200000cc
 8002730:	48000400 	.word	0x48000400
 8002734:	200000d0 	.word	0x200000d0
 8002738:	200000d4 	.word	0x200000d4
 800273c:	20000099 	.word	0x20000099

08002740 <_Z12initTimecodev>:

/* Init Timecode
* Get the current frame count based on the data read in from the timer
*TODO: Add in the user variables
*/
bool initTimecode(){
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
  int hr = int(tcIN[1] & 0x0F) + (int(tcIN[0] & 0x03)*10);
 8002746:	4b55      	ldr	r3, [pc, #340]	; (800289c <_Z12initTimecodev+0x15c>)
 8002748:	785b      	ldrb	r3, [r3, #1]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	f003 010f 	and.w	r1, r3, #15
 8002750:	4b52      	ldr	r3, [pc, #328]	; (800289c <_Z12initTimecodev+0x15c>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	f003 0203 	and.w	r2, r3, #3
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	440b      	add	r3, r1
 8002764:	60fb      	str	r3, [r7, #12]
  int mn = int(tcIN[3] & 0x0F) + (int(tcIN[2] & 0x07)*10);
 8002766:	4b4d      	ldr	r3, [pc, #308]	; (800289c <_Z12initTimecodev+0x15c>)
 8002768:	78db      	ldrb	r3, [r3, #3]
 800276a:	b2db      	uxtb	r3, r3
 800276c:	f003 010f 	and.w	r1, r3, #15
 8002770:	4b4a      	ldr	r3, [pc, #296]	; (800289c <_Z12initTimecodev+0x15c>)
 8002772:	789b      	ldrb	r3, [r3, #2]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	f003 0207 	and.w	r2, r3, #7
 800277a:	4613      	mov	r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	440b      	add	r3, r1
 8002784:	60bb      	str	r3, [r7, #8]
  int sc = int(tcIN[5] & 0x0F) + (int(tcIN[4] & 0x07)*10);
 8002786:	4b45      	ldr	r3, [pc, #276]	; (800289c <_Z12initTimecodev+0x15c>)
 8002788:	795b      	ldrb	r3, [r3, #5]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	f003 010f 	and.w	r1, r3, #15
 8002790:	4b42      	ldr	r3, [pc, #264]	; (800289c <_Z12initTimecodev+0x15c>)
 8002792:	791b      	ldrb	r3, [r3, #4]
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 0207 	and.w	r2, r3, #7
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	440b      	add	r3, r1
 80027a4:	607b      	str	r3, [r7, #4]
  int fr = int(tcIN[7] & 0x0F) + (int(tcIN[6] & 0x03)*10);
 80027a6:	4b3d      	ldr	r3, [pc, #244]	; (800289c <_Z12initTimecodev+0x15c>)
 80027a8:	79db      	ldrb	r3, [r3, #7]
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	f003 010f 	and.w	r1, r3, #15
 80027b0:	4b3a      	ldr	r3, [pc, #232]	; (800289c <_Z12initTimecodev+0x15c>)
 80027b2:	799b      	ldrb	r3, [r3, #6]
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	f003 0203 	and.w	r2, r3, #3
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	440b      	add	r3, r1
 80027c4:	603b      	str	r3, [r7, #0]
  clockFrame = (hr * 60 * 60 * frameRateDivisor[frameRate]) + (mn * 60 * frameRateDivisor[frameRate]) + (sc * frameRateDivisor[frameRate]) + fr;
 80027c6:	4b36      	ldr	r3, [pc, #216]	; (80028a0 <_Z12initTimecodev+0x160>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	4b35      	ldr	r3, [pc, #212]	; (80028a4 <_Z12initTimecodev+0x164>)
 80027ce:	5c9b      	ldrb	r3, [r3, r2]
 80027d0:	461a      	mov	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	fb03 f302 	mul.w	r3, r3, r2
 80027d8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80027dc:	fb02 f103 	mul.w	r1, r2, r3
 80027e0:	4b2f      	ldr	r3, [pc, #188]	; (80028a0 <_Z12initTimecodev+0x160>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <_Z12initTimecodev+0x164>)
 80027e8:	5c9b      	ldrb	r3, [r3, r2]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	fb03 f202 	mul.w	r2, r3, r2
 80027f2:	4613      	mov	r3, r2
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	18ca      	adds	r2, r1, r3
 80027fc:	4b28      	ldr	r3, [pc, #160]	; (80028a0 <_Z12initTimecodev+0x160>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	4619      	mov	r1, r3
 8002802:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <_Z12initTimecodev+0x164>)
 8002804:	5c5b      	ldrb	r3, [r3, r1]
 8002806:	4619      	mov	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	fb03 f301 	mul.w	r3, r3, r1
 800280e:	441a      	add	r2, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	4413      	add	r3, r2
 8002814:	461a      	mov	r2, r3
 8002816:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <_Z12initTimecodev+0x168>)
 8002818:	601a      	str	r2, [r3, #0]
  //__HAL_TIM_SET_AUTORELOAD(outTIM,frameRateARR[frameRate]);
  if (intOffset > 30)
 800281a:	4b24      	ldr	r3, [pc, #144]	; (80028ac <_Z12initTimecodev+0x16c>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b1e      	cmp	r3, #30
 8002820:	d909      	bls.n	8002836 <_Z12initTimecodev+0xf6>
  {
    clockFrame += (intOffset - 30);
 8002822:	4b22      	ldr	r3, [pc, #136]	; (80028ac <_Z12initTimecodev+0x16c>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	4b1f      	ldr	r3, [pc, #124]	; (80028a8 <_Z12initTimecodev+0x168>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4413      	add	r3, r2
 800282e:	3b1e      	subs	r3, #30
 8002830:	4a1d      	ldr	r2, [pc, #116]	; (80028a8 <_Z12initTimecodev+0x168>)
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e00c      	b.n	8002850 <_Z12initTimecodev+0x110>
  }
  else if (intOffset < 30)
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <_Z12initTimecodev+0x16c>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	2b1d      	cmp	r3, #29
 800283c:	d808      	bhi.n	8002850 <_Z12initTimecodev+0x110>
  {
    clockFrame -= (30-intOffset);
 800283e:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <_Z12initTimecodev+0x16c>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <_Z12initTimecodev+0x168>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4413      	add	r3, r2
 800284a:	3b1e      	subs	r3, #30
 800284c:	4a16      	ldr	r2, [pc, #88]	; (80028a8 <_Z12initTimecodev+0x168>)
 800284e:	6013      	str	r3, [r2, #0]
  }
  countTIM->Instance->ARR = frameRateARR[frameRate];
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <_Z12initTimecodev+0x160>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <_Z12initTimecodev+0x170>)
 8002858:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800285c:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <_Z12initTimecodev+0x174>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	62da      	str	r2, [r3, #44]	; 0x2c
  countTIM->Init.Period = frameRateARR[frameRate];
 8002864:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <_Z12initTimecodev+0x160>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <_Z12initTimecodev+0x170>)
 800286c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002870:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <_Z12initTimecodev+0x174>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(countTIM);
 8002876:	4b0f      	ldr	r3, [pc, #60]	; (80028b4 <_Z12initTimecodev+0x174>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f005 fea2 	bl	80085c4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(outTIM);
 8002880:	4b0d      	ldr	r3, [pc, #52]	; (80028b8 <_Z12initTimecodev+0x178>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f005 fe9d 	bl	80085c4 <HAL_TIM_Base_Start_IT>
  tcJammed = true;
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <_Z12initTimecodev+0x17c>)
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
}
 8002890:	bf00      	nop
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000090 	.word	0x20000090
 80028a0:	20000099 	.word	0x20000099
 80028a4:	20000030 	.word	0x20000030
 80028a8:	2000009c 	.word	0x2000009c
 80028ac:	20000014 	.word	0x20000014
 80028b0:	20000038 	.word	0x20000038
 80028b4:	20000054 	.word	0x20000054
 80028b8:	20000050 	.word	0x20000050
 80028bc:	20000098 	.word	0x20000098

080028c0 <_Z13resetTimecodev>:

/* Reset Timecode
* Simple function to reset all timers and variables back to
* pre-jam state
*/
bool resetTimecode(){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
    clockFrame = 0;
 80028c4:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <_Z13resetTimecodev+0x38>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(countTIM);
 80028ca:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <_Z13resetTimecodev+0x3c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f005 fecc 	bl	800866c <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(outTIM);
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <_Z13resetTimecodev+0x40>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f005 fec7 	bl	800866c <HAL_TIM_Base_Stop_IT>
    //countTIM->Instance->ARR = frameRateARR[frameRate];
    //countTIM->Init.Period = frameRateARR[frameRate];
    //__HAL_TIM_SET_AUTORELOAD(&outTIM,frameRateARR[frameRate]);
    HAL_TIM_IC_Start_IT(inTIM, TIM_CHANNEL_3);
 80028de:	4b09      	ldr	r3, [pc, #36]	; (8002904 <_Z13resetTimecodev+0x44>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2108      	movs	r1, #8
 80028e4:	4618      	mov	r0, r3
 80028e6:	f005 ff47 	bl	8008778 <HAL_TIM_IC_Start_IT>
    tcJammed = false;
 80028ea:	4b07      	ldr	r3, [pc, #28]	; (8002908 <_Z13resetTimecodev+0x48>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	701a      	strb	r2, [r3, #0]
    //timer2 input yes
    //timer6 output no
}
 80028f0:	bf00      	nop
 80028f2:	4618      	mov	r0, r3
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	2000009c 	.word	0x2000009c
 80028fc:	20000054 	.word	0x20000054
 8002900:	20000050 	.word	0x20000050
 8002904:	2000004c 	.word	0x2000004c
 8002908:	20000098 	.word	0x20000098

0800290c <_Z9calibratev>:
* 
* For higher accuracy, the compensation runs at a factor of 10 times
* the frame rate divisor.
* IE 23.98 is 1001/24000, so it runs every 240,000 frames.
*/
void calibrate(){
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
  int32_t calibrationArray[6];
	calibrationArray[0] = 1201200000 - (int32_t(	(double(calibration)/20.0) * 1001));
 8002912:	f240 431c 	movw	r3, #1052	; 0x41c
 8002916:	603b      	str	r3, [r7, #0]
	calibrationArray[1] = 1200000000 - (int32_t(	(double(calibration)/20.0) * 1000));
 8002918:	f240 431a 	movw	r3, #1050	; 0x41a
 800291c:	607b      	str	r3, [r7, #4]
	calibrationArray[2] = 1200000000 - (int32_t(	(double(calibration)/20.0) * 1000));
 800291e:	f240 431a 	movw	r3, #1050	; 0x41a
 8002922:	60bb      	str	r3, [r7, #8]
	calibrationArray[3] = 1201200000 - (int32_t(	(double(calibration)/20.0) * 1001));
 8002924:	f240 431c 	movw	r3, #1052	; 0x41c
 8002928:	60fb      	str	r3, [r7, #12]
  calibrationArray[4] = 1201200000 - (int32_t(	(double(calibration)/20.0) * 1001));
 800292a:	f240 431c 	movw	r3, #1052	; 0x41c
 800292e:	613b      	str	r3, [r7, #16]
	calibrationArray[5] = 1200000000 - (int32_t(	(double(calibration)/20.0) * 1000));
 8002930:	f240 431a 	movw	r3, #1050	; 0x41a
 8002934:	617b      	str	r3, [r7, #20]
}
 8002936:	bf00      	nop
 8002938:	371c      	adds	r7, #28
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
	...

08002944 <_Z10frameCheckv>:
*
*
*/

void frameCheck()
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  switch(frameRate)
 8002948:	4b60      	ldr	r3, [pc, #384]	; (8002acc <_Z10frameCheckv+0x188>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b05      	cmp	r3, #5
 800294e:	f200 80b8 	bhi.w	8002ac2 <_Z10frameCheckv+0x17e>
 8002952:	a201      	add	r2, pc, #4	; (adr r2, 8002958 <_Z10frameCheckv+0x14>)
 8002954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002958:	08002971 	.word	0x08002971
 800295c:	0800298f 	.word	0x0800298f
 8002960:	080029ad 	.word	0x080029ad
 8002964:	080029c9 	.word	0x080029c9
 8002968:	080029e5 	.word	0x080029e5
 800296c:	08002a91 	.word	0x08002a91
  {
    case 0: //23.98
      if (clockFrame == 2073600)
 8002970:	4b57      	ldr	r3, [pc, #348]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a57      	ldr	r2, [pc, #348]	; (8002ad4 <_Z10frameCheckv+0x190>)
 8002976:	4293      	cmp	r3, r2
 8002978:	bf0c      	ite	eq
 800297a:	2301      	moveq	r3, #1
 800297c:	2300      	movne	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 8093 	beq.w	8002aac <_Z10frameCheckv+0x168>
        clockFrame = 0;
 8002986:	4b52      	ldr	r3, [pc, #328]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
      break;
 800298c:	e08e      	b.n	8002aac <_Z10frameCheckv+0x168>
    case 1: //24
      if (clockFrame == 2073600)
 800298e:	4b50      	ldr	r3, [pc, #320]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a50      	ldr	r2, [pc, #320]	; (8002ad4 <_Z10frameCheckv+0x190>)
 8002994:	4293      	cmp	r3, r2
 8002996:	bf0c      	ite	eq
 8002998:	2301      	moveq	r3, #1
 800299a:	2300      	movne	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 8086 	beq.w	8002ab0 <_Z10frameCheckv+0x16c>
        clockFrame = 0;
 80029a4:	4b4a      	ldr	r3, [pc, #296]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
      break;
 80029aa:	e081      	b.n	8002ab0 <_Z10frameCheckv+0x16c>
    case 2: //25
      if (clockFrame == 2160000)
 80029ac:	4b48      	ldr	r3, [pc, #288]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a49      	ldr	r2, [pc, #292]	; (8002ad8 <_Z10frameCheckv+0x194>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	bf0c      	ite	eq
 80029b6:	2301      	moveq	r3, #1
 80029b8:	2300      	movne	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d079      	beq.n	8002ab4 <_Z10frameCheckv+0x170>
        clockFrame = 0;
 80029c0:	4b43      	ldr	r3, [pc, #268]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
      break;
 80029c6:	e075      	b.n	8002ab4 <_Z10frameCheckv+0x170>
    case 3: //29.97
      if (clockFrame == 2592000)
 80029c8:	4b41      	ldr	r3, [pc, #260]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a43      	ldr	r2, [pc, #268]	; (8002adc <_Z10frameCheckv+0x198>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	bf0c      	ite	eq
 80029d2:	2301      	moveq	r3, #1
 80029d4:	2300      	movne	r3, #0
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d06d      	beq.n	8002ab8 <_Z10frameCheckv+0x174>
        clockFrame = 0;
 80029dc:	4b3c      	ldr	r3, [pc, #240]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
      break;
 80029e2:	e069      	b.n	8002ab8 <_Z10frameCheckv+0x174>
    case 4: //29.97 DF
      if (clockFrame == 2592000)
 80029e4:	4b3a      	ldr	r3, [pc, #232]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a3c      	ldr	r2, [pc, #240]	; (8002adc <_Z10frameCheckv+0x198>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	bf0c      	ite	eq
 80029ee:	2301      	moveq	r3, #1
 80029f0:	2300      	movne	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <_Z10frameCheckv+0xba>
        clockFrame = 0;
 80029f8:	4b35      	ldr	r3, [pc, #212]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
      if (clockFrame % 30 == 29 && (clockFrame / 30) % 60 == 59 && ((((clockFrame / 30) / 60) % 60)+1) % 10 != 0 )
 80029fe:	4b34      	ldr	r3, [pc, #208]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a00:	6819      	ldr	r1, [r3, #0]
 8002a02:	4b37      	ldr	r3, [pc, #220]	; (8002ae0 <_Z10frameCheckv+0x19c>)
 8002a04:	fba3 2301 	umull	r2, r3, r3, r1
 8002a08:	091a      	lsrs	r2, r3, #4
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	1a9b      	subs	r3, r3, r2
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	1aca      	subs	r2, r1, r3
 8002a14:	2a1d      	cmp	r2, #29
 8002a16:	d12d      	bne.n	8002a74 <_Z10frameCheckv+0x130>
 8002a18:	4b2d      	ldr	r3, [pc, #180]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a30      	ldr	r2, [pc, #192]	; (8002ae0 <_Z10frameCheckv+0x19c>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0919      	lsrs	r1, r3, #4
 8002a24:	4b2e      	ldr	r3, [pc, #184]	; (8002ae0 <_Z10frameCheckv+0x19c>)
 8002a26:	fba3 2301 	umull	r2, r3, r3, r1
 8002a2a:	095a      	lsrs	r2, r3, #5
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	011b      	lsls	r3, r3, #4
 8002a30:	1a9b      	subs	r3, r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	1aca      	subs	r2, r1, r3
 8002a36:	2a3b      	cmp	r2, #59	; 0x3b
 8002a38:	d11c      	bne.n	8002a74 <_Z10frameCheckv+0x130>
 8002a3a:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a29      	ldr	r2, [pc, #164]	; (8002ae4 <_Z10frameCheckv+0x1a0>)
 8002a40:	fba2 2303 	umull	r2, r3, r2, r3
 8002a44:	0a99      	lsrs	r1, r3, #10
 8002a46:	4b26      	ldr	r3, [pc, #152]	; (8002ae0 <_Z10frameCheckv+0x19c>)
 8002a48:	fba3 2301 	umull	r2, r3, r3, r1
 8002a4c:	095a      	lsrs	r2, r3, #5
 8002a4e:	4613      	mov	r3, r2
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	1aca      	subs	r2, r1, r3
 8002a58:	1c51      	adds	r1, r2, #1
 8002a5a:	4b23      	ldr	r3, [pc, #140]	; (8002ae8 <_Z10frameCheckv+0x1a4>)
 8002a5c:	fba3 2301 	umull	r2, r3, r3, r1
 8002a60:	08da      	lsrs	r2, r3, #3
 8002a62:	4613      	mov	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4413      	add	r3, r2
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	1aca      	subs	r2, r1, r3
 8002a6c:	2a00      	cmp	r2, #0
 8002a6e:	d001      	beq.n	8002a74 <_Z10frameCheckv+0x130>
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <_Z10frameCheckv+0x132>
 8002a74:	2300      	movs	r3, #0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d020      	beq.n	8002abc <_Z10frameCheckv+0x178>
        {
          clockFrame++; 
 8002a7a:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	4a13      	ldr	r2, [pc, #76]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a82:	6013      	str	r3, [r2, #0]
          clockFrame++;
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	4a11      	ldr	r2, [pc, #68]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a8c:	6013      	str	r3, [r2, #0]
        }
      break;
 8002a8e:	e015      	b.n	8002abc <_Z10frameCheckv+0x178>
    case 5: //30
      if (clockFrame == 2592000)
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a11      	ldr	r2, [pc, #68]	; (8002adc <_Z10frameCheckv+0x198>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	bf0c      	ite	eq
 8002a9a:	2301      	moveq	r3, #1
 8002a9c:	2300      	movne	r3, #0
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00d      	beq.n	8002ac0 <_Z10frameCheckv+0x17c>
        clockFrame = 0;
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <_Z10frameCheckv+0x18c>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
      break;
 8002aaa:	e009      	b.n	8002ac0 <_Z10frameCheckv+0x17c>
      break;
 8002aac:	bf00      	nop
 8002aae:	e008      	b.n	8002ac2 <_Z10frameCheckv+0x17e>
      break;
 8002ab0:	bf00      	nop
 8002ab2:	e006      	b.n	8002ac2 <_Z10frameCheckv+0x17e>
      break;
 8002ab4:	bf00      	nop
 8002ab6:	e004      	b.n	8002ac2 <_Z10frameCheckv+0x17e>
      break;
 8002ab8:	bf00      	nop
 8002aba:	e002      	b.n	8002ac2 <_Z10frameCheckv+0x17e>
      break;
 8002abc:	bf00      	nop
 8002abe:	e000      	b.n	8002ac2 <_Z10frameCheckv+0x17e>
      break;
 8002ac0:	bf00      	nop
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	20000099 	.word	0x20000099
 8002ad0:	2000009c 	.word	0x2000009c
 8002ad4:	001fa400 	.word	0x001fa400
 8002ad8:	0020f580 	.word	0x0020f580
 8002adc:	00278d00 	.word	0x00278d00
 8002ae0:	88888889 	.word	0x88888889
 8002ae4:	91a2b3c5 	.word	0x91a2b3c5
 8002ae8:	cccccccd 	.word	0xcccccccd

08002aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08c      	sub	sp, #48	; 0x30
 8002af0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002af2:	f002 f892 	bl	8004c1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002af6:	f000 fca7 	bl	8003448 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002afa:	f000 ffc9 	bl	8003a90 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8002afe:	f000 fd41 	bl	8003584 <_ZL12MX_ADC1_Initv>
  MX_DAC1_Init();
 8002b02:	f000 fdad 	bl	8003660 <_ZL12MX_DAC1_Initv>
  MX_I2C1_Init();
 8002b06:	f000 fde7 	bl	80036d8 <_ZL12MX_I2C1_Initv>
  MX_I2C2_Init();
 8002b0a:	f000 fe33 	bl	8003774 <_ZL12MX_I2C2_Initv>
  MX_TIM2_Init();
 8002b0e:	f000 fe83 	bl	8003818 <_ZL12MX_TIM2_Initv>
  MX_TIM6_Init();
 8002b12:	f000 fee3 	bl	80038dc <_ZL12MX_TIM6_Initv>
  MX_TIM7_Init();
 8002b16:	f000 ff21 	bl	800395c <_ZL12MX_TIM7_Initv>
  MX_TIM16_Init();
 8002b1a:	f000 ff5f 	bl	80039dc <_ZL13MX_TIM16_Initv>
  MX_USB_PCD_Init();
 8002b1e:	f000 ff89 	bl	8003a34 <_ZL15MX_USB_PCD_Initv>
  /* USER CODE BEGIN 2 */
  DAC1->DHR12R2 = 2048; //Set analog out for TXCO VCO
 8002b22:	4b24      	ldr	r3, [pc, #144]	; (8002bb4 <main+0xc8>)
 8002b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b28:	615a      	str	r2, [r3, #20]

  /*Configure GPIO pin : PC13 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b40:	2302      	movs	r3, #2
 8002b42:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b44:	1d3b      	adds	r3, r7, #4
 8002b46:	4619      	mov	r1, r3
 8002b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b4c:	f003 fbf8 	bl	8006340 <HAL_GPIO_Init>

/*if(GPIOA -> IDR & GPIO_PIN_9 || GPIOA -> IDR & GPIO_PIN_10){  //Stat 1 & 2
  powerUpMode = 2;
}*/

if(GPIOA -> IDR & GPIO_PIN_0){  //Power button
 8002b50:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bf14      	ite	ne
 8002b5e:	2301      	movne	r3, #1
 8002b60:	2300      	moveq	r3, #0
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d02b      	beq.n	8002bc0 <main+0xd4>
  uint32_t powerupTime = HAL_GetTick();
 8002b68:	f002 f8c0 	bl	8004cec <HAL_GetTick>
 8002b6c:	6238      	str	r0, [r7, #32]
  while (GPIOA -> IDR & GPIO_PIN_0){
 8002b6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf14      	ite	ne
 8002b7c:	2301      	movne	r3, #1
 8002b7e:	2300      	moveq	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d01c      	beq.n	8002bc0 <main+0xd4>
    if (HAL_GetTick() - powerupTime > 2000){
 8002b86:	f002 f8b1 	bl	8004cec <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002b94:	bf8c      	ite	hi
 8002b96:	2301      	movhi	r3, #1
 8002b98:	2300      	movls	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0e6      	beq.n	8002b6e <main+0x82>
      powerUpMode = 1;
 8002ba0:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <main+0xcc>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	701a      	strb	r2, [r3, #0]
      GPIOB -> ODR |= GPIO_PIN_12;
 8002ba6:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <main+0xd0>)
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	4a04      	ldr	r2, [pc, #16]	; (8002bbc <main+0xd0>)
 8002bac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bb0:	6153      	str	r3, [r2, #20]
  while (GPIOA -> IDR & GPIO_PIN_0){
 8002bb2:	e7dc      	b.n	8002b6e <main+0x82>
 8002bb4:	40007400 	.word	0x40007400
 8002bb8:	20000652 	.word	0x20000652
 8002bbc:	48000400 	.word	0x48000400
    }
  }
}

if (powerUpMode == 0){
 8002bc0:	4bb0      	ldr	r3, [pc, #704]	; (8002e84 <main+0x398>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d108      	bne.n	8002bda <main+0xee>
HAL_Delay(500);
 8002bc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bcc:	f002 f89a 	bl	8004d04 <HAL_Delay>
__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002bd0:	4bad      	ldr	r3, [pc, #692]	; (8002e88 <main+0x39c>)
 8002bd2:	221f      	movs	r2, #31
 8002bd4:	619a      	str	r2, [r3, #24]
    HAL_PWR_EnterSTANDBYMode();
 8002bd6:	f004 fac5 	bl	8007164 <HAL_PWR_EnterSTANDBYMode>

else {

}

HAL_Delay(250);
 8002bda:	20fa      	movs	r0, #250	; 0xfa
 8002bdc:	f002 f892 	bl	8004d04 <HAL_Delay>
calibrate();
 8002be0:	f7ff fe94 	bl	800290c <_Z9calibratev>
  //HAL_Delay(1000);
  //GPIOB -> ODR |= GPIO_PIN_12;  //LED
 // HAL_Delay(1000);

  //GPIOA -> ODR |= GPIO_PIN_8; //Power enable
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3); //Input timer
 8002be4:	2108      	movs	r1, #8
 8002be6:	48a9      	ldr	r0, [pc, #676]	; (8002e8c <main+0x3a0>)
 8002be8:	f005 fdc6 	bl	8008778 <HAL_TIM_IC_Start_IT>
  //HAL_TIM_Base_Start(&htim7);
  //HAL_TIM_Base_Start_IT(&htim16);
  //HAL_TIM_Base_Start_IT(&htim6);
    tcWrite[8] = 0b11111100;  //Sync pattern
 8002bec:	4ba8      	ldr	r3, [pc, #672]	; (8002e90 <main+0x3a4>)
 8002bee:	22fc      	movs	r2, #252	; 0xfc
 8002bf0:	721a      	strb	r2, [r3, #8]
  tcWrite[9] = 0b10111111;  //Sync pattern
 8002bf2:	4ba7      	ldr	r3, [pc, #668]	; (8002e90 <main+0x3a4>)
 8002bf4:	22bf      	movs	r2, #191	; 0xbf
 8002bf6:	725a      	strb	r2, [r3, #9]




initDisplay();
 8002bf8:	f7ff f972 	bl	8001ee0 <_Z11initDisplayv>
 updateDisplay(0x1);
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f7fe faed 	bl	80011dc <_Z13updateDisplayh>
 displayTimer = HAL_GetTick();
 8002c02:	f002 f873 	bl	8004cec <HAL_GetTick>
 8002c06:	4603      	mov	r3, r0
 8002c08:	4aa2      	ldr	r2, [pc, #648]	; (8002e94 <main+0x3a8>)
 8002c0a:	6013      	str	r3, [r2, #0]
 batteryRead();
 8002c0c:	f7fd ff26 	bl	8000a5c <_Z11batteryReadv>
    * Run tests on optimal update range
    * Timecode output is top priority
    *
    */

   if (!isLocked && displayOn){
 8002c10:	4ba1      	ldr	r3, [pc, #644]	; (8002e98 <main+0x3ac>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	f083 0301 	eor.w	r3, r3, #1
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d025      	beq.n	8002c6a <main+0x17e>
 8002c1e:	4b9f      	ldr	r3, [pc, #636]	; (8002e9c <main+0x3b0>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d021      	beq.n	8002c6a <main+0x17e>
     if (HAL_GetTick() - displayTimer > 10000){
 8002c26:	f002 f861 	bl	8004cec <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	4b99      	ldr	r3, [pc, #612]	; (8002e94 <main+0x3a8>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f242 7210 	movw	r2, #10000	; 0x2710
 8002c36:	4293      	cmp	r3, r2
 8002c38:	bf8c      	ite	hi
 8002c3a:	2301      	movhi	r3, #1
 8002c3c:	2300      	movls	r3, #0
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d008      	beq.n	8002c56 <main+0x16a>
       isLocked = true;
 8002c44:	4b94      	ldr	r3, [pc, #592]	; (8002e98 <main+0x3ac>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
       displayOn = false;
 8002c4a:	4b94      	ldr	r3, [pc, #592]	; (8002e9c <main+0x3b0>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
       updateDisplay(0x0);
 8002c50:	2000      	movs	r0, #0
 8002c52:	f7fe fac3 	bl	80011dc <_Z13updateDisplayh>
     }
     if (displayLoopCounter == 120){
 8002c56:	4b92      	ldr	r3, [pc, #584]	; (8002ea0 <main+0x3b4>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b78      	cmp	r3, #120	; 0x78
 8002c5c:	d105      	bne.n	8002c6a <main+0x17e>
      updateDisplay(0x1);
 8002c5e:	2001      	movs	r0, #1
 8002c60:	f7fe fabc 	bl	80011dc <_Z13updateDisplayh>
      displayLoopCounter = 0;
 8002c64:	4b8e      	ldr	r3, [pc, #568]	; (8002ea0 <main+0x3b4>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
    }
   }

   if (isLocked && displayOn){
 8002c6a:	4b8b      	ldr	r3, [pc, #556]	; (8002e98 <main+0x3ac>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d022      	beq.n	8002cb8 <main+0x1cc>
 8002c72:	4b8a      	ldr	r3, [pc, #552]	; (8002e9c <main+0x3b0>)
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d01e      	beq.n	8002cb8 <main+0x1cc>
     if (HAL_GetTick() - displayTimer > 5000){
 8002c7a:	f002 f837 	bl	8004cec <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	4b84      	ldr	r3, [pc, #528]	; (8002e94 <main+0x3a8>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	bf8c      	ite	hi
 8002c8e:	2301      	movhi	r3, #1
 8002c90:	2300      	movls	r3, #0
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <main+0x1b8>
       displayOn = false;
 8002c98:	4b80      	ldr	r3, [pc, #512]	; (8002e9c <main+0x3b0>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
       updateDisplay(0x0);
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	f7fe fa9c 	bl	80011dc <_Z13updateDisplayh>
     }
     if (displayLoopCounter == 120){
 8002ca4:	4b7e      	ldr	r3, [pc, #504]	; (8002ea0 <main+0x3b4>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b78      	cmp	r3, #120	; 0x78
 8002caa:	d105      	bne.n	8002cb8 <main+0x1cc>
      updateDisplay(0x3);
 8002cac:	2003      	movs	r0, #3
 8002cae:	f7fe fa95 	bl	80011dc <_Z13updateDisplayh>
      displayLoopCounter = 0;
 8002cb2:	4b7b      	ldr	r3, [pc, #492]	; (8002ea0 <main+0x3b4>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	701a      	strb	r2, [r3, #0]
    }
   }
   //Add in code to turn on display with button press?

   
  displayLoopCounter++;
 8002cb8:	4b79      	ldr	r3, [pc, #484]	; (8002ea0 <main+0x3b4>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	4b77      	ldr	r3, [pc, #476]	; (8002ea0 <main+0x3b4>)
 8002cc2:	701a      	strb	r2, [r3, #0]
frameCheck();
 8002cc4:	f7ff fe3e 	bl	8002944 <_Z10frameCheckv>
	  stat1 = GPIOA -> IDR & GPIO_PIN_9;
 8002cc8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	bf14      	ite	ne
 8002cd6:	2301      	movne	r3, #1
 8002cd8:	2300      	moveq	r3, #0
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	4b71      	ldr	r3, [pc, #452]	; (8002ea4 <main+0x3b8>)
 8002cde:	701a      	strb	r2, [r3, #0]
    stat2 = GPIOA -> IDR & GPIO_PIN_10;
 8002ce0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	bf14      	ite	ne
 8002cee:	2301      	movne	r3, #1
 8002cf0:	2300      	moveq	r3, #0
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	4b6c      	ldr	r3, [pc, #432]	; (8002ea8 <main+0x3bc>)
 8002cf6:	701a      	strb	r2, [r3, #0]
	    //PA4 STat2
	    //PA5 Stat1
    //if (clockFrame == 2073600) clockFrame = 0;
    clockFrameOutput = clockFrame + 1;
 8002cf8:	4b6c      	ldr	r3, [pc, #432]	; (8002eac <main+0x3c0>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	4a6c      	ldr	r2, [pc, #432]	; (8002eb0 <main+0x3c4>)
 8002d00:	6013      	str	r3, [r2, #0]
	    tcWrite[0] = ((clockFrameOutput % frameRateDivisor[frameRate]) % 10);
 8002d02:	4b6b      	ldr	r3, [pc, #428]	; (8002eb0 <main+0x3c4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a6b      	ldr	r2, [pc, #428]	; (8002eb4 <main+0x3c8>)
 8002d08:	7812      	ldrb	r2, [r2, #0]
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4a6a      	ldr	r2, [pc, #424]	; (8002eb8 <main+0x3cc>)
 8002d0e:	5c52      	ldrb	r2, [r2, r1]
 8002d10:	fbb3 f1f2 	udiv	r1, r3, r2
 8002d14:	fb02 f201 	mul.w	r2, r2, r1
 8002d18:	1a99      	subs	r1, r3, r2
 8002d1a:	4b68      	ldr	r3, [pc, #416]	; (8002ebc <main+0x3d0>)
 8002d1c:	fba3 2301 	umull	r2, r3, r3, r1
 8002d20:	08da      	lsrs	r2, r3, #3
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	1aca      	subs	r2, r1, r3
 8002d2c:	b2d2      	uxtb	r2, r2
 8002d2e:	4b58      	ldr	r3, [pc, #352]	; (8002e90 <main+0x3a4>)
 8002d30:	701a      	strb	r2, [r3, #0]
	    tcWrite[0] |= (tcIN[7] & 0xF0);
 8002d32:	4b63      	ldr	r3, [pc, #396]	; (8002ec0 <main+0x3d4>)
 8002d34:	79db      	ldrb	r3, [r3, #7]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002d3c:	4b54      	ldr	r3, [pc, #336]	; (8002e90 <main+0x3a4>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	b25a      	sxtb	r2, r3
 8002d42:	b24b      	sxtb	r3, r1
 8002d44:	4313      	orrs	r3, r2
 8002d46:	b25b      	sxtb	r3, r3
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	4b51      	ldr	r3, [pc, #324]	; (8002e90 <main+0x3a4>)
 8002d4c:	701a      	strb	r2, [r3, #0]

	    tcWrite[1] = (clockFrameOutput % frameRateDivisor[frameRate]) / 10;
 8002d4e:	4b58      	ldr	r3, [pc, #352]	; (8002eb0 <main+0x3c4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a58      	ldr	r2, [pc, #352]	; (8002eb4 <main+0x3c8>)
 8002d54:	7812      	ldrb	r2, [r2, #0]
 8002d56:	4611      	mov	r1, r2
 8002d58:	4a57      	ldr	r2, [pc, #348]	; (8002eb8 <main+0x3cc>)
 8002d5a:	5c52      	ldrb	r2, [r2, r1]
 8002d5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002d60:	fb02 f201 	mul.w	r2, r2, r1
 8002d64:	1a9b      	subs	r3, r3, r2
 8002d66:	4a55      	ldr	r2, [pc, #340]	; (8002ebc <main+0x3d0>)
 8002d68:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6c:	08db      	lsrs	r3, r3, #3
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	4b47      	ldr	r3, [pc, #284]	; (8002e90 <main+0x3a4>)
 8002d72:	705a      	strb	r2, [r3, #1]
	    tcWrite[1] |= (tcIN[6] & 0xF0);
 8002d74:	4b52      	ldr	r3, [pc, #328]	; (8002ec0 <main+0x3d4>)
 8002d76:	799b      	ldrb	r3, [r3, #6]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002d7e:	4b44      	ldr	r3, [pc, #272]	; (8002e90 <main+0x3a4>)
 8002d80:	785b      	ldrb	r3, [r3, #1]
 8002d82:	b25a      	sxtb	r2, r3
 8002d84:	b24b      	sxtb	r3, r1
 8002d86:	4313      	orrs	r3, r2
 8002d88:	b25b      	sxtb	r3, r3
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	4b40      	ldr	r3, [pc, #256]	; (8002e90 <main+0x3a4>)
 8002d8e:	705a      	strb	r2, [r3, #1]

	    tcWrite[2] = ((clockFrameOutput / frameRateDivisor[frameRate]) % 60) % 10;
 8002d90:	4b47      	ldr	r3, [pc, #284]	; (8002eb0 <main+0x3c4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a47      	ldr	r2, [pc, #284]	; (8002eb4 <main+0x3c8>)
 8002d96:	7812      	ldrb	r2, [r2, #0]
 8002d98:	4611      	mov	r1, r2
 8002d9a:	4a47      	ldr	r2, [pc, #284]	; (8002eb8 <main+0x3cc>)
 8002d9c:	5c52      	ldrb	r2, [r2, r1]
 8002d9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002da2:	4b48      	ldr	r3, [pc, #288]	; (8002ec4 <main+0x3d8>)
 8002da4:	fba3 2301 	umull	r2, r3, r3, r1
 8002da8:	095a      	lsrs	r2, r3, #5
 8002daa:	4613      	mov	r3, r2
 8002dac:	011b      	lsls	r3, r3, #4
 8002dae:	1a9b      	subs	r3, r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	1aca      	subs	r2, r1, r3
 8002db4:	4b41      	ldr	r3, [pc, #260]	; (8002ebc <main+0x3d0>)
 8002db6:	fba3 1302 	umull	r1, r3, r3, r2
 8002dba:	08d9      	lsrs	r1, r3, #3
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	1ad1      	subs	r1, r2, r3
 8002dc6:	b2ca      	uxtb	r2, r1
 8002dc8:	4b31      	ldr	r3, [pc, #196]	; (8002e90 <main+0x3a4>)
 8002dca:	709a      	strb	r2, [r3, #2]
	    tcWrite[2] |= (tcIN[5] & 0xF0);
 8002dcc:	4b3c      	ldr	r3, [pc, #240]	; (8002ec0 <main+0x3d4>)
 8002dce:	795b      	ldrb	r3, [r3, #5]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002dd6:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <main+0x3a4>)
 8002dd8:	789b      	ldrb	r3, [r3, #2]
 8002dda:	b25a      	sxtb	r2, r3
 8002ddc:	b24b      	sxtb	r3, r1
 8002dde:	4313      	orrs	r3, r2
 8002de0:	b25b      	sxtb	r3, r3
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	4b2a      	ldr	r3, [pc, #168]	; (8002e90 <main+0x3a4>)
 8002de6:	709a      	strb	r2, [r3, #2]

	    tcWrite[3] = ((clockFrameOutput / frameRateDivisor[frameRate]) % 60) / 10;
 8002de8:	4b31      	ldr	r3, [pc, #196]	; (8002eb0 <main+0x3c4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a31      	ldr	r2, [pc, #196]	; (8002eb4 <main+0x3c8>)
 8002dee:	7812      	ldrb	r2, [r2, #0]
 8002df0:	4611      	mov	r1, r2
 8002df2:	4a31      	ldr	r2, [pc, #196]	; (8002eb8 <main+0x3cc>)
 8002df4:	5c52      	ldrb	r2, [r2, r1]
 8002df6:	fbb3 f1f2 	udiv	r1, r3, r2
 8002dfa:	4b32      	ldr	r3, [pc, #200]	; (8002ec4 <main+0x3d8>)
 8002dfc:	fba3 2301 	umull	r2, r3, r3, r1
 8002e00:	095a      	lsrs	r2, r3, #5
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	1aca      	subs	r2, r1, r3
 8002e0c:	4b2b      	ldr	r3, [pc, #172]	; (8002ebc <main+0x3d0>)
 8002e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e12:	08db      	lsrs	r3, r3, #3
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4b1e      	ldr	r3, [pc, #120]	; (8002e90 <main+0x3a4>)
 8002e18:	70da      	strb	r2, [r3, #3]
	    tcWrite[3] |= (tcIN[4] & 0xF0);
 8002e1a:	4b29      	ldr	r3, [pc, #164]	; (8002ec0 <main+0x3d4>)
 8002e1c:	791b      	ldrb	r3, [r3, #4]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002e24:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <main+0x3a4>)
 8002e26:	78db      	ldrb	r3, [r3, #3]
 8002e28:	b25a      	sxtb	r2, r3
 8002e2a:	b24b      	sxtb	r3, r1
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	b25b      	sxtb	r3, r3
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	4b17      	ldr	r3, [pc, #92]	; (8002e90 <main+0x3a4>)
 8002e34:	70da      	strb	r2, [r3, #3]

	    tcWrite[4] = ((clockFrameOutput / (frameRateDivisor[frameRate] * 60)) % 60) % 10;
 8002e36:	4b1e      	ldr	r3, [pc, #120]	; (8002eb0 <main+0x3c4>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	; (8002eb4 <main+0x3c8>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4b1d      	ldr	r3, [pc, #116]	; (8002eb8 <main+0x3cc>)
 8002e42:	5c5b      	ldrb	r3, [r3, r1]
 8002e44:	4619      	mov	r1, r3
 8002e46:	460b      	mov	r3, r1
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	1a5b      	subs	r3, r3, r1
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	fbb2 f1f3 	udiv	r1, r2, r3
 8002e52:	4b1c      	ldr	r3, [pc, #112]	; (8002ec4 <main+0x3d8>)
 8002e54:	fba3 2301 	umull	r2, r3, r3, r1
 8002e58:	095a      	lsrs	r2, r3, #5
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	011b      	lsls	r3, r3, #4
 8002e5e:	1a9b      	subs	r3, r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	1aca      	subs	r2, r1, r3
 8002e64:	4b15      	ldr	r3, [pc, #84]	; (8002ebc <main+0x3d0>)
 8002e66:	fba3 1302 	umull	r1, r3, r3, r2
 8002e6a:	08d9      	lsrs	r1, r3, #3
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	1ad1      	subs	r1, r2, r3
 8002e76:	b2ca      	uxtb	r2, r1
 8002e78:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <main+0x3a4>)
 8002e7a:	711a      	strb	r2, [r3, #4]
	    tcWrite[4] |= (tcIN[3] & 0xF0);
 8002e7c:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <main+0x3d4>)
 8002e7e:	78db      	ldrb	r3, [r3, #3]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	e021      	b.n	8002ec8 <main+0x3dc>
 8002e84:	20000652 	.word	0x20000652
 8002e88:	40007000 	.word	0x40007000
 8002e8c:	200001ec 	.word	0x200001ec
 8002e90:	20000624 	.word	0x20000624
 8002e94:	20000648 	.word	0x20000648
 8002e98:	20000650 	.word	0x20000650
 8002e9c:	20000058 	.word	0x20000058
 8002ea0:	20000647 	.word	0x20000647
 8002ea4:	200000ac 	.word	0x200000ac
 8002ea8:	200000ad 	.word	0x200000ad
 8002eac:	2000009c 	.word	0x2000009c
 8002eb0:	20000610 	.word	0x20000610
 8002eb4:	20000099 	.word	0x20000099
 8002eb8:	20000030 	.word	0x20000030
 8002ebc:	cccccccd 	.word	0xcccccccd
 8002ec0:	20000090 	.word	0x20000090
 8002ec4:	88888889 	.word	0x88888889
 8002ec8:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002ecc:	4b7f      	ldr	r3, [pc, #508]	; (80030cc <main+0x5e0>)
 8002ece:	791b      	ldrb	r3, [r3, #4]
 8002ed0:	b25a      	sxtb	r2, r3
 8002ed2:	b24b      	sxtb	r3, r1
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	b25b      	sxtb	r3, r3
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	4b7c      	ldr	r3, [pc, #496]	; (80030cc <main+0x5e0>)
 8002edc:	711a      	strb	r2, [r3, #4]

	    tcWrite[5] = ((clockFrameOutput / (frameRateDivisor[frameRate] * 60)) % 60) / 10;
 8002ede:	4b7c      	ldr	r3, [pc, #496]	; (80030d0 <main+0x5e4>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4b7c      	ldr	r3, [pc, #496]	; (80030d4 <main+0x5e8>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4b7b      	ldr	r3, [pc, #492]	; (80030d8 <main+0x5ec>)
 8002eea:	5c5b      	ldrb	r3, [r3, r1]
 8002eec:	4619      	mov	r1, r3
 8002eee:	460b      	mov	r3, r1
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	1a5b      	subs	r3, r3, r1
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	fbb2 f1f3 	udiv	r1, r2, r3
 8002efa:	4b78      	ldr	r3, [pc, #480]	; (80030dc <main+0x5f0>)
 8002efc:	fba3 2301 	umull	r2, r3, r3, r1
 8002f00:	095a      	lsrs	r2, r3, #5
 8002f02:	4613      	mov	r3, r2
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	1a9b      	subs	r3, r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	1aca      	subs	r2, r1, r3
 8002f0c:	4b74      	ldr	r3, [pc, #464]	; (80030e0 <main+0x5f4>)
 8002f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f12:	08db      	lsrs	r3, r3, #3
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <main+0x5e0>)
 8002f18:	715a      	strb	r2, [r3, #5]
	    tcWrite[5] |= (tcIN[2] & 0xF0);
 8002f1a:	4b72      	ldr	r3, [pc, #456]	; (80030e4 <main+0x5f8>)
 8002f1c:	789b      	ldrb	r3, [r3, #2]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002f24:	4b69      	ldr	r3, [pc, #420]	; (80030cc <main+0x5e0>)
 8002f26:	795b      	ldrb	r3, [r3, #5]
 8002f28:	b25a      	sxtb	r2, r3
 8002f2a:	b24b      	sxtb	r3, r1
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	b25b      	sxtb	r3, r3
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4b66      	ldr	r3, [pc, #408]	; (80030cc <main+0x5e0>)
 8002f34:	715a      	strb	r2, [r3, #5]

	    tcWrite[6] = (clockFrameOutput / (frameRateDivisor[frameRate] * 60 * 60)) % 10;
 8002f36:	4b66      	ldr	r3, [pc, #408]	; (80030d0 <main+0x5e4>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a66      	ldr	r2, [pc, #408]	; (80030d4 <main+0x5e8>)
 8002f3c:	7812      	ldrb	r2, [r2, #0]
 8002f3e:	4611      	mov	r1, r2
 8002f40:	4a65      	ldr	r2, [pc, #404]	; (80030d8 <main+0x5ec>)
 8002f42:	5c52      	ldrb	r2, [r2, r1]
 8002f44:	4611      	mov	r1, r2
 8002f46:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8002f4a:	fb02 f201 	mul.w	r2, r2, r1
 8002f4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f52:	4b63      	ldr	r3, [pc, #396]	; (80030e0 <main+0x5f4>)
 8002f54:	fba3 2301 	umull	r2, r3, r3, r1
 8002f58:	08da      	lsrs	r2, r3, #3
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	1aca      	subs	r2, r1, r3
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	4b59      	ldr	r3, [pc, #356]	; (80030cc <main+0x5e0>)
 8002f68:	719a      	strb	r2, [r3, #6]
	    tcWrite[6] |= (tcIN[1] & 0xF0);
 8002f6a:	4b5e      	ldr	r3, [pc, #376]	; (80030e4 <main+0x5f8>)
 8002f6c:	785b      	ldrb	r3, [r3, #1]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002f74:	4b55      	ldr	r3, [pc, #340]	; (80030cc <main+0x5e0>)
 8002f76:	799b      	ldrb	r3, [r3, #6]
 8002f78:	b25a      	sxtb	r2, r3
 8002f7a:	b24b      	sxtb	r3, r1
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	b25b      	sxtb	r3, r3
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	4b52      	ldr	r3, [pc, #328]	; (80030cc <main+0x5e0>)
 8002f84:	719a      	strb	r2, [r3, #6]

	    tcWrite[7] = (clockFrameOutput / (frameRateDivisor[frameRate] * 60 * 60)) / 10;
 8002f86:	4b52      	ldr	r3, [pc, #328]	; (80030d0 <main+0x5e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <main+0x5e8>)
 8002f8c:	7812      	ldrb	r2, [r2, #0]
 8002f8e:	4611      	mov	r1, r2
 8002f90:	4a51      	ldr	r2, [pc, #324]	; (80030d8 <main+0x5ec>)
 8002f92:	5c52      	ldrb	r2, [r2, r1]
 8002f94:	4611      	mov	r1, r2
 8002f96:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8002f9a:	fb02 f201 	mul.w	r2, r2, r1
 8002f9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fa2:	4a4f      	ldr	r2, [pc, #316]	; (80030e0 <main+0x5f4>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	08db      	lsrs	r3, r3, #3
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	4b47      	ldr	r3, [pc, #284]	; (80030cc <main+0x5e0>)
 8002fae:	71da      	strb	r2, [r3, #7]
	    tcWrite[7] |= (tcIN[0] & 0xF0);
 8002fb0:	4b4c      	ldr	r3, [pc, #304]	; (80030e4 <main+0x5f8>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002fba:	4b44      	ldr	r3, [pc, #272]	; (80030cc <main+0x5e0>)
 8002fbc:	79db      	ldrb	r3, [r3, #7]
 8002fbe:	b25a      	sxtb	r2, r3
 8002fc0:	b24b      	sxtb	r3, r1
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	b25b      	sxtb	r3, r3
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	4b40      	ldr	r3, [pc, #256]	; (80030cc <main+0x5e0>)
 8002fca:	71da      	strb	r2, [r3, #7]

	    hr = (clockFrameOutput / frameRateDivisor[frameRate]) / 3600;
 8002fcc:	4b40      	ldr	r3, [pc, #256]	; (80030d0 <main+0x5e4>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a40      	ldr	r2, [pc, #256]	; (80030d4 <main+0x5e8>)
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	4a40      	ldr	r2, [pc, #256]	; (80030d8 <main+0x5ec>)
 8002fd8:	5c52      	ldrb	r2, [r2, r1]
 8002fda:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fde:	4a42      	ldr	r2, [pc, #264]	; (80030e8 <main+0x5fc>)
 8002fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe4:	0adb      	lsrs	r3, r3, #11
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	4b40      	ldr	r3, [pc, #256]	; (80030ec <main+0x600>)
 8002fea:	701a      	strb	r2, [r3, #0]
		mn = ((clockFrameOutput / frameRateDivisor[frameRate]) / 60 ) % 60;
 8002fec:	4b38      	ldr	r3, [pc, #224]	; (80030d0 <main+0x5e4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a38      	ldr	r2, [pc, #224]	; (80030d4 <main+0x5e8>)
 8002ff2:	7812      	ldrb	r2, [r2, #0]
 8002ff4:	4611      	mov	r1, r2
 8002ff6:	4a38      	ldr	r2, [pc, #224]	; (80030d8 <main+0x5ec>)
 8002ff8:	5c52      	ldrb	r2, [r2, r1]
 8002ffa:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ffe:	4a37      	ldr	r2, [pc, #220]	; (80030dc <main+0x5f0>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	0959      	lsrs	r1, r3, #5
 8003006:	4b35      	ldr	r3, [pc, #212]	; (80030dc <main+0x5f0>)
 8003008:	fba3 2301 	umull	r2, r3, r3, r1
 800300c:	095a      	lsrs	r2, r3, #5
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	1aca      	subs	r2, r1, r3
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	4b35      	ldr	r3, [pc, #212]	; (80030f0 <main+0x604>)
 800301c:	701a      	strb	r2, [r3, #0]
		sc = (clockFrameOutput / frameRateDivisor[frameRate]) % 60;
 800301e:	4b2c      	ldr	r3, [pc, #176]	; (80030d0 <main+0x5e4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a2c      	ldr	r2, [pc, #176]	; (80030d4 <main+0x5e8>)
 8003024:	7812      	ldrb	r2, [r2, #0]
 8003026:	4611      	mov	r1, r2
 8003028:	4a2b      	ldr	r2, [pc, #172]	; (80030d8 <main+0x5ec>)
 800302a:	5c52      	ldrb	r2, [r2, r1]
 800302c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003030:	4b2a      	ldr	r3, [pc, #168]	; (80030dc <main+0x5f0>)
 8003032:	fba3 2301 	umull	r2, r3, r3, r1
 8003036:	095a      	lsrs	r2, r3, #5
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	1aca      	subs	r2, r1, r3
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <main+0x608>)
 8003046:	701a      	strb	r2, [r3, #0]
		fr = clockFrameOutput % frameRateDivisor[frameRate];
 8003048:	4b21      	ldr	r3, [pc, #132]	; (80030d0 <main+0x5e4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a21      	ldr	r2, [pc, #132]	; (80030d4 <main+0x5e8>)
 800304e:	7812      	ldrb	r2, [r2, #0]
 8003050:	4611      	mov	r1, r2
 8003052:	4a21      	ldr	r2, [pc, #132]	; (80030d8 <main+0x5ec>)
 8003054:	5c52      	ldrb	r2, [r2, r1]
 8003056:	fbb3 f1f2 	udiv	r1, r3, r2
 800305a:	fb02 f201 	mul.w	r2, r2, r1
 800305e:	1a9b      	subs	r3, r3, r2
 8003060:	b2da      	uxtb	r2, r3
 8003062:	4b25      	ldr	r3, [pc, #148]	; (80030f8 <main+0x60c>)
 8003064:	701a      	strb	r2, [r3, #0]


	    	    int oneBits = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
	    for (int i=0; i<10; i++){
 800306a:	2300      	movs	r3, #0
 800306c:	62bb      	str	r3, [r7, #40]	; 0x28
 800306e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003070:	2b09      	cmp	r3, #9
 8003072:	dc1b      	bgt.n	80030ac <main+0x5c0>
	    	for (int b=0; b<8; b++){
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
 8003078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307a:	2b07      	cmp	r3, #7
 800307c:	dc12      	bgt.n	80030a4 <main+0x5b8>
	    		if (bitRead(tcWrite[i],b) == 1){
 800307e:	4a13      	ldr	r2, [pc, #76]	; (80030cc <main+0x5e0>)
 8003080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003082:	4413      	add	r3, r2
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	fa42 f303 	asr.w	r3, r2, r3
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <main+0x5b0>
	    			oneBits++;
 8003096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003098:	3301      	adds	r3, #1
 800309a:	62fb      	str	r3, [r7, #44]	; 0x2c
	    	for (int b=0; b<8; b++){
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	3301      	adds	r3, #1
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
 80030a2:	e7e9      	b.n	8003078 <main+0x58c>
	    for (int i=0; i<10; i++){
 80030a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a6:	3301      	adds	r3, #1
 80030a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80030aa:	e7e0      	b.n	800306e <main+0x582>
	    		}
	    	}
	    }
	    if (oneBits % 2 > 0){
 80030ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	bfb8      	it	lt
 80030b6:	425b      	neglt	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	dd1f      	ble.n	80030fc <main+0x610>
	    	((tcWrite[7]) |= (1UL << (3)));
 80030bc:	4b03      	ldr	r3, [pc, #12]	; (80030cc <main+0x5e0>)
 80030be:	79db      	ldrb	r3, [r3, #7]
 80030c0:	f043 0308 	orr.w	r3, r3, #8
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	4b01      	ldr	r3, [pc, #4]	; (80030cc <main+0x5e0>)
 80030c8:	71da      	strb	r2, [r3, #7]
 80030ca:	e01e      	b.n	800310a <main+0x61e>
 80030cc:	20000624 	.word	0x20000624
 80030d0:	20000610 	.word	0x20000610
 80030d4:	20000099 	.word	0x20000099
 80030d8:	20000030 	.word	0x20000030
 80030dc:	88888889 	.word	0x88888889
 80030e0:	cccccccd 	.word	0xcccccccd
 80030e4:	20000090 	.word	0x20000090
 80030e8:	91a2b3c5 	.word	0x91a2b3c5
 80030ec:	200000a8 	.word	0x200000a8
 80030f0:	200000a9 	.word	0x200000a9
 80030f4:	200000aa 	.word	0x200000aa
 80030f8:	200000ab 	.word	0x200000ab
	    } else {
	    	((tcWrite[7]) &= ~(1UL << (3)));
 80030fc:	4baa      	ldr	r3, [pc, #680]	; (80033a8 <main+0x8bc>)
 80030fe:	79db      	ldrb	r3, [r3, #7]
 8003100:	f023 0308 	bic.w	r3, r3, #8
 8003104:	b2da      	uxtb	r2, r3
 8003106:	4ba8      	ldr	r3, [pc, #672]	; (80033a8 <main+0x8bc>)
 8003108:	71da      	strb	r2, [r3, #7]


	  

//button handlers
if(GPIOC -> IDR & GPIO_PIN_13){	//Menu button
 800310a:	4ba8      	ldr	r3, [pc, #672]	; (80033ac <main+0x8c0>)
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003112:	2b00      	cmp	r3, #0
 8003114:	bf14      	ite	ne
 8003116:	2301      	movne	r3, #1
 8003118:	2300      	moveq	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d051      	beq.n	80031c4 <main+0x6d8>
//TODO Block entering menu when locked
displayTimer = HAL_GetTick();
 8003120:	f001 fde4 	bl	8004cec <HAL_GetTick>
 8003124:	4603      	mov	r3, r0
 8003126:	4aa2      	ldr	r2, [pc, #648]	; (80033b0 <main+0x8c4>)
 8003128:	6013      	str	r3, [r2, #0]
	    	uint32_t menuCount = HAL_GetTick();
 800312a:	f001 fddf 	bl	8004cec <HAL_GetTick>
 800312e:	61f8      	str	r0, [r7, #28]
	    	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
	    	if (!isLocked){
 8003130:	4ba0      	ldr	r3, [pc, #640]	; (80033b4 <main+0x8c8>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	f083 0301 	eor.w	r3, r3, #1
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d03a      	beq.n	80031b4 <main+0x6c8>
	    	while (GPIOC -> IDR & GPIO_PIN_13){
 800313e:	4b9b      	ldr	r3, [pc, #620]	; (80033ac <main+0x8c0>)
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003146:	2b00      	cmp	r3, #0
 8003148:	bf14      	ite	ne
 800314a:	2301      	movne	r3, #1
 800314c:	2300      	moveq	r3, #0
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	d037      	beq.n	80031c4 <main+0x6d8>
	    		if (HAL_GetTick() - menuCount > 500){
 8003154:	f001 fdca 	bl	8004cec <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003162:	bf8c      	ite	hi
 8003164:	2301      	movhi	r3, #1
 8003166:	2300      	movls	r3, #0
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d01e      	beq.n	80031ac <main+0x6c0>
	    			menuItem = 0;
 800316e:	4b92      	ldr	r3, [pc, #584]	; (80033b8 <main+0x8cc>)
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]
	    			//inMenu = true;
	    			menuItemSelect = false;
 8003174:	4b91      	ldr	r3, [pc, #580]	; (80033bc <main+0x8d0>)
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
					//menuEnter = true;
					updateDisplay(d_menu);
 800317a:	2002      	movs	r0, #2
 800317c:	f7fe f82e 	bl	80011dc <_Z13updateDisplayh>
	    			menuLoop();
 8003180:	f7fe fec4 	bl	8001f0c <_Z8menuLoopv>
            displayTimer = HAL_GetTick();
 8003184:	f001 fdb2 	bl	8004cec <HAL_GetTick>
 8003188:	4603      	mov	r3, r0
 800318a:	4a89      	ldr	r2, [pc, #548]	; (80033b0 <main+0x8c4>)
 800318c:	6013      	str	r3, [r2, #0]
            while (GPIOC -> IDR & GPIO_PIN_13)
 800318e:	4b87      	ldr	r3, [pc, #540]	; (80033ac <main+0x8c0>)
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003196:	2b00      	cmp	r3, #0
 8003198:	bf14      	ite	ne
 800319a:	2301      	movne	r3, #1
 800319c:	2300      	moveq	r3, #0
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <main+0x6c0>
              {updateDisplay(0x1);}//add in TC process?}
 80031a4:	2001      	movs	r0, #1
 80031a6:	f7fe f819 	bl	80011dc <_Z13updateDisplayh>
            while (GPIOC -> IDR & GPIO_PIN_13)
 80031aa:	e7f0      	b.n	800318e <main+0x6a2>
					//menuEnter = false;
	    		}
	    			updateDisplay(0x01);
 80031ac:	2001      	movs	r0, #1
 80031ae:	f7fe f815 	bl	80011dc <_Z13updateDisplayh>
	    	while (GPIOC -> IDR & GPIO_PIN_13){
 80031b2:	e7c4      	b.n	800313e <main+0x652>
	    	}
    }
    else {
      displayTimer = HAL_GetTick();
 80031b4:	f001 fd9a 	bl	8004cec <HAL_GetTick>
 80031b8:	4603      	mov	r3, r0
 80031ba:	4a7d      	ldr	r2, [pc, #500]	; (80033b0 <main+0x8c4>)
 80031bc:	6013      	str	r3, [r2, #0]
displayOn = true;
 80031be:	4b80      	ldr	r3, [pc, #512]	; (80033c0 <main+0x8d4>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	701a      	strb	r2, [r3, #0]
    }
	    }

if(GPIOB -> IDR & GPIO_PIN_8){	//Up button
 80031c4:	4b7f      	ldr	r3, [pc, #508]	; (80033c4 <main+0x8d8>)
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf14      	ite	ne
 80031d0:	2301      	movne	r3, #1
 80031d2:	2300      	moveq	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d007      	beq.n	80031ea <main+0x6fe>
displayTimer = HAL_GetTick();
 80031da:	f001 fd87 	bl	8004cec <HAL_GetTick>
 80031de:	4603      	mov	r3, r0
 80031e0:	4a73      	ldr	r2, [pc, #460]	; (80033b0 <main+0x8c4>)
 80031e2:	6013      	str	r3, [r2, #0]
displayOn = true;
 80031e4:	4b76      	ldr	r3, [pc, #472]	; (80033c0 <main+0x8d4>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	701a      	strb	r2, [r3, #0]
//Add in code to turn on display with button press?

	    }
if(GPIOB -> IDR & GPIO_PIN_9){	//Down button
 80031ea:	4b76      	ldr	r3, [pc, #472]	; (80033c4 <main+0x8d8>)
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	bf14      	ite	ne
 80031f6:	2301      	movne	r3, #1
 80031f8:	2300      	moveq	r3, #0
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d007      	beq.n	8003210 <main+0x724>
displayTimer = HAL_GetTick();
 8003200:	f001 fd74 	bl	8004cec <HAL_GetTick>
 8003204:	4603      	mov	r3, r0
 8003206:	4a6a      	ldr	r2, [pc, #424]	; (80033b0 <main+0x8c4>)
 8003208:	6013      	str	r3, [r2, #0]
displayOn = true;
 800320a:	4b6d      	ldr	r3, [pc, #436]	; (80033c0 <main+0x8d4>)
 800320c:	2201      	movs	r2, #1
 800320e:	701a      	strb	r2, [r3, #0]

	    }

if(GPIOA -> IDR & GPIO_PIN_0){  //Power button
 8003210:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	bf14      	ite	ne
 800321e:	2301      	movne	r3, #1
 8003220:	2300      	moveq	r3, #0
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d048      	beq.n	80032ba <main+0x7ce>
  if (!isLocked){
 8003228:	4b62      	ldr	r3, [pc, #392]	; (80033b4 <main+0x8c8>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	f083 0301 	eor.w	r3, r3, #1
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d041      	beq.n	80032ba <main+0x7ce>
  updateDisplay(0x4);
 8003236:	2004      	movs	r0, #4
 8003238:	f7fd ffd0 	bl	80011dc <_Z13updateDisplayh>
  uint32_t currentTime = HAL_GetTick();
 800323c:	f001 fd56 	bl	8004cec <HAL_GetTick>
 8003240:	61b8      	str	r0, [r7, #24]
  while (GPIOA -> IDR & GPIO_PIN_0){
 8003242:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	bf14      	ite	ne
 8003250:	2301      	movne	r3, #1
 8003252:	2300      	moveq	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d02f      	beq.n	80032ba <main+0x7ce>
    powerCountdown =3 - ((HAL_GetTick() - currentTime)/1000);
 800325a:	f001 fd47 	bl	8004cec <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	4a58      	ldr	r2, [pc, #352]	; (80033c8 <main+0x8dc>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	099b      	lsrs	r3, r3, #6
 800326c:	b2db      	uxtb	r3, r3
 800326e:	f1c3 0303 	rsb	r3, r3, #3
 8003272:	b2da      	uxtb	r2, r3
 8003274:	4b55      	ldr	r3, [pc, #340]	; (80033cc <main+0x8e0>)
 8003276:	701a      	strb	r2, [r3, #0]
    if (!powerOff){updateDisplay(0x4);}
 8003278:	4b55      	ldr	r3, [pc, #340]	; (80033d0 <main+0x8e4>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	f083 0301 	eor.w	r3, r3, #1
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <main+0x7a0>
 8003286:	2004      	movs	r0, #4
 8003288:	f7fd ffa8 	bl	80011dc <_Z13updateDisplayh>
    if (HAL_GetTick() - currentTime > 4000){
 800328c:	f001 fd2e 	bl	8004cec <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800329a:	bf8c      	ite	hi
 800329c:	2301      	movhi	r3, #1
 800329e:	2300      	movls	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d0cd      	beq.n	8003242 <main+0x756>
      HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80032a6:	2001      	movs	r0, #1
 80032a8:	f003 ff3c 	bl	8007124 <HAL_PWR_EnableWakeUpPin>
      powerOff = true;
 80032ac:	4b48      	ldr	r3, [pc, #288]	; (80033d0 <main+0x8e4>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	701a      	strb	r2, [r3, #0]
      updateDisplay(0x0);
 80032b2:	2000      	movs	r0, #0
 80032b4:	f7fd ff92 	bl	80011dc <_Z13updateDisplayh>
  while (GPIOA -> IDR & GPIO_PIN_0){
 80032b8:	e7c3      	b.n	8003242 <main+0x756>
    }
  }
}
  
}
if(powerOff){
 80032ba:	4b45      	ldr	r3, [pc, #276]	; (80033d0 <main+0x8e4>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00b      	beq.n	80032da <main+0x7ee>
    //updateDisplay(0x0);
    HAL_Delay(2000);
 80032c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80032c6:	f001 fd1d 	bl	8004d04 <HAL_Delay>
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80032ca:	4b42      	ldr	r3, [pc, #264]	; (80033d4 <main+0x8e8>)
 80032cc:	221f      	movs	r2, #31
 80032ce:	619a      	str	r2, [r3, #24]
    HAL_PWR_EnterSTANDBYMode();
 80032d0:	f003 ff48 	bl	8007164 <HAL_PWR_EnterSTANDBYMode>
    powerUpMode = 0;
 80032d4:	4b40      	ldr	r3, [pc, #256]	; (80033d8 <main+0x8ec>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
    
}

if(isLocked && GPIOB -> IDR & GPIO_PIN_9 && GPIOB -> IDR & GPIO_PIN_8){//Both
 80032da:	4b36      	ldr	r3, [pc, #216]	; (80033b4 <main+0x8c8>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <main+0x812>
 80032e2:	4b38      	ldr	r3, [pc, #224]	; (80033c4 <main+0x8d8>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d007      	beq.n	80032fe <main+0x812>
 80032ee:	4b35      	ldr	r3, [pc, #212]	; (80033c4 <main+0x8d8>)
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <main+0x812>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <main+0x814>
 80032fe:	2300      	movs	r3, #0
 8003300:	2b00      	cmp	r3, #0
 8003302:	f43f ac85 	beq.w	8002c10 <main+0x124>
  lockTimer = HAL_GetTick();
 8003306:	f001 fcf1 	bl	8004cec <HAL_GetTick>
 800330a:	4603      	mov	r3, r0
 800330c:	4a33      	ldr	r2, [pc, #204]	; (80033dc <main+0x8f0>)
 800330e:	6013      	str	r3, [r2, #0]
	    	while (isLocked && GPIOB -> IDR & GPIO_PIN_9 && GPIOB -> IDR & GPIO_PIN_8){
 8003310:	4b28      	ldr	r3, [pc, #160]	; (80033b4 <main+0x8c8>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00d      	beq.n	8003334 <main+0x848>
 8003318:	4b2a      	ldr	r3, [pc, #168]	; (80033c4 <main+0x8d8>)
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <main+0x848>
 8003324:	4b27      	ldr	r3, [pc, #156]	; (80033c4 <main+0x8d8>)
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <main+0x848>
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <main+0x84a>
 8003334:	2300      	movs	r3, #0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d058      	beq.n	80033ec <main+0x900>
	    		updateDisplay(0x03);
 800333a:	2003      	movs	r0, #3
 800333c:	f7fd ff4e 	bl	80011dc <_Z13updateDisplayh>
          buttonsHeld = true;
 8003340:	4b27      	ldr	r3, [pc, #156]	; (80033e0 <main+0x8f4>)
 8003342:	2201      	movs	r2, #1
 8003344:	701a      	strb	r2, [r3, #0]
	    		lockCountdown = 3 - ((HAL_GetTick() - lockTimer)/1000);
 8003346:	f001 fcd1 	bl	8004cec <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	4b23      	ldr	r3, [pc, #140]	; (80033dc <main+0x8f0>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	4a1d      	ldr	r2, [pc, #116]	; (80033c8 <main+0x8dc>)
 8003354:	fba2 2303 	umull	r2, r3, r2, r3
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	b2db      	uxtb	r3, r3
 800335c:	f1c3 0303 	rsb	r3, r3, #3
 8003360:	b2da      	uxtb	r2, r3
 8003362:	4b20      	ldr	r3, [pc, #128]	; (80033e4 <main+0x8f8>)
 8003364:	701a      	strb	r2, [r3, #0]
	    		if (HAL_GetTick()-lockTimer > 3000){
 8003366:	f001 fcc1 	bl	8004cec <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <main+0x8f0>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003376:	4293      	cmp	r3, r2
 8003378:	bf8c      	ite	hi
 800337a:	2301      	movhi	r3, #1
 800337c:	2300      	movls	r3, #0
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0c5      	beq.n	8003310 <main+0x824>
	    			isLocked = false;
 8003384:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <main+0x8c8>)
 8003386:	2200      	movs	r2, #0
 8003388:	701a      	strb	r2, [r3, #0]
	    			displayTimer = HAL_GetTick();
 800338a:	f001 fcaf 	bl	8004cec <HAL_GetTick>
 800338e:	4603      	mov	r3, r0
 8003390:	4a07      	ldr	r2, [pc, #28]	; (80033b0 <main+0x8c4>)
 8003392:	6013      	str	r3, [r2, #0]
            buttonsHeld = false;
 8003394:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <main+0x8f4>)
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
            
					uptimeMinutes = 0;
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <main+0x8fc>)
 800339c:	2200      	movs	r2, #0
 800339e:	801a      	strh	r2, [r3, #0]
          updateDisplay(0x0);
 80033a0:	2000      	movs	r0, #0
 80033a2:	f7fd ff1b 	bl	80011dc <_Z13updateDisplayh>
	    	while (isLocked && GPIOB -> IDR & GPIO_PIN_9 && GPIOB -> IDR & GPIO_PIN_8){
 80033a6:	e7b3      	b.n	8003310 <main+0x824>
 80033a8:	20000624 	.word	0x20000624
 80033ac:	48000800 	.word	0x48000800
 80033b0:	20000648 	.word	0x20000648
 80033b4:	20000650 	.word	0x20000650
 80033b8:	200000d7 	.word	0x200000d7
 80033bc:	200000d6 	.word	0x200000d6
 80033c0:	20000058 	.word	0x20000058
 80033c4:	48000400 	.word	0x48000400
 80033c8:	10624dd3 	.word	0x10624dd3
 80033cc:	200000c8 	.word	0x200000c8
 80033d0:	20000651 	.word	0x20000651
 80033d4:	40007000 	.word	0x40007000
 80033d8:	20000652 	.word	0x20000652
 80033dc:	2000064c 	.word	0x2000064c
 80033e0:	200000ae 	.word	0x200000ae
 80033e4:	200000af 	.word	0x200000af
 80033e8:	200000a2 	.word	0x200000a2
	    		}
	    	}
         buttonsHeld = false;
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <main+0x94c>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
	    	while (!isLocked && (GPIOB -> IDR & GPIO_PIN_9 || GPIOB -> IDR & GPIO_PIN_8)){
 80033f2:	4b12      	ldr	r3, [pc, #72]	; (800343c <main+0x950>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	f083 0301 	eor.w	r3, r3, #1
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00d      	beq.n	800341c <main+0x930>
 8003400:	4b0f      	ldr	r3, [pc, #60]	; (8003440 <main+0x954>)
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003408:	2b00      	cmp	r3, #0
 800340a:	d105      	bne.n	8003418 <main+0x92c>
 800340c:	4b0c      	ldr	r3, [pc, #48]	; (8003440 <main+0x954>)
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <main+0x930>
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <main+0x932>
 800341c:	2300      	movs	r3, #0
 800341e:	2b00      	cmp	r3, #0
 8003420:	f43f abf6 	beq.w	8002c10 <main+0x124>
	    		updateDisplay(0x01);
 8003424:	2001      	movs	r0, #1
 8003426:	f7fd fed9 	bl	80011dc <_Z13updateDisplayh>
	    		displayTimer = HAL_GetTick();
 800342a:	f001 fc5f 	bl	8004cec <HAL_GetTick>
 800342e:	4603      	mov	r3, r0
 8003430:	4a04      	ldr	r2, [pc, #16]	; (8003444 <main+0x958>)
 8003432:	6013      	str	r3, [r2, #0]
	    	while (!isLocked && (GPIOB -> IDR & GPIO_PIN_9 || GPIOB -> IDR & GPIO_PIN_8)){
 8003434:	e7dd      	b.n	80033f2 <main+0x906>
 8003436:	bf00      	nop
 8003438:	200000ae 	.word	0x200000ae
 800343c:	20000650 	.word	0x20000650
 8003440:	48000400 	.word	0x48000400
 8003444:	20000648 	.word	0x20000648

08003448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b0ae      	sub	sp, #184	; 0xb8
 800344c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800344e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003452:	2244      	movs	r2, #68	; 0x44
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f005 ff34 	bl	80092c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800345c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	60da      	str	r2, [r3, #12]
 800346a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800346c:	463b      	mov	r3, r7
 800346e:	2260      	movs	r2, #96	; 0x60
 8003470:	2100      	movs	r1, #0
 8003472:	4618      	mov	r0, r3
 8003474:	f005 ff26 	bl	80092c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003478:	2301      	movs	r3, #1
 800347a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800347c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003480:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003482:	2302      	movs	r3, #2
 8003484:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003488:	2303      	movs	r3, #3
 800348a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 2;
 800348e:	2302      	movs	r3, #2
 8003490:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003494:	230a      	movs	r3, #10
 8003496:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800349a:	2307      	movs	r3, #7
 800349c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80034a0:	2302      	movs	r3, #2
 80034a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80034a6:	2304      	movs	r3, #4
 80034a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034ac:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80034b0:	4618      	mov	r0, r3
 80034b2:	f003 fed5 	bl	8007260 <HAL_RCC_OscConfig>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf14      	ite	ne
 80034bc:	2301      	movne	r3, #1
 80034be:	2300      	moveq	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80034c6:	f000 fe5d 	bl	8004184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034ca:	230f      	movs	r3, #15
 80034cc:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ce:	2303      	movs	r3, #3
 80034d0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034d2:	2300      	movs	r3, #0
 80034d4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034d6:	2300      	movs	r3, #0
 80034d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034da:	2300      	movs	r3, #0
 80034dc:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034de:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80034e2:	2101      	movs	r1, #1
 80034e4:	4618      	mov	r0, r3
 80034e6:	f004 fadb 	bl	8007aa0 <HAL_RCC_ClockConfig>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf14      	ite	ne
 80034f0:	2301      	movne	r3, #1
 80034f2:	2300      	moveq	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80034fa:	f000 fe43 	bl	8004184 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
 80034fe:	f246 03c0 	movw	r3, #24768	; 0x60c0
 8003502:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003504:	2300      	movs	r3, #0
 8003506:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003508:	2300      	movs	r3, #0
 800350a:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800350c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003510:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003512:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003516:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8003518:	2303      	movs	r3, #3
 800351a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800351c:	2302      	movs	r3, #2
 800351e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 10;
 8003520:	230a      	movs	r3, #10
 8003522:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003524:	2307      	movs	r3, #7
 8003526:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003528:	2302      	movs	r3, #2
 800352a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800352c:	2302      	movs	r3, #2
 800352e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8003530:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8003534:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003536:	463b      	mov	r3, r7
 8003538:	4618      	mov	r0, r3
 800353a:	f004 fcb3 	bl	8007ea4 <HAL_RCCEx_PeriphCLKConfig>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <SystemClock_Config+0x10a>
  {
    Error_Handler();
 800354e:	f000 fe19 	bl	8004184 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8003552:	2200      	movs	r2, #0
 8003554:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003558:	2000      	movs	r0, #0
 800355a:	f004 fb83 	bl	8007c64 <HAL_RCC_MCOConfig>
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800355e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003562:	f003 fe27 	bl	80071b4 <HAL_PWREx_ControlVoltageScaling>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	bf14      	ite	ne
 800356c:	2301      	movne	r3, #1
 800356e:	2300      	moveq	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <SystemClock_Config+0x132>
  {
    Error_Handler();
 8003576:	f000 fe05 	bl	8004184 <Error_Handler>
  }
}
 800357a:	bf00      	nop
 800357c:	37b8      	adds	r7, #184	; 0xb8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800358a:	463b      	mov	r3, r7
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	605a      	str	r2, [r3, #4]
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	60da      	str	r2, [r3, #12]
 8003596:	611a      	str	r2, [r3, #16]
 8003598:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800359a:	4b2e      	ldr	r3, [pc, #184]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 800359c:	4a2e      	ldr	r2, [pc, #184]	; (8003658 <_ZL12MX_ADC1_Initv+0xd4>)
 800359e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80035a0:	4b2c      	ldr	r3, [pc, #176]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80035a6:	4b2b      	ldr	r3, [pc, #172]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035ac:	4b29      	ldr	r3, [pc, #164]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80035b2:	4b28      	ldr	r3, [pc, #160]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035b8:	4b26      	ldr	r3, [pc, #152]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035ba:	2204      	movs	r2, #4
 80035bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80035be:	4b25      	ldr	r3, [pc, #148]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80035c4:	4b23      	ldr	r3, [pc, #140]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80035ca:	4b22      	ldr	r3, [pc, #136]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035cc:	2201      	movs	r2, #1
 80035ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80035d0:	4b20      	ldr	r3, [pc, #128]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80035d8:	4b1e      	ldr	r3, [pc, #120]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035da:	2200      	movs	r2, #0
 80035dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80035de:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80035e4:	4b1b      	ldr	r3, [pc, #108]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80035ec:	4b19      	ldr	r3, [pc, #100]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80035f2:	4b18      	ldr	r3, [pc, #96]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80035fa:	4816      	ldr	r0, [pc, #88]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 80035fc:	f001 fd6e 	bl	80050dc <HAL_ADC_Init>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	bf14      	ite	ne
 8003606:	2301      	movne	r3, #1
 8003608:	2300      	moveq	r3, #0
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <_ZL12MX_ADC1_Initv+0x90>
  {
    Error_Handler();
 8003610:	f000 fdb8 	bl	8004184 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003614:	4b11      	ldr	r3, [pc, #68]	; (800365c <_ZL12MX_ADC1_Initv+0xd8>)
 8003616:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003618:	2306      	movs	r3, #6
 800361a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800361c:	2300      	movs	r3, #0
 800361e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003620:	237f      	movs	r3, #127	; 0x7f
 8003622:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003624:	2304      	movs	r3, #4
 8003626:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800362c:	463b      	mov	r3, r7
 800362e:	4619      	mov	r1, r3
 8003630:	4808      	ldr	r0, [pc, #32]	; (8003654 <_ZL12MX_ADC1_Initv+0xd0>)
 8003632:	f001 ff91 	bl	8005558 <HAL_ADC_ConfigChannel>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 8003646:	f000 fd9d 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800364a:	bf00      	nop
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	200000dc 	.word	0x200000dc
 8003658:	50040000 	.word	0x50040000
 800365c:	21800100 	.word	0x21800100

08003660 <_ZL12MX_DAC1_Initv>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	; 0x28
 8003664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003666:	1d3b      	adds	r3, r7, #4
 8003668:	2224      	movs	r2, #36	; 0x24
 800366a:	2100      	movs	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f005 fe29 	bl	80092c4 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003672:	4b17      	ldr	r3, [pc, #92]	; (80036d0 <_ZL12MX_DAC1_Initv+0x70>)
 8003674:	4a17      	ldr	r2, [pc, #92]	; (80036d4 <_ZL12MX_DAC1_Initv+0x74>)
 8003676:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003678:	4815      	ldr	r0, [pc, #84]	; (80036d0 <_ZL12MX_DAC1_Initv+0x70>)
 800367a:	f002 fcb6 	bl	8005fea <HAL_DAC_Init>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	bf14      	ite	ne
 8003684:	2301      	movne	r3, #1
 8003686:	2300      	moveq	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <_ZL12MX_DAC1_Initv+0x32>
  {
    Error_Handler();
 800368e:	f000 fd79 	bl	8004184 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800369e:	2300      	movs	r3, #0
 80036a0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80036a6:	1d3b      	adds	r3, r7, #4
 80036a8:	2210      	movs	r2, #16
 80036aa:	4619      	mov	r1, r3
 80036ac:	4808      	ldr	r0, [pc, #32]	; (80036d0 <_ZL12MX_DAC1_Initv+0x70>)
 80036ae:	f002 fd22 	bl	80060f6 <HAL_DAC_ConfigChannel>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf14      	ite	ne
 80036b8:	2301      	movne	r3, #1
 80036ba:	2300      	moveq	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <_ZL12MX_DAC1_Initv+0x66>
  {
    Error_Handler();
 80036c2:	f000 fd5f 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80036c6:	bf00      	nop
 80036c8:	3728      	adds	r7, #40	; 0x28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20000140 	.word	0x20000140
 80036d4:	40007400 	.word	0x40007400

080036d8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80036dc:	4b22      	ldr	r3, [pc, #136]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036de:	4a23      	ldr	r2, [pc, #140]	; (800376c <_ZL12MX_I2C1_Initv+0x94>)
 80036e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 80036e2:	4b21      	ldr	r3, [pc, #132]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036e4:	4a22      	ldr	r2, [pc, #136]	; (8003770 <_ZL12MX_I2C1_Initv+0x98>)
 80036e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80036e8:	4b1f      	ldr	r3, [pc, #124]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036ee:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036f0:	2201      	movs	r2, #1
 80036f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036f4:	4b1c      	ldr	r3, [pc, #112]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80036fa:	4b1b      	ldr	r3, [pc, #108]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003700:	4b19      	ldr	r3, [pc, #100]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 8003702:	2200      	movs	r2, #0
 8003704:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003706:	4b18      	ldr	r3, [pc, #96]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 8003708:	2200      	movs	r2, #0
 800370a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800370c:	4b16      	ldr	r3, [pc, #88]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 800370e:	2200      	movs	r2, #0
 8003710:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003712:	4815      	ldr	r0, [pc, #84]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 8003714:	f002 ffa6 	bl	8006664 <HAL_I2C_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	bf14      	ite	ne
 800371e:	2301      	movne	r3, #1
 8003720:	2300      	moveq	r3, #0
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8003728:	f000 fd2c 	bl	8004184 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800372c:	2100      	movs	r1, #0
 800372e:	480e      	ldr	r0, [pc, #56]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 8003730:	f003 fb04 	bl	8006d3c <HAL_I2CEx_ConfigAnalogFilter>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8003744:	f000 fd1e 	bl	8004184 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003748:	2100      	movs	r1, #0
 800374a:	4807      	ldr	r0, [pc, #28]	; (8003768 <_ZL12MX_I2C1_Initv+0x90>)
 800374c:	f003 fb41 	bl	8006dd2 <HAL_I2CEx_ConfigDigitalFilter>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	bf14      	ite	ne
 8003756:	2301      	movne	r3, #1
 8003758:	2300      	moveq	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8003760:	f000 fd10 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003764:	bf00      	nop
 8003766:	bd80      	pop	{r7, pc}
 8003768:	20000154 	.word	0x20000154
 800376c:	40005400 	.word	0x40005400
 8003770:	00506682 	.word	0x00506682

08003774 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003778:	4b24      	ldr	r3, [pc, #144]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 800377a:	4a25      	ldr	r2, [pc, #148]	; (8003810 <_ZL12MX_I2C2_Initv+0x9c>)
 800377c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0010030D;
 800377e:	4b23      	ldr	r3, [pc, #140]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 8003780:	4a24      	ldr	r2, [pc, #144]	; (8003814 <_ZL12MX_I2C2_Initv+0xa0>)
 8003782:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003784:	4b21      	ldr	r3, [pc, #132]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800378a:	4b20      	ldr	r3, [pc, #128]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 800378c:	2201      	movs	r2, #1
 800378e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003790:	4b1e      	ldr	r3, [pc, #120]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 8003792:	2200      	movs	r2, #0
 8003794:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003796:	4b1d      	ldr	r3, [pc, #116]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 8003798:	2200      	movs	r2, #0
 800379a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 800379e:	2200      	movs	r2, #0
 80037a0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037a8:	4b18      	ldr	r3, [pc, #96]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80037ae:	4817      	ldr	r0, [pc, #92]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 80037b0:	f002 ff58 	bl	8006664 <HAL_I2C_Init>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	bf14      	ite	ne
 80037ba:	2301      	movne	r3, #1
 80037bc:	2300      	moveq	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <_ZL12MX_I2C2_Initv+0x54>
  {
    Error_Handler();
 80037c4:	f000 fcde 	bl	8004184 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037c8:	2100      	movs	r1, #0
 80037ca:	4810      	ldr	r0, [pc, #64]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 80037cc:	f003 fab6 	bl	8006d3c <HAL_I2CEx_ConfigAnalogFilter>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf14      	ite	ne
 80037d6:	2301      	movne	r3, #1
 80037d8:	2300      	moveq	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <_ZL12MX_I2C2_Initv+0x70>
  {
    Error_Handler();
 80037e0:	f000 fcd0 	bl	8004184 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80037e4:	2100      	movs	r1, #0
 80037e6:	4809      	ldr	r0, [pc, #36]	; (800380c <_ZL12MX_I2C2_Initv+0x98>)
 80037e8:	f003 faf3 	bl	8006dd2 <HAL_I2CEx_ConfigDigitalFilter>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	bf14      	ite	ne
 80037f2:	2301      	movne	r3, #1
 80037f4:	2300      	moveq	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <_ZL12MX_I2C2_Initv+0x8c>
  {
    Error_Handler();
 80037fc:	f000 fcc2 	bl	8004184 <Error_Handler>
  }
  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 8003800:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003804:	f003 fb32 	bl	8006e6c <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003808:	bf00      	nop
 800380a:	bd80      	pop	{r7, pc}
 800380c:	200001a0 	.word	0x200001a0
 8003810:	40005800 	.word	0x40005800
 8003814:	0010030d 	.word	0x0010030d

08003818 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b088      	sub	sp, #32
 800381c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800381e:	f107 0314 	add.w	r3, r7, #20
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	605a      	str	r2, [r3, #4]
 8003828:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800382a:	1d3b      	adds	r3, r7, #4
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	605a      	str	r2, [r3, #4]
 8003832:	609a      	str	r2, [r3, #8]
 8003834:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003836:	4b28      	ldr	r3, [pc, #160]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003838:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800383c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24-1;
 800383e:	4b26      	ldr	r3, [pc, #152]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003840:	2217      	movs	r2, #23
 8003842:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003844:	4b24      	ldr	r3, [pc, #144]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003846:	2200      	movs	r2, #0
 8003848:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800384a:	4b23      	ldr	r3, [pc, #140]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 800384c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003850:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003852:	4b21      	ldr	r3, [pc, #132]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003854:	2200      	movs	r2, #0
 8003856:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003858:	4b1f      	ldr	r3, [pc, #124]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 800385a:	2200      	movs	r2, #0
 800385c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800385e:	481e      	ldr	r0, [pc, #120]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003860:	f004 ff33 	bl	80086ca <HAL_TIM_IC_Init>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	bf14      	ite	ne
 800386a:	2301      	movne	r3, #1
 800386c:	2300      	moveq	r3, #0
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8003874:	f000 fc86 	bl	8004184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800387c:	2300      	movs	r3, #0
 800387e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003880:	f107 0314 	add.w	r3, r7, #20
 8003884:	4619      	mov	r1, r3
 8003886:	4814      	ldr	r0, [pc, #80]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 8003888:	f005 fc04 	bl	8009094 <HAL_TIMEx_MasterConfigSynchronization>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	bf14      	ite	ne
 8003892:	2301      	movne	r3, #1
 8003894:	2300      	moveq	r3, #0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 800389c:	f000 fc72 	bl	8004184 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80038a0:	230a      	movs	r3, #10
 80038a2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80038a4:	2301      	movs	r3, #1
 80038a6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80038b0:	1d3b      	adds	r3, r7, #4
 80038b2:	2208      	movs	r2, #8
 80038b4:	4619      	mov	r1, r3
 80038b6:	4808      	ldr	r0, [pc, #32]	; (80038d8 <_ZL12MX_TIM2_Initv+0xc0>)
 80038b8:	f005 f9a3 	bl	8008c02 <HAL_TIM_IC_ConfigChannel>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	bf14      	ite	ne
 80038c2:	2301      	movne	r3, #1
 80038c4:	2300      	moveq	r3, #0
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <_ZL12MX_TIM2_Initv+0xb8>
  {
    Error_Handler();
 80038cc:	f000 fc5a 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80038d0:	bf00      	nop
 80038d2:	3720      	adds	r7, #32
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	200001ec 	.word	0x200001ec

080038dc <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038e2:	1d3b      	adds	r3, r7, #4
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80038ec:	4b19      	ldr	r3, [pc, #100]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 80038ee:	4a1a      	ldr	r2, [pc, #104]	; (8003958 <_ZL12MX_TIM6_Initv+0x7c>)
 80038f0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24-1;
 80038f2:	4b18      	ldr	r3, [pc, #96]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 80038f4:	2217      	movs	r2, #23
 80038f6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f8:	4b16      	ldr	r3, [pc, #88]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80038fe:	4b15      	ldr	r3, [pc, #84]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 8003900:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003904:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003906:	4b13      	ldr	r3, [pc, #76]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 8003908:	2200      	movs	r2, #0
 800390a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800390c:	4811      	ldr	r0, [pc, #68]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 800390e:	f004 fe01 	bl	8008514 <HAL_TIM_Base_Init>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	bf14      	ite	ne
 8003918:	2301      	movne	r3, #1
 800391a:	2300      	moveq	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 8003922:	f000 fc2f 	bl	8004184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	4619      	mov	r1, r3
 8003932:	4808      	ldr	r0, [pc, #32]	; (8003954 <_ZL12MX_TIM6_Initv+0x78>)
 8003934:	f005 fbae 	bl	8009094 <HAL_TIMEx_MasterConfigSynchronization>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	bf14      	ite	ne
 800393e:	2301      	movne	r3, #1
 8003940:	2300      	moveq	r3, #0
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8003948:	f000 fc1c 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800394c:	bf00      	nop
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	20000238 	.word	0x20000238
 8003958:	40001000 	.word	0x40001000

0800395c <_ZL12MX_TIM7_Initv>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003962:	1d3b      	adds	r3, r7, #4
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	605a      	str	r2, [r3, #4]
 800396a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800396c:	4b19      	ldr	r3, [pc, #100]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 800396e:	4a1a      	ldr	r2, [pc, #104]	; (80039d8 <_ZL12MX_TIM7_Initv+0x7c>)
 8003970:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 19;
 8003972:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 8003974:	2213      	movs	r2, #19
 8003976:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003978:	4b16      	ldr	r3, [pc, #88]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 800397a:	2200      	movs	r2, #0
 800397c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50049;
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 8003980:	f24c 3281 	movw	r2, #50049	; 0xc381
 8003984:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003986:	4b13      	ldr	r3, [pc, #76]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 8003988:	2200      	movs	r2, #0
 800398a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800398c:	4811      	ldr	r0, [pc, #68]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 800398e:	f004 fdc1 	bl	8008514 <HAL_TIM_Base_Init>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf14      	ite	ne
 8003998:	2301      	movne	r3, #1
 800399a:	2300      	moveq	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <_ZL12MX_TIM7_Initv+0x4a>
  {
    Error_Handler();
 80039a2:	f000 fbef 	bl	8004184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039a6:	2300      	movs	r3, #0
 80039a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80039ae:	1d3b      	adds	r3, r7, #4
 80039b0:	4619      	mov	r1, r3
 80039b2:	4808      	ldr	r0, [pc, #32]	; (80039d4 <_ZL12MX_TIM7_Initv+0x78>)
 80039b4:	f005 fb6e 	bl	8009094 <HAL_TIMEx_MasterConfigSynchronization>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	bf14      	ite	ne
 80039be:	2301      	movne	r3, #1
 80039c0:	2300      	moveq	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <_ZL12MX_TIM7_Initv+0x70>
  {
    Error_Handler();
 80039c8:	f000 fbdc 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80039cc:	bf00      	nop
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20000284 	.word	0x20000284
 80039d8:	40001400 	.word	0x40001400

080039dc <_ZL13MX_TIM16_Initv>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80039e0:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 80039e2:	4a13      	ldr	r2, [pc, #76]	; (8003a30 <_ZL13MX_TIM16_Initv+0x54>)
 80039e4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 4-1;
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 80039e8:	2203      	movs	r2, #3
 80039ea:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ec:	4b0f      	ldr	r3, [pc, #60]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3128-1;
 80039f2:	4b0e      	ldr	r3, [pc, #56]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 80039f4:	f640 4237 	movw	r2, #3127	; 0xc37
 80039f8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003a00:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a06:	4b09      	ldr	r3, [pc, #36]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003a0c:	4807      	ldr	r0, [pc, #28]	; (8003a2c <_ZL13MX_TIM16_Initv+0x50>)
 8003a0e:	f004 fd81 	bl	8008514 <HAL_TIM_Base_Init>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	bf14      	ite	ne
 8003a18:	2301      	movne	r3, #1
 8003a1a:	2300      	moveq	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <_ZL13MX_TIM16_Initv+0x4a>
  {
    Error_Handler();
 8003a22:	f000 fbaf 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003a26:	bf00      	nop
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	200002d0 	.word	0x200002d0
 8003a30:	40014400 	.word	0x40014400

08003a34 <_ZL15MX_USB_PCD_Initv>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003a38:	4b13      	ldr	r3, [pc, #76]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a3a:	4a14      	ldr	r2, [pc, #80]	; (8003a8c <_ZL15MX_USB_PCD_Initv+0x58>)
 8003a3c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003a3e:	4b12      	ldr	r3, [pc, #72]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a40:	2208      	movs	r2, #8
 8003a42:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003a44:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a46:	2202      	movs	r2, #2
 8003a48:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003a4a:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8003a50:	4b0d      	ldr	r3, [pc, #52]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003a62:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003a68:	4807      	ldr	r0, [pc, #28]	; (8003a88 <_ZL15MX_USB_PCD_Initv+0x54>)
 8003a6a:	f003 fa1f 	bl	8006eac <HAL_PCD_Init>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	bf14      	ite	ne
 8003a74:	2301      	movne	r3, #1
 8003a76:	2300      	moveq	r3, #0
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <_ZL15MX_USB_PCD_Initv+0x4e>
  {
    Error_Handler();
 8003a7e:	f000 fb81 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003a82:	bf00      	nop
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	2000031c 	.word	0x2000031c
 8003a8c:	40006800 	.word	0x40006800

08003a90 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	; 0x28
 8003a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a96:	f107 0314 	add.w	r3, r7, #20
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	609a      	str	r2, [r3, #8]
 8003aa2:	60da      	str	r2, [r3, #12]
 8003aa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa6:	4b41      	ldr	r3, [pc, #260]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aaa:	4a40      	ldr	r2, [pc, #256]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ab2:	4b3e      	ldr	r3, [pc, #248]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003abe:	4b3b      	ldr	r3, [pc, #236]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac2:	4a3a      	ldr	r2, [pc, #232]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aca:	4b38      	ldr	r3, [pc, #224]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad6:	4b35      	ldr	r3, [pc, #212]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ada:	4a34      	ldr	r2, [pc, #208]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003adc:	f043 0301 	orr.w	r3, r3, #1
 8003ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ae2:	4b32      	ldr	r3, [pc, #200]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	60bb      	str	r3, [r7, #8]
 8003aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aee:	4b2f      	ldr	r3, [pc, #188]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003af2:	4a2e      	ldr	r2, [pc, #184]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003af4:	f043 0302 	orr.w	r3, r3, #2
 8003af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003afa:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <_ZL12MX_GPIO_Initv+0x11c>)
 8003afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	607b      	str	r3, [r7, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TC_OUT_Pin|LED_STATUS_Pin, GPIO_PIN_RESET);
 8003b06:	2200      	movs	r2, #0
 8003b08:	f241 0102 	movw	r1, #4098	; 0x1002
 8003b0c:	4828      	ldr	r0, [pc, #160]	; (8003bb0 <_ZL12MX_GPIO_Initv+0x120>)
 8003b0e:	f002 fd91 	bl	8006634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003b12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b20:	f107 0314 	add.w	r3, r7, #20
 8003b24:	4619      	mov	r1, r3
 8003b26:	4823      	ldr	r0, [pc, #140]	; (8003bb4 <_ZL12MX_GPIO_Initv+0x124>)
 8003b28:	f002 fc0a 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pins : TC_OUT_Pin LED_STATUS_Pin */
  GPIO_InitStruct.Pin = TC_OUT_Pin|LED_STATUS_Pin;
 8003b2c:	f241 0302 	movw	r3, #4098	; 0x1002
 8003b30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b32:	2301      	movs	r3, #1
 8003b34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b3e:	f107 0314 	add.w	r3, r7, #20
 8003b42:	4619      	mov	r1, r3
 8003b44:	481a      	ldr	r0, [pc, #104]	; (8003bb0 <_ZL12MX_GPIO_Initv+0x120>)
 8003b46:	f002 fbfb 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : OSC_Pin */
  GPIO_InitStruct.Pin = OSC_Pin;
 8003b4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b50:	2302      	movs	r3, #2
 8003b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OSC_GPIO_Port, &GPIO_InitStruct);
 8003b60:	f107 0314 	add.w	r3, r7, #20
 8003b64:	4619      	mov	r1, r3
 8003b66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b6a:	f002 fbe9 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pins : STAT1_Pin STAT2_Pin */
  GPIO_InitStruct.Pin = STAT1_Pin|STAT2_Pin;
 8003b6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b7c:	f107 0314 	add.w	r3, r7, #20
 8003b80:	4619      	mov	r1, r3
 8003b82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b86:	f002 fbdb 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_A_Pin BTN_B_Pin */
  GPIO_InitStruct.Pin = BTN_A_Pin|BTN_B_Pin;
 8003b8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b98:	f107 0314 	add.w	r3, r7, #20
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4804      	ldr	r0, [pc, #16]	; (8003bb0 <_ZL12MX_GPIO_Initv+0x120>)
 8003ba0:	f002 fbce 	bl	8006340 <HAL_GPIO_Init>

}
 8003ba4:	bf00      	nop
 8003ba6:	3728      	adds	r7, #40	; 0x28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	48000400 	.word	0x48000400
 8003bb4:	48000800 	.word	0x48000800

08003bb8 <HAL_TIM_IC_CaptureCallback>:
    HAL_NVIC_SystemReset();
  
}*/

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
    //if ( GPIO_Pin == GPIO_PIN_8)
	if (htim->Instance == TIM2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc8:	f040 80f4 	bne.w	8003db4 <HAL_TIM_IC_CaptureCallback+0x1fc>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003bcc:	b672      	cpsid	i
}
 8003bce:	bf00      	nop
		__disable_irq();
/* 
    Credit for this loop to read out the timecode:
    https://forum.arduino.cc/t/smpte-jam-sync/529740/4
*/
    	edgeTimeDiff = __HAL_TIM_GetCounter(htim);          // Get time difference between this and last edge
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	4a7a      	ldr	r2, [pc, #488]	; (8003dc0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8003bd8:	6013      	str	r3, [r2, #0]

    	__HAL_TIM_SetCounter(htim,0);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2200      	movs	r2, #0
 8003be0:	625a      	str	r2, [r3, #36]	; 0x24
    	                                    // Store time of this edge



    	  if ((edgeTimeDiff < uMin1) or (edgeTimeDiff > uMax0)) { // Drop out now if edge time not withing bounds
 8003be2:	4b77      	ldr	r3, [pc, #476]	; (8003dc0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b81      	cmp	r3, #129	; 0x81
 8003be8:	d904      	bls.n	8003bf4 <HAL_TIM_IC_CaptureCallback+0x3c>
 8003bea:	4b75      	ldr	r3, [pc, #468]	; (8003dc0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f5b3 7f23 	cmp.w	r3, #652	; 0x28c
 8003bf2:	d301      	bcc.n	8003bf8 <HAL_TIM_IC_CaptureCallback+0x40>
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e000      	b.n	8003bfa <HAL_TIM_IC_CaptureCallback+0x42>
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00d      	beq.n	8003c1a <HAL_TIM_IC_CaptureCallback+0x62>
    	    bitSet(tcFlags, tcFrameError);
 8003bfe:	4b71      	ldr	r3, [pc, #452]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f043 0302 	orr.w	r3, r3, #2
 8003c08:	b2da      	uxtb	r2, r3
 8003c0a:	4b6e      	ldr	r3, [pc, #440]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c0c:	701a      	strb	r2, [r3, #0]
    	    jamCount = 0;
 8003c0e:	4b6e      	ldr	r3, [pc, #440]	; (8003dc8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c14:	b662      	cpsie	i
}
 8003c16:	bf00      	nop
    	    __enable_irq();
    	    //Offset++;
    	    return;
 8003c18:	e0ce      	b.n	8003db8 <HAL_TIM_IC_CaptureCallback+0x200>
    	  }

    	  if (edgeTimeDiff > uMax1)                               // A zero bit arrived
 8003c1a:	4b69      	ldr	r3, [pc, #420]	; (8003dc0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8003c22:	bf8c      	ite	hi
 8003c24:	2301      	movhi	r3, #1
 8003c26:	2300      	movls	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d020      	beq.n	8003c70 <HAL_TIM_IC_CaptureCallback+0xb8>
    	  {
    	    if (bitRead(tcFlags, tcHalfOne) == 1){                // But we are expecting a 1 edge
 8003c2e:	4b65      	ldr	r3, [pc, #404]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	111b      	asrs	r3, r3, #4
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	bf0c      	ite	eq
 8003c3e:	2301      	moveq	r3, #1
 8003c40:	2300      	movne	r3, #0
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00e      	beq.n	8003c66 <HAL_TIM_IC_CaptureCallback+0xae>
    	      bitClear(tcFlags, tcHalfOne);
 8003c48:	4b5e      	ldr	r3, [pc, #376]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	f023 0310 	bic.w	r3, r3, #16
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	4b5b      	ldr	r3, [pc, #364]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c56:	701a      	strb	r2, [r3, #0]
    	      clearBuffer(tc, sizeof(tc)); //TODO WHAT DOES?
 8003c58:	210a      	movs	r1, #10
 8003c5a:	485c      	ldr	r0, [pc, #368]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003c5c:	f000 f8be 	bl	8003ddc <_Z11clearBufferPhh>
  __ASM volatile ("cpsie i" : : : "memory");
 8003c60:	b662      	cpsie	i
}
 8003c62:	bf00      	nop
    	      __enable_irq();
    	      return;
 8003c64:	e0a8      	b.n	8003db8 <HAL_TIM_IC_CaptureCallback+0x200>
    	    }
    	    // 0 bit
    	    shiftRight(tc, sizeof(tc));                           // Rotate buffer right
 8003c66:	210a      	movs	r1, #10
 8003c68:	4858      	ldr	r0, [pc, #352]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003c6a:	f000 f8d3 	bl	8003e14 <_Z10shiftRightPhh>
 8003c6e:	e029      	b.n	8003cc4 <HAL_TIM_IC_CaptureCallback+0x10c>
    	    // Shift replaces top bit with zero so nothing else to do
    	    //bitClear(tc[0], 7);                                   // Reset the 1 bit in the buffer
    	  }
    	  else                                                    // Not zero so must be a 1 bit
    	  { // 1 bit
    	    if (bitRead(tcFlags, tcHalfOne) == 0){                // First edge of a 1 bit
 8003c70:	4b54      	ldr	r3, [pc, #336]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	f003 0310 	and.w	r3, r3, #16
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	bf0c      	ite	eq
 8003c7e:	2301      	moveq	r3, #1
 8003c80:	2300      	movne	r3, #0
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <HAL_TIM_IC_CaptureCallback+0xe6>
    	      bitSet(tcFlags, tcHalfOne);                         // Flag we have the first half
 8003c88:	4b4e      	ldr	r3, [pc, #312]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	f043 0310 	orr.w	r3, r3, #16
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	4b4b      	ldr	r3, [pc, #300]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003c96:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c98:	b662      	cpsie	i
}
 8003c9a:	bf00      	nop
    	      __enable_irq();
    	      return;
 8003c9c:	e08c      	b.n	8003db8 <HAL_TIM_IC_CaptureCallback+0x200>
    	    }
    	    // Second edge of a 1 bit
    	    bitClear(tcFlags, tcHalfOne);                         // Clear half 1 flag
 8003c9e:	4b49      	ldr	r3, [pc, #292]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	f023 0310 	bic.w	r3, r3, #16
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	4b46      	ldr	r3, [pc, #280]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cac:	701a      	strb	r2, [r3, #0]
    	    shiftRight(tc, sizeof(tc));                           // Rotate buffer right
 8003cae:	210a      	movs	r1, #10
 8003cb0:	4846      	ldr	r0, [pc, #280]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003cb2:	f000 f8af 	bl	8003e14 <_Z10shiftRightPhh>
    	    bitSet(tc[0], 7);                                     // Set the 1 bit in the buffer
 8003cb6:	4b45      	ldr	r3, [pc, #276]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	4b42      	ldr	r3, [pc, #264]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003cc2:	701a      	strb	r2, [r3, #0]
    	  }
    	  // Congratulations, we have managed to read a valid 0 or 1 bit into buffer
    	  if (uint16_t( (tc[0] << 8) | (tc[1] & 0xff) ) == sync){                        // Last 2 bytes read = sync?
 8003cc4:	4b41      	ldr	r3, [pc, #260]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	021b      	lsls	r3, r3, #8
 8003cca:	b21a      	sxth	r2, r3
 8003ccc:	4b3f      	ldr	r3, [pc, #252]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003cce:	785b      	ldrb	r3, [r3, #1]
 8003cd0:	b21b      	sxth	r3, r3
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	b21b      	sxth	r3, r3
 8003cd6:	4a3e      	ldr	r2, [pc, #248]	; (8003dd0 <HAL_TIM_IC_CaptureCallback+0x218>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d16b      	bne.n	8003db4 <HAL_TIM_IC_CaptureCallback+0x1fc>
    	    bitClear(tcFlags, tcFrameError);                      // Clear framing error
 8003cdc:	4b39      	ldr	r3, [pc, #228]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	f023 0302 	bic.w	r3, r3, #2
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cea:	701a      	strb	r2, [r3, #0]
    	    bitClear(tcFlags, tcOverrun);                         // Clear overrun error
 8003cec:	4b35      	ldr	r3, [pc, #212]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	f023 0304 	bic.w	r3, r3, #4
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	4b32      	ldr	r3, [pc, #200]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cfa:	701a      	strb	r2, [r3, #0]
    	    if (bitRead(tcFlags, tcForceUpdate) == 1){
 8003cfc:	4b31      	ldr	r3, [pc, #196]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	10db      	asrs	r3, r3, #3
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	bf0c      	ite	eq
 8003d0c:	2301      	moveq	r3, #1
 8003d0e:	2300      	movne	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <HAL_TIM_IC_CaptureCallback+0x16e>
    	      bitClear(tcFlags, tcValid);                         // Signal last TC read
 8003d16:	4b2b      	ldr	r3, [pc, #172]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	f023 0301 	bic.w	r3, r3, #1
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	4b28      	ldr	r3, [pc, #160]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d24:	701a      	strb	r2, [r3, #0]
    	    }
    	    if (bitRead(tcFlags, tcValid) == 1){                  // Last TC not read
 8003d26:	4b27      	ldr	r3, [pc, #156]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	bf0c      	ite	eq
 8003d34:	2301      	moveq	r3, #1
 8003d36:	2300      	movne	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d007      	beq.n	8003d4e <HAL_TIM_IC_CaptureCallback+0x196>
    	      bitSet(tcFlags, tcOverrun);                         // Flag overrun error
 8003d3e:	4b21      	ldr	r3, [pc, #132]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	f043 0304 	orr.w	r3, r3, #4
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	4b1e      	ldr	r3, [pc, #120]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d4c:	701a      	strb	r2, [r3, #0]
    	     // __enable_irq();
    	     // return;                                             // Do nothing else
    	    }
    	    //if (jamEnable){
    	    	for (uint8_t x = 0; x < sizeof(tcIN); x++){            // Copy buffer without sync word
 8003d4e:	2300      	movs	r3, #0
 8003d50:	73fb      	strb	r3, [r7, #15]
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
 8003d54:	2b07      	cmp	r3, #7
 8003d56:	d80a      	bhi.n	8003d6e <HAL_TIM_IC_CaptureCallback+0x1b6>
    	    		tcIN[x] = tc[x + 2];
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	1c9a      	adds	r2, r3, #2
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	491b      	ldr	r1, [pc, #108]	; (8003dcc <HAL_TIM_IC_CaptureCallback+0x214>)
 8003d60:	5c89      	ldrb	r1, [r1, r2]
 8003d62:	4a1c      	ldr	r2, [pc, #112]	; (8003dd4 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8003d64:	54d1      	strb	r1, [r2, r3]
    	    	for (uint8_t x = 0; x < sizeof(tcIN); x++){            // Copy buffer without sync word
 8003d66:	7bfb      	ldrb	r3, [r7, #15]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]
 8003d6c:	e7f1      	b.n	8003d52 <HAL_TIM_IC_CaptureCallback+0x19a>
    	    	}
    	    //}
    	    bitSet(tcFlags, tcValid);                             // Signal valid TC
 8003d6e:	4b15      	ldr	r3, [pc, #84]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	4b12      	ldr	r3, [pc, #72]	; (8003dc4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8003d7c:	701a      	strb	r2, [r3, #0]
    	    jamCount++;
 8003d7e:	4b12      	ldr	r3, [pc, #72]	; (8003dc8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003d8a:	701a      	strb	r2, [r3, #0]
    	    if (jamCount > 23){
 8003d8c:	4b0e      	ldr	r3, [pc, #56]	; (8003dc8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b17      	cmp	r3, #23
 8003d94:	bf8c      	ite	hi
 8003d96:	2301      	movhi	r3, #1
 8003d98:	2300      	movls	r3, #0
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <HAL_TIM_IC_CaptureCallback+0x1f8>
    	    	//jamEnable = false;
    	    	jamCount = 0;
 8003da0:	4b09      	ldr	r3, [pc, #36]	; (8003dc8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	701a      	strb	r2, [r3, #0]
    	    	tcJammed = true;
 8003da6:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8003da8:	2201      	movs	r2, #1
 8003daa:	701a      	strb	r2, [r3, #0]
initTimecode();
 8003dac:	f7fe fcc8 	bl	8002740 <_Z12initTimecodev>
  __ASM volatile ("cpsie i" : : : "memory");
 8003db0:	b662      	cpsie	i
}
 8003db2:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8003db4:	b662      	cpsie	i
}
 8003db6:	bf00      	nop
    	    //}
    	  }

    }
	__enable_irq();
}
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000620 	.word	0x20000620
 8003dc4:	2000061f 	.word	0x2000061f
 8003dc8:	2000061e 	.word	0x2000061e
 8003dcc:	20000614 	.word	0x20000614
 8003dd0:	ffffbffc 	.word	0xffffbffc
 8003dd4:	20000090 	.word	0x20000090
 8003dd8:	20000098 	.word	0x20000098

08003ddc <_Z11clearBufferPhh>:

void clearBuffer(uint8_t theArray[], uint8_t theArraySize){
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	70fb      	strb	r3, [r7, #3]
  for (uint8_t x = 0; x < theArraySize - 1; x++){
 8003de8:	2300      	movs	r3, #0
 8003dea:	73fb      	strb	r3, [r7, #15]
 8003dec:	7bfa      	ldrb	r2, [r7, #15]
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	3b01      	subs	r3, #1
 8003df2:	429a      	cmp	r2, r3
 8003df4:	da08      	bge.n	8003e08 <_Z11clearBufferPhh+0x2c>
    theArray[x] = 0;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < theArraySize - 1; x++){
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	3301      	adds	r3, #1
 8003e04:	73fb      	strb	r3, [r7, #15]
 8003e06:	e7f1      	b.n	8003dec <_Z11clearBufferPhh+0x10>
  }
}
 8003e08:	bf00      	nop
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <_Z10shiftRightPhh>:

void shiftRight(uint8_t theArray[], uint8_t theArraySize){
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	70fb      	strb	r3, [r7, #3]
  uint8_t x;
  for (x = theArraySize; x > 0; x--){
 8003e20:	78fb      	ldrb	r3, [r7, #3]
 8003e22:	73fb      	strb	r3, [r7, #15]
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d024      	beq.n	8003e74 <_Z10shiftRightPhh+0x60>
    uint8_t xBit = bitRead(theArray[x - 1], 0);
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	4413      	add	r3, r2
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	73bb      	strb	r3, [r7, #14]
    theArray[x] = theArray[x] >> 1;
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	1059      	asrs	r1, r3, #1
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	4413      	add	r3, r2
 8003e4a:	b2ca      	uxtb	r2, r1
 8003e4c:	701a      	strb	r2, [r3, #0]
    theArray[x] = theArray[x] | (xBit << 7);
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	4413      	add	r3, r2
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	b25a      	sxtb	r2, r3
 8003e58:	7bbb      	ldrb	r3, [r7, #14]
 8003e5a:	01db      	lsls	r3, r3, #7
 8003e5c:	b25b      	sxtb	r3, r3
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	b259      	sxtb	r1, r3
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	4413      	add	r3, r2
 8003e68:	b2ca      	uxtb	r2, r1
 8003e6a:	701a      	strb	r2, [r3, #0]
  for (x = theArraySize; x > 0; x--){
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	73fb      	strb	r3, [r7, #15]
 8003e72:	e7d7      	b.n	8003e24 <_Z10shiftRightPhh+0x10>
  }
  theArray[x] = theArray[x] >> 1;
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	4413      	add	r3, r2
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	1059      	asrs	r1, r3, #1
 8003e7e:	7bfb      	ldrb	r3, [r7, #15]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	4413      	add	r3, r2
 8003e84:	b2ca      	uxtb	r2, r1
 8003e86:	701a      	strb	r2, [r3, #0]
}
 8003e88:	bf00      	nop
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
			  }
		  }
		ledCount++;
	}*/
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim16 )
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4aa1      	ldr	r2, [pc, #644]	; (8004124 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	f040 80bf 	bne.w	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
  {
	  switch (writeState){
 8003ea6:	4ba0      	ldr	r3, [pc, #640]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b07      	cmp	r3, #7
 8003eac:	f200 80ba 	bhi.w	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
 8003eb0:	a201      	add	r2, pc, #4	; (adr r2, 8003eb8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb6:	bf00      	nop
 8003eb8:	08003ed9 	.word	0x08003ed9
 8003ebc:	08003f87 	.word	0x08003f87
 8003ec0:	08003fc1 	.word	0x08003fc1
 8003ec4:	08003fc9 	.word	0x08003fc9
 8003ec8:	08003fd1 	.word	0x08003fd1
 8003ecc:	08003fd9 	.word	0x08003fd9
 8003ed0:	08003fe1 	.word	0x08003fe1
 8003ed4:	0800401b 	.word	0x0800401b
	  case 0x00:

		  if (( (GPIOB->ODR >> 1) & 0x01) == 1){
 8003ed8:	4b94      	ldr	r3, [pc, #592]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	085b      	lsrs	r3, r3, #1
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2301      	moveq	r3, #1
 8003ee8:	2300      	movne	r3, #0
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d006      	beq.n	8003efe <HAL_TIM_PeriodElapsedCallback+0x6a>
			  (GPIOB->ODR) &= ~(1UL << (1));
 8003ef0:	4b8e      	ldr	r3, [pc, #568]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	4a8d      	ldr	r2, [pc, #564]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003ef6:	f023 0302 	bic.w	r3, r3, #2
 8003efa:	6153      	str	r3, [r2, #20]
 8003efc:	e005      	b.n	8003f0a <HAL_TIM_PeriodElapsedCallback+0x76>
		  } else {
			  (GPIOB->ODR) |= (1UL << (1));
 8003efe:	4b8b      	ldr	r3, [pc, #556]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	4a8a      	ldr	r2, [pc, #552]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003f04:	f043 0302 	orr.w	r3, r3, #2
 8003f08:	6153      	str	r3, [r2, #20]
		  }

		  if (((tcWriteBuf[byteNumber] >> bitNumber) & 0x01) == 1){
 8003f0a:	4b89      	ldr	r3, [pc, #548]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a89      	ldr	r2, [pc, #548]	; (8004134 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003f10:	5cd3      	ldrb	r3, [r2, r3]
 8003f12:	461a      	mov	r2, r3
 8003f14:	4b88      	ldr	r3, [pc, #544]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	fa42 f303 	asr.w	r3, r2, r3
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_TIM_PeriodElapsedCallback+0x98>
			  writeState = 0x01;
 8003f24:	4b80      	ldr	r3, [pc, #512]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003f26:	2201      	movs	r2, #1
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e002      	b.n	8003f32 <HAL_TIM_PeriodElapsedCallback+0x9e>
		  } else {
			  writeState = 0x02;
 8003f2c:	4b7e      	ldr	r3, [pc, #504]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003f2e:	2202      	movs	r2, #2
 8003f30:	701a      	strb	r2, [r3, #0]
		  }
		  bitNumber++;
 8003f32:	4b81      	ldr	r3, [pc, #516]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	3301      	adds	r3, #1
 8003f38:	4a7f      	ldr	r2, [pc, #508]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003f3a:	6013      	str	r3, [r2, #0]
		  if (bitNumber == 8){
 8003f3c:	4b7e      	ldr	r3, [pc, #504]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d16e      	bne.n	8004022 <HAL_TIM_PeriodElapsedCallback+0x18e>
			  bitNumber = 0;
 8003f44:	4b7c      	ldr	r3, [pc, #496]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	601a      	str	r2, [r3, #0]
			  byteNumber++;
 8003f4a:	4b79      	ldr	r3, [pc, #484]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	4a77      	ldr	r2, [pc, #476]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003f52:	6013      	str	r3, [r2, #0]
			  if (byteNumber == 10){
 8003f54:	4b76      	ldr	r3, [pc, #472]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b0a      	cmp	r3, #10
 8003f5a:	d162      	bne.n	8004022 <HAL_TIM_PeriodElapsedCallback+0x18e>
				  byteNumber = 0;
 8003f5c:	4b74      	ldr	r3, [pc, #464]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]

				  for (int i=0; i<10; i++){
 8003f62:	2300      	movs	r3, #0
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b09      	cmp	r3, #9
 8003f6a:	dc5a      	bgt.n	8004022 <HAL_TIM_PeriodElapsedCallback+0x18e>
			  tcWriteBuf[i] = tcWrite[i];
 8003f6c:	4a73      	ldr	r2, [pc, #460]	; (800413c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4413      	add	r3, r2
 8003f72:	7819      	ldrb	r1, [r3, #0]
 8003f74:	4a6f      	ldr	r2, [pc, #444]	; (8004134 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4413      	add	r3, r2
 8003f7a:	460a      	mov	r2, r1
 8003f7c:	701a      	strb	r2, [r3, #0]
				  for (int i=0; i<10; i++){
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3301      	adds	r3, #1
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	e7ef      	b.n	8003f66 <HAL_TIM_PeriodElapsedCallback+0xd2>
			  }
		  }
		  break;

	  case 0x01:
		  if (( (GPIOB->ODR >> 1) & 0x01) == 1){
 8003f86:	4b69      	ldr	r3, [pc, #420]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	085b      	lsrs	r3, r3, #1
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	bf0c      	ite	eq
 8003f94:	2301      	moveq	r3, #1
 8003f96:	2300      	movne	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d006      	beq.n	8003fac <HAL_TIM_PeriodElapsedCallback+0x118>
			  (GPIOB->ODR) &= ~(1UL << (1));
 8003f9e:	4b63      	ldr	r3, [pc, #396]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	4a62      	ldr	r2, [pc, #392]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003fa4:	f023 0302 	bic.w	r3, r3, #2
 8003fa8:	6153      	str	r3, [r2, #20]
 8003faa:	e005      	b.n	8003fb8 <HAL_TIM_PeriodElapsedCallback+0x124>
		  } else {
			  (GPIOB->ODR) |= (1UL << (1));
 8003fac:	4b5f      	ldr	r3, [pc, #380]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	4a5e      	ldr	r2, [pc, #376]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003fb2:	f043 0302 	orr.w	r3, r3, #2
 8003fb6:	6153      	str	r3, [r2, #20]
		  }
		  writeState = 0x00;
 8003fb8:	4b5b      	ldr	r3, [pc, #364]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	701a      	strb	r2, [r3, #0]
		  break;
 8003fbe:	e031      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x02:
		  writeState = 0x00;
 8003fc0:	4b59      	ldr	r3, [pc, #356]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	701a      	strb	r2, [r3, #0]
		  break;
 8003fc6:	e02d      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x03:
		  writeState = 0x04;
 8003fc8:	4b57      	ldr	r3, [pc, #348]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fca:	2204      	movs	r2, #4
 8003fcc:	701a      	strb	r2, [r3, #0]
		  break;
 8003fce:	e029      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x04:
		  writeState = 0x01;
 8003fd0:	4b55      	ldr	r3, [pc, #340]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	701a      	strb	r2, [r3, #0]
		  break;
 8003fd6:	e025      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x05:
		  writeState = 0x06;
 8003fd8:	4b53      	ldr	r3, [pc, #332]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fda:	2206      	movs	r2, #6
 8003fdc:	701a      	strb	r2, [r3, #0]

		  break;
 8003fde:	e021      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x06:
		  writeState = 0x07;
 8003fe0:	4b51      	ldr	r3, [pc, #324]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003fe2:	2207      	movs	r2, #7
 8003fe4:	701a      	strb	r2, [r3, #0]
		  if (( (GPIOB->ODR >> 1) & 0x01) == 1){
 8003fe6:	4b51      	ldr	r3, [pc, #324]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	085b      	lsrs	r3, r3, #1
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d006      	beq.n	800400c <HAL_TIM_PeriodElapsedCallback+0x178>
			  (GPIOB->ODR) &= ~(1UL << (1));
 8003ffe:	4b4b      	ldr	r3, [pc, #300]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	4a4a      	ldr	r2, [pc, #296]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004004:	f023 0302 	bic.w	r3, r3, #2
 8004008:	6153      	str	r3, [r2, #20]
		  } else {
			  (GPIOB->ODR) |= (1UL << (1));
		  }
		  break;
 800400a:	e00b      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
			  (GPIOB->ODR) |= (1UL << (1));
 800400c:	4b47      	ldr	r3, [pc, #284]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	4a46      	ldr	r2, [pc, #280]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004012:	f043 0302 	orr.w	r3, r3, #2
 8004016:	6153      	str	r3, [r2, #20]
		  break;
 8004018:	e004      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
	  case 0x07:
		  writeState = 0x01;
 800401a:	4b43      	ldr	r3, [pc, #268]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800401c:	2201      	movs	r2, #1
 800401e:	701a      	strb	r2, [r3, #0]
		  break;
 8004020:	e000      	b.n	8004024 <HAL_TIM_PeriodElapsedCallback+0x190>
		  break;
 8004022:	bf00      	nop
	  }

  }
  if (htim == &htim7){  //Triggers once per frame
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a46      	ldr	r2, [pc, #280]	; (8004140 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004028:	4293      	cmp	r3, r2
 800402a:	f040 80a3 	bne.w	8004174 <HAL_TIM_PeriodElapsedCallback+0x2e0>
  __ASM volatile ("cpsid i" : : : "memory");
 800402e:	b672      	cpsid	i
}
 8004030:	bf00      	nop
	  __disable_irq();
	  clockFrame++;
 8004032:	4b44      	ldr	r3, [pc, #272]	; (8004144 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3301      	adds	r3, #1
 8004038:	4a42      	ldr	r2, [pc, #264]	; (8004144 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800403a:	6013      	str	r3, [r2, #0]
	  if (compensate){    //If coming back from compensation
 800403c:	4b42      	ldr	r3, [pc, #264]	; (8004148 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d017      	beq.n	8004076 <HAL_TIM_PeriodElapsedCallback+0x1e2>
		  //reset to proper ARR
		  __HAL_TIM_SET_AUTORELOAD(&htim7,frameRateARR[frameRate]);
 8004046:	4b41      	ldr	r3, [pc, #260]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	4b40      	ldr	r3, [pc, #256]	; (8004150 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800404e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004052:	4b3b      	ldr	r3, [pc, #236]	; (8004140 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	62da      	str	r2, [r3, #44]	; 0x2c
 8004058:	4b3c      	ldr	r3, [pc, #240]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	4b3c      	ldr	r3, [pc, #240]	; (8004150 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004060:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004064:	461a      	mov	r2, r3
 8004066:	4b36      	ldr	r3, [pc, #216]	; (8004140 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004068:	60da      	str	r2, [r3, #12]
		  //TIM7->ARR = 50049;
		  compensate = false;
 800406a:	4b37      	ldr	r3, [pc, #220]	; (8004148 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
		  compensationCounter = 0;
 8004070:	4b38      	ldr	r3, [pc, #224]	; (8004154 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004072:	2200      	movs	r2, #0
 8004074:	801a      	strh	r2, [r3, #0]
	  }
    //If it's time to compensate
	  if (compensationCounter == calibrationInterval[frameRate]){
 8004076:	4b37      	ldr	r3, [pc, #220]	; (8004154 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	b29b      	uxth	r3, r3
 800407c:	461a      	mov	r2, r3
 800407e:	4b33      	ldr	r3, [pc, #204]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	4619      	mov	r1, r3
 8004084:	4b34      	ldr	r3, [pc, #208]	; (8004158 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8004086:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800408a:	429a      	cmp	r2, r3
 800408c:	bf0c      	ite	eq
 800408e:	2301      	moveq	r3, #1
 8004090:	2300      	movne	r3, #0
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d024      	beq.n	80040e2 <HAL_TIM_PeriodElapsedCallback+0x24e>
		  __HAL_TIM_SET_AUTORELOAD(&htim7, (frameRateARR[frameRate] + calibrationArray[frameRate]));
 8004098:	4b2c      	ldr	r3, [pc, #176]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	4b2c      	ldr	r3, [pc, #176]	; (8004150 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80040a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040a4:	461a      	mov	r2, r3
 80040a6:	4b29      	ldr	r3, [pc, #164]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	4619      	mov	r1, r3
 80040ac:	4b2b      	ldr	r3, [pc, #172]	; (800415c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80040ae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80040b2:	441a      	add	r2, r3
 80040b4:	4b22      	ldr	r3, [pc, #136]	; (8004140 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80040ba:	4b24      	ldr	r3, [pc, #144]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	461a      	mov	r2, r3
 80040c0:	4b23      	ldr	r3, [pc, #140]	; (8004150 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80040c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040c6:	461a      	mov	r2, r3
 80040c8:	4b20      	ldr	r3, [pc, #128]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	4619      	mov	r1, r3
 80040ce:	4b23      	ldr	r3, [pc, #140]	; (800415c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80040d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80040d4:	4413      	add	r3, r2
 80040d6:	461a      	mov	r2, r3
 80040d8:	4b19      	ldr	r3, [pc, #100]	; (8004140 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80040da:	60da      	str	r2, [r3, #12]
		  compensate = true;
 80040dc:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80040de:	2201      	movs	r2, #1
 80040e0:	701a      	strb	r2, [r3, #0]

	  }
compensationCounter++;
 80040e2:	4b1c      	ldr	r3, [pc, #112]	; (8004154 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	3301      	adds	r3, #1
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	4b19      	ldr	r3, [pc, #100]	; (8004154 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80040ee:	801a      	strh	r2, [r3, #0]

    if (clockFrame % frameRateDivisor[frameRate] == 0){
 80040f0:	4b14      	ldr	r3, [pc, #80]	; (8004144 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a15      	ldr	r2, [pc, #84]	; (800414c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80040f6:	7812      	ldrb	r2, [r2, #0]
 80040f8:	4611      	mov	r1, r2
 80040fa:	4a19      	ldr	r2, [pc, #100]	; (8004160 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80040fc:	5c52      	ldrb	r2, [r2, r1]
 80040fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8004102:	fb02 f201 	mul.w	r2, r2, r1
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	2b00      	cmp	r3, #0
 800410a:	bf0c      	ite	eq
 800410c:	2301      	moveq	r3, #1
 800410e:	2300      	movne	r3, #0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d026      	beq.n	8004164 <HAL_TIM_PeriodElapsedCallback+0x2d0>
		  (GPIOB->ODR) |= (1UL << (12));
 8004116:	4b05      	ldr	r3, [pc, #20]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	4a04      	ldr	r2, [pc, #16]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x298>)
 800411c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004120:	6153      	str	r3, [r2, #20]
 8004122:	e025      	b.n	8004170 <HAL_TIM_PeriodElapsedCallback+0x2dc>
 8004124:	200002d0 	.word	0x200002d0
 8004128:	2000063a 	.word	0x2000063a
 800412c:	48000400 	.word	0x48000400
 8004130:	2000063c 	.word	0x2000063c
 8004134:	20000630 	.word	0x20000630
 8004138:	20000640 	.word	0x20000640
 800413c:	20000624 	.word	0x20000624
 8004140:	20000284 	.word	0x20000284
 8004144:	2000009c 	.word	0x2000009c
 8004148:	20000646 	.word	0x20000646
 800414c:	20000099 	.word	0x20000099
 8004150:	20000038 	.word	0x20000038
 8004154:	20000644 	.word	0x20000644
 8004158:	20000018 	.word	0x20000018
 800415c:	200000b0 	.word	0x200000b0
 8004160:	20000030 	.word	0x20000030
	  } else {
			  (GPIOB->ODR) &= ~(1UL << (12));
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	4a05      	ldr	r2, [pc, #20]	; (8004180 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800416a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800416e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8004170:	b662      	cpsie	i
}
 8004172:	bf00      	nop
	  }

	  __enable_irq();
  }
}
 8004174:	bf00      	nop
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	48000400 	.word	0x48000400

08004184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004188:	b672      	cpsid	i
}
 800418a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800418c:	e7fe      	b.n	800418c <Error_Handler+0x8>

0800418e <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b086      	sub	sp, #24
 8004192:	af04      	add	r7, sp, #16
 8004194:	6078      	str	r0, [r7, #4]
 8004196:	460b      	mov	r3, r1
 8004198:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 800419a:	230a      	movs	r3, #10
 800419c:	9302      	str	r3, [sp, #8]
 800419e:	2301      	movs	r3, #1
 80041a0:	9301      	str	r3, [sp, #4]
 80041a2:	1cfb      	adds	r3, r7, #3
 80041a4:	9300      	str	r3, [sp, #0]
 80041a6:	2301      	movs	r3, #1
 80041a8:	2200      	movs	r2, #0
 80041aa:	2178      	movs	r1, #120	; 0x78
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f002 fae9 	bl	8006784 <HAL_I2C_Mem_Write>
 80041b2:	4603      	mov	r3, r0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 80041c4:	2064      	movs	r0, #100	; 0x64
 80041c6:	f000 fd9d 	bl	8004d04 <HAL_Delay>
    int status = 0;
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 80041ce:	21ae      	movs	r1, #174	; 0xae
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7ff ffdc 	bl	800418e <ssd1306_WriteCommand>
 80041d6:	4603      	mov	r3, r0
 80041d8:	461a      	mov	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4413      	add	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 80041e0:	2120      	movs	r1, #32
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7ff ffd3 	bl	800418e <ssd1306_WriteCommand>
 80041e8:	4603      	mov	r3, r0
 80041ea:	461a      	mov	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	4413      	add	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80041f2:	2110      	movs	r1, #16
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff ffca 	bl	800418e <ssd1306_WriteCommand>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461a      	mov	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4413      	add	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8004204:	21b0      	movs	r1, #176	; 0xb0
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7ff ffc1 	bl	800418e <ssd1306_WriteCommand>
 800420c:	4603      	mov	r3, r0
 800420e:	461a      	mov	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4413      	add	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8004216:	21c8      	movs	r1, #200	; 0xc8
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff ffb8 	bl	800418e <ssd1306_WriteCommand>
 800421e:	4603      	mov	r3, r0
 8004220:	461a      	mov	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	4413      	add	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8004228:	2100      	movs	r1, #0
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7ff ffaf 	bl	800418e <ssd1306_WriteCommand>
 8004230:	4603      	mov	r3, r0
 8004232:	461a      	mov	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	4413      	add	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 800423a:	2110      	movs	r1, #16
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff ffa6 	bl	800418e <ssd1306_WriteCommand>
 8004242:	4603      	mov	r3, r0
 8004244:	461a      	mov	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	4413      	add	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 800424c:	2140      	movs	r1, #64	; 0x40
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff ff9d 	bl	800418e <ssd1306_WriteCommand>
 8004254:	4603      	mov	r3, r0
 8004256:	461a      	mov	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4413      	add	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 800425e:	2181      	movs	r1, #129	; 0x81
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff94 	bl	800418e <ssd1306_WriteCommand>
 8004266:	4603      	mov	r3, r0
 8004268:	461a      	mov	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	4413      	add	r3, r2
 800426e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 8004270:	21ff      	movs	r1, #255	; 0xff
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff ff8b 	bl	800418e <ssd1306_WriteCommand>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	4413      	add	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8004282:	21a1      	movs	r1, #161	; 0xa1
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff82 	bl	800418e <ssd1306_WriteCommand>
 800428a:	4603      	mov	r3, r0
 800428c:	461a      	mov	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4413      	add	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8004294:	21a6      	movs	r1, #166	; 0xa6
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff ff79 	bl	800418e <ssd1306_WriteCommand>
 800429c:	4603      	mov	r3, r0
 800429e:	461a      	mov	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4413      	add	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 80042a6:	21a8      	movs	r1, #168	; 0xa8
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff ff70 	bl	800418e <ssd1306_WriteCommand>
 80042ae:	4603      	mov	r3, r0
 80042b0:	461a      	mov	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x3F);
 80042b8:	213f      	movs	r1, #63	; 0x3f
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7ff ff67 	bl	800418e <ssd1306_WriteCommand>
 80042c0:	4603      	mov	r3, r0
 80042c2:	461a      	mov	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4413      	add	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80042ca:	21a4      	movs	r1, #164	; 0xa4
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f7ff ff5e 	bl	800418e <ssd1306_WriteCommand>
 80042d2:	4603      	mov	r3, r0
 80042d4:	461a      	mov	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4413      	add	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 80042dc:	21d3      	movs	r1, #211	; 0xd3
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7ff ff55 	bl	800418e <ssd1306_WriteCommand>
 80042e4:	4603      	mov	r3, r0
 80042e6:	461a      	mov	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4413      	add	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 80042ee:	2100      	movs	r1, #0
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f7ff ff4c 	bl	800418e <ssd1306_WriteCommand>
 80042f6:	4603      	mov	r3, r0
 80042f8:	461a      	mov	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	4413      	add	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8004300:	21d5      	movs	r1, #213	; 0xd5
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff ff43 	bl	800418e <ssd1306_WriteCommand>
 8004308:	4603      	mov	r3, r0
 800430a:	461a      	mov	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4413      	add	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8004312:	21f0      	movs	r1, #240	; 0xf0
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7ff ff3a 	bl	800418e <ssd1306_WriteCommand>
 800431a:	4603      	mov	r3, r0
 800431c:	461a      	mov	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4413      	add	r3, r2
 8004322:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8004324:	21d9      	movs	r1, #217	; 0xd9
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff ff31 	bl	800418e <ssd1306_WriteCommand>
 800432c:	4603      	mov	r3, r0
 800432e:	461a      	mov	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4413      	add	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8004336:	2122      	movs	r1, #34	; 0x22
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f7ff ff28 	bl	800418e <ssd1306_WriteCommand>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	4413      	add	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8004348:	21da      	movs	r1, #218	; 0xda
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7ff ff1f 	bl	800418e <ssd1306_WriteCommand>
 8004350:	4603      	mov	r3, r0
 8004352:	461a      	mov	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x12);
 800435a:	2112      	movs	r1, #18
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ff16 	bl	800418e <ssd1306_WriteCommand>
 8004362:	4603      	mov	r3, r0
 8004364:	461a      	mov	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4413      	add	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 800436c:	21db      	movs	r1, #219	; 0xdb
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7ff ff0d 	bl	800418e <ssd1306_WriteCommand>
 8004374:	4603      	mov	r3, r0
 8004376:	461a      	mov	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4413      	add	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 800437e:	2120      	movs	r1, #32
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7ff ff04 	bl	800418e <ssd1306_WriteCommand>
 8004386:	4603      	mov	r3, r0
 8004388:	461a      	mov	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4413      	add	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8004390:	218d      	movs	r1, #141	; 0x8d
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff fefb 	bl	800418e <ssd1306_WriteCommand>
 8004398:	4603      	mov	r3, r0
 800439a:	461a      	mov	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 80043a2:	2114      	movs	r1, #20
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f7ff fef2 	bl	800418e <ssd1306_WriteCommand>
 80043aa:	4603      	mov	r3, r0
 80043ac:	461a      	mov	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4413      	add	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 80043b4:	21af      	movs	r1, #175	; 0xaf
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7ff fee9 	bl	800418e <ssd1306_WriteCommand>
 80043bc:	4603      	mov	r3, r0
 80043be:	461a      	mov	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4413      	add	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <ssd1306_Init+0x214>
        return 1;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e00f      	b.n	80043f0 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 80043d0:	2000      	movs	r0, #0
 80043d2:	f000 f813 	bl	80043fc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f834 	bl	8004444 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80043dc:	4b06      	ldr	r3, [pc, #24]	; (80043f8 <ssd1306_Init+0x23c>)
 80043de:	2200      	movs	r2, #0
 80043e0:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <ssd1306_Init+0x23c>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80043e8:	4b03      	ldr	r3, [pc, #12]	; (80043f8 <ssd1306_Init+0x23c>)
 80043ea:	2201      	movs	r2, #1
 80043ec:	715a      	strb	r2, [r3, #5]

    return 0;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000a54 	.word	0x20000a54

080043fc <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8004406:	2300      	movs	r3, #0
 8004408:	60fb      	str	r3, [r7, #12]
 800440a:	e00d      	b.n	8004428 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <ssd1306_Fill+0x1a>
 8004412:	2100      	movs	r1, #0
 8004414:	e000      	b.n	8004418 <ssd1306_Fill+0x1c>
 8004416:	21ff      	movs	r1, #255	; 0xff
 8004418:	4a09      	ldr	r2, [pc, #36]	; (8004440 <ssd1306_Fill+0x44>)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4413      	add	r3, r2
 800441e:	460a      	mov	r2, r1
 8004420:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	3301      	adds	r3, #1
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800442e:	d3ed      	bcc.n	800440c <ssd1306_Fill+0x10>
    }
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000654 	.word	0x20000654

08004444 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af04      	add	r7, sp, #16
 800444a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 800444c:	2300      	movs	r3, #0
 800444e:	73fb      	strb	r3, [r7, #15]
 8004450:	e020      	b.n	8004494 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8004452:	7bfb      	ldrb	r3, [r7, #15]
 8004454:	3b50      	subs	r3, #80	; 0x50
 8004456:	b2db      	uxtb	r3, r3
 8004458:	4619      	mov	r1, r3
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff fe97 	bl	800418e <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8004460:	2100      	movs	r1, #0
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff fe93 	bl	800418e <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8004468:	2110      	movs	r1, #16
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7ff fe8f 	bl	800418e <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	01db      	lsls	r3, r3, #7
 8004474:	4a0b      	ldr	r2, [pc, #44]	; (80044a4 <ssd1306_UpdateScreen+0x60>)
 8004476:	4413      	add	r3, r2
 8004478:	2264      	movs	r2, #100	; 0x64
 800447a:	9202      	str	r2, [sp, #8]
 800447c:	2280      	movs	r2, #128	; 0x80
 800447e:	9201      	str	r2, [sp, #4]
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	2301      	movs	r3, #1
 8004484:	2240      	movs	r2, #64	; 0x40
 8004486:	2178      	movs	r1, #120	; 0x78
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f002 f97b 	bl	8006784 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	3301      	adds	r3, #1
 8004492:	73fb      	strb	r3, [r7, #15]
 8004494:	7bfb      	ldrb	r3, [r7, #15]
 8004496:	2b07      	cmp	r3, #7
 8004498:	d9db      	bls.n	8004452 <ssd1306_UpdateScreen+0xe>
    }
}
 800449a:	bf00      	nop
 800449c:	bf00      	nop
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	20000654 	.word	0x20000654

080044a8 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	4603      	mov	r3, r0
 80044b0:	71fb      	strb	r3, [r7, #7]
 80044b2:	460b      	mov	r3, r1
 80044b4:	71bb      	strb	r3, [r7, #6]
 80044b6:	4613      	mov	r3, r2
 80044b8:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80044ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	db48      	blt.n	8004554 <ssd1306_DrawPixel+0xac>
 80044c2:	79bb      	ldrb	r3, [r7, #6]
 80044c4:	2b3f      	cmp	r3, #63	; 0x3f
 80044c6:	d845      	bhi.n	8004554 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 80044c8:	4b25      	ldr	r3, [pc, #148]	; (8004560 <ssd1306_DrawPixel+0xb8>)
 80044ca:	791b      	ldrb	r3, [r3, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d006      	beq.n	80044de <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 80044d0:	797b      	ldrb	r3, [r7, #5]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	bf0c      	ite	eq
 80044d6:	2301      	moveq	r3, #1
 80044d8:	2300      	movne	r3, #0
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 80044de:	797b      	ldrb	r3, [r7, #5]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d11a      	bne.n	800451a <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80044e4:	79fa      	ldrb	r2, [r7, #7]
 80044e6:	79bb      	ldrb	r3, [r7, #6]
 80044e8:	08db      	lsrs	r3, r3, #3
 80044ea:	b2d8      	uxtb	r0, r3
 80044ec:	4603      	mov	r3, r0
 80044ee:	01db      	lsls	r3, r3, #7
 80044f0:	4413      	add	r3, r2
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <ssd1306_DrawPixel+0xbc>)
 80044f4:	5cd3      	ldrb	r3, [r2, r3]
 80044f6:	b25a      	sxtb	r2, r3
 80044f8:	79bb      	ldrb	r3, [r7, #6]
 80044fa:	f003 0307 	and.w	r3, r3, #7
 80044fe:	2101      	movs	r1, #1
 8004500:	fa01 f303 	lsl.w	r3, r1, r3
 8004504:	b25b      	sxtb	r3, r3
 8004506:	4313      	orrs	r3, r2
 8004508:	b259      	sxtb	r1, r3
 800450a:	79fa      	ldrb	r2, [r7, #7]
 800450c:	4603      	mov	r3, r0
 800450e:	01db      	lsls	r3, r3, #7
 8004510:	4413      	add	r3, r2
 8004512:	b2c9      	uxtb	r1, r1
 8004514:	4a13      	ldr	r2, [pc, #76]	; (8004564 <ssd1306_DrawPixel+0xbc>)
 8004516:	54d1      	strb	r1, [r2, r3]
 8004518:	e01d      	b.n	8004556 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800451a:	79fa      	ldrb	r2, [r7, #7]
 800451c:	79bb      	ldrb	r3, [r7, #6]
 800451e:	08db      	lsrs	r3, r3, #3
 8004520:	b2d8      	uxtb	r0, r3
 8004522:	4603      	mov	r3, r0
 8004524:	01db      	lsls	r3, r3, #7
 8004526:	4413      	add	r3, r2
 8004528:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <ssd1306_DrawPixel+0xbc>)
 800452a:	5cd3      	ldrb	r3, [r2, r3]
 800452c:	b25a      	sxtb	r2, r3
 800452e:	79bb      	ldrb	r3, [r7, #6]
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	2101      	movs	r1, #1
 8004536:	fa01 f303 	lsl.w	r3, r1, r3
 800453a:	b25b      	sxtb	r3, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	b25b      	sxtb	r3, r3
 8004540:	4013      	ands	r3, r2
 8004542:	b259      	sxtb	r1, r3
 8004544:	79fa      	ldrb	r2, [r7, #7]
 8004546:	4603      	mov	r3, r0
 8004548:	01db      	lsls	r3, r3, #7
 800454a:	4413      	add	r3, r2
 800454c:	b2c9      	uxtb	r1, r1
 800454e:	4a05      	ldr	r2, [pc, #20]	; (8004564 <ssd1306_DrawPixel+0xbc>)
 8004550:	54d1      	strb	r1, [r2, r3]
 8004552:	e000      	b.n	8004556 <ssd1306_DrawPixel+0xae>
        return;
 8004554:	bf00      	nop
    }
}
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	20000a54 	.word	0x20000a54
 8004564:	20000654 	.word	0x20000654

08004568 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8004568:	b590      	push	{r4, r7, lr}
 800456a:	b089      	sub	sp, #36	; 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	4604      	mov	r4, r0
 8004570:	1d38      	adds	r0, r7, #4
 8004572:	e880 0006 	stmia.w	r0, {r1, r2}
 8004576:	461a      	mov	r2, r3
 8004578:	4623      	mov	r3, r4
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	4613      	mov	r3, r2
 800457e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8004580:	4b38      	ldr	r3, [pc, #224]	; (8004664 <ssd1306_WriteChar+0xfc>)
 8004582:	881b      	ldrh	r3, [r3, #0]
 8004584:	461a      	mov	r2, r3
 8004586:	793b      	ldrb	r3, [r7, #4]
 8004588:	4413      	add	r3, r2
 800458a:	2b7f      	cmp	r3, #127	; 0x7f
 800458c:	dc06      	bgt.n	800459c <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 800458e:	4b35      	ldr	r3, [pc, #212]	; (8004664 <ssd1306_WriteChar+0xfc>)
 8004590:	885b      	ldrh	r3, [r3, #2]
 8004592:	461a      	mov	r2, r3
 8004594:	797b      	ldrb	r3, [r7, #5]
 8004596:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8004598:	2b3f      	cmp	r3, #63	; 0x3f
 800459a:	dd01      	ble.n	80045a0 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 800459c:	2300      	movs	r3, #0
 800459e:	e05d      	b.n	800465c <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80045a0:	2300      	movs	r3, #0
 80045a2:	61fb      	str	r3, [r7, #28]
 80045a4:	e04c      	b.n	8004640 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
 80045aa:	3b20      	subs	r3, #32
 80045ac:	7979      	ldrb	r1, [r7, #5]
 80045ae:	fb01 f303 	mul.w	r3, r1, r3
 80045b2:	4619      	mov	r1, r3
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	440b      	add	r3, r1
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	4413      	add	r3, r2
 80045bc:	881b      	ldrh	r3, [r3, #0]
 80045be:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80045c0:	2300      	movs	r3, #0
 80045c2:	61bb      	str	r3, [r7, #24]
 80045c4:	e034      	b.n	8004630 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d012      	beq.n	80045fc <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80045d6:	4b23      	ldr	r3, [pc, #140]	; (8004664 <ssd1306_WriteChar+0xfc>)
 80045d8:	881b      	ldrh	r3, [r3, #0]
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	4413      	add	r3, r2
 80045e2:	b2d8      	uxtb	r0, r3
 80045e4:	4b1f      	ldr	r3, [pc, #124]	; (8004664 <ssd1306_WriteChar+0xfc>)
 80045e6:	885b      	ldrh	r3, [r3, #2]
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	4413      	add	r3, r2
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	7bba      	ldrb	r2, [r7, #14]
 80045f4:	4619      	mov	r1, r3
 80045f6:	f7ff ff57 	bl	80044a8 <ssd1306_DrawPixel>
 80045fa:	e016      	b.n	800462a <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80045fc:	4b19      	ldr	r3, [pc, #100]	; (8004664 <ssd1306_WriteChar+0xfc>)
 80045fe:	881b      	ldrh	r3, [r3, #0]
 8004600:	b2da      	uxtb	r2, r3
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	4413      	add	r3, r2
 8004608:	b2d8      	uxtb	r0, r3
 800460a:	4b16      	ldr	r3, [pc, #88]	; (8004664 <ssd1306_WriteChar+0xfc>)
 800460c:	885b      	ldrh	r3, [r3, #2]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	4413      	add	r3, r2
 8004616:	b2d9      	uxtb	r1, r3
 8004618:	7bbb      	ldrb	r3, [r7, #14]
 800461a:	2b00      	cmp	r3, #0
 800461c:	bf0c      	ite	eq
 800461e:	2301      	moveq	r3, #1
 8004620:	2300      	movne	r3, #0
 8004622:	b2db      	uxtb	r3, r3
 8004624:	461a      	mov	r2, r3
 8004626:	f7ff ff3f 	bl	80044a8 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	3301      	adds	r3, #1
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	793b      	ldrb	r3, [r7, #4]
 8004632:	461a      	mov	r2, r3
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	4293      	cmp	r3, r2
 8004638:	d3c5      	bcc.n	80045c6 <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	3301      	adds	r3, #1
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	797b      	ldrb	r3, [r7, #5]
 8004642:	461a      	mov	r2, r3
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	4293      	cmp	r3, r2
 8004648:	d3ad      	bcc.n	80045a6 <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800464a:	4b06      	ldr	r3, [pc, #24]	; (8004664 <ssd1306_WriteChar+0xfc>)
 800464c:	881a      	ldrh	r2, [r3, #0]
 800464e:	793b      	ldrb	r3, [r7, #4]
 8004650:	b29b      	uxth	r3, r3
 8004652:	4413      	add	r3, r2
 8004654:	b29a      	uxth	r2, r3
 8004656:	4b03      	ldr	r3, [pc, #12]	; (8004664 <ssd1306_WriteChar+0xfc>)
 8004658:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800465a:	7bfb      	ldrb	r3, [r7, #15]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3724      	adds	r7, #36	; 0x24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd90      	pop	{r4, r7, pc}
 8004664:	20000a54 	.word	0x20000a54

08004668 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	1d38      	adds	r0, r7, #4
 8004672:	e880 0006 	stmia.w	r0, {r1, r2}
 8004676:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8004678:	e012      	b.n	80046a0 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	7818      	ldrb	r0, [r3, #0]
 800467e:	78fb      	ldrb	r3, [r7, #3]
 8004680:	1d3a      	adds	r2, r7, #4
 8004682:	ca06      	ldmia	r2, {r1, r2}
 8004684:	f7ff ff70 	bl	8004568 <ssd1306_WriteChar>
 8004688:	4603      	mov	r3, r0
 800468a:	461a      	mov	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d002      	beq.n	800469a <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	e008      	b.n	80046ac <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	3301      	adds	r3, #1
 800469e:	60fb      	str	r3, [r7, #12]
    while (*str)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1e8      	bne.n	800467a <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	781b      	ldrb	r3, [r3, #0]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	4603      	mov	r3, r0
 80046bc:	460a      	mov	r2, r1
 80046be:	71fb      	strb	r3, [r7, #7]
 80046c0:	4613      	mov	r3, r2
 80046c2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <ssd1306_SetCursor+0x2c>)
 80046ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80046cc:	79bb      	ldrb	r3, [r7, #6]
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	4b03      	ldr	r3, [pc, #12]	; (80046e0 <ssd1306_SetCursor+0x2c>)
 80046d2:	805a      	strh	r2, [r3, #2]
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	20000a54 	.word	0x20000a54

080046e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ea:	4b11      	ldr	r3, [pc, #68]	; (8004730 <HAL_MspInit+0x4c>)
 80046ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ee:	4a10      	ldr	r2, [pc, #64]	; (8004730 <HAL_MspInit+0x4c>)
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6613      	str	r3, [r2, #96]	; 0x60
 80046f6:	4b0e      	ldr	r3, [pc, #56]	; (8004730 <HAL_MspInit+0x4c>)
 80046f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	607b      	str	r3, [r7, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004702:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <HAL_MspInit+0x4c>)
 8004704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004706:	4a0a      	ldr	r2, [pc, #40]	; (8004730 <HAL_MspInit+0x4c>)
 8004708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470c:	6593      	str	r3, [r2, #88]	; 0x58
 800470e:	4b08      	ldr	r3, [pc, #32]	; (8004730 <HAL_MspInit+0x4c>)
 8004710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004716:	603b      	str	r3, [r7, #0]
 8004718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 800471a:	2200      	movs	r2, #0
 800471c:	2101      	movs	r1, #1
 800471e:	f06f 0003 	mvn.w	r0, #3
 8004722:	f001 fc2c 	bl	8005f7e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40021000 	.word	0x40021000

08004734 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b08a      	sub	sp, #40	; 0x28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800473c:	f107 0314 	add.w	r3, r7, #20
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	605a      	str	r2, [r3, #4]
 8004746:	609a      	str	r2, [r3, #8]
 8004748:	60da      	str	r2, [r3, #12]
 800474a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a15      	ldr	r2, [pc, #84]	; (80047a8 <HAL_ADC_MspInit+0x74>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d124      	bne.n	80047a0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004756:	4b15      	ldr	r3, [pc, #84]	; (80047ac <HAL_ADC_MspInit+0x78>)
 8004758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475a:	4a14      	ldr	r2, [pc, #80]	; (80047ac <HAL_ADC_MspInit+0x78>)
 800475c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004760:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004762:	4b12      	ldr	r3, [pc, #72]	; (80047ac <HAL_ADC_MspInit+0x78>)
 8004764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800476a:	613b      	str	r3, [r7, #16]
 800476c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800476e:	4b0f      	ldr	r3, [pc, #60]	; (80047ac <HAL_ADC_MspInit+0x78>)
 8004770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004772:	4a0e      	ldr	r2, [pc, #56]	; (80047ac <HAL_ADC_MspInit+0x78>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800477a:	4b0c      	ldr	r3, [pc, #48]	; (80047ac <HAL_ADC_MspInit+0x78>)
 800477c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = BATT_CHECK_Pin;
 8004786:	2308      	movs	r3, #8
 8004788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800478a:	230b      	movs	r3, #11
 800478c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BATT_CHECK_GPIO_Port, &GPIO_InitStruct);
 8004792:	f107 0314 	add.w	r3, r7, #20
 8004796:	4619      	mov	r1, r3
 8004798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800479c:	f001 fdd0 	bl	8006340 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80047a0:	bf00      	nop
 80047a2:	3728      	adds	r7, #40	; 0x28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	50040000 	.word	0x50040000
 80047ac:	40021000 	.word	0x40021000

080047b0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08a      	sub	sp, #40	; 0x28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b8:	f107 0314 	add.w	r3, r7, #20
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	60da      	str	r2, [r3, #12]
 80047c6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a19      	ldr	r2, [pc, #100]	; (8004834 <HAL_DAC_MspInit+0x84>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d12c      	bne.n	800482c <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80047d2:	4b19      	ldr	r3, [pc, #100]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	4a18      	ldr	r2, [pc, #96]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80047dc:	6593      	str	r3, [r2, #88]	; 0x58
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ea:	4b13      	ldr	r3, [pc, #76]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ee:	4a12      	ldr	r2, [pc, #72]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047f0:	f043 0301 	orr.w	r3, r3, #1
 80047f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047f6:	4b10      	ldr	r3, [pc, #64]	; (8004838 <HAL_DAC_MspInit+0x88>)
 80047f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = TCVC_Pin;
 8004802:	2320      	movs	r3, #32
 8004804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004806:	2303      	movs	r3, #3
 8004808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800480a:	2300      	movs	r3, #0
 800480c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TCVC_GPIO_Port, &GPIO_InitStruct);
 800480e:	f107 0314 	add.w	r3, r7, #20
 8004812:	4619      	mov	r1, r3
 8004814:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004818:	f001 fd92 	bl	8006340 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 800481c:	2200      	movs	r2, #0
 800481e:	2108      	movs	r1, #8
 8004820:	2036      	movs	r0, #54	; 0x36
 8004822:	f001 fbac 	bl	8005f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004826:	2036      	movs	r0, #54	; 0x36
 8004828:	f001 fbc5 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800482c:	bf00      	nop
 800482e:	3728      	adds	r7, #40	; 0x28
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	40007400 	.word	0x40007400
 8004838:	40021000 	.word	0x40021000

0800483c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08c      	sub	sp, #48	; 0x30
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004844:	f107 031c 	add.w	r3, r7, #28
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	605a      	str	r2, [r3, #4]
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	60da      	str	r2, [r3, #12]
 8004852:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a2e      	ldr	r2, [pc, #184]	; (8004914 <HAL_I2C_MspInit+0xd8>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d128      	bne.n	80048b0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800485e:	4b2e      	ldr	r3, [pc, #184]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 8004860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004862:	4a2d      	ldr	r2, [pc, #180]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 8004864:	f043 0302 	orr.w	r3, r3, #2
 8004868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800486a:	4b2b      	ldr	r3, [pc, #172]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 800486c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	61bb      	str	r3, [r7, #24]
 8004874:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MEM_SCL_Pin|MEM_SDA_Pin;
 8004876:	23c0      	movs	r3, #192	; 0xc0
 8004878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800487a:	2312      	movs	r3, #18
 800487c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800487e:	2301      	movs	r3, #1
 8004880:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004882:	2303      	movs	r3, #3
 8004884:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004886:	2304      	movs	r3, #4
 8004888:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800488a:	f107 031c 	add.w	r3, r7, #28
 800488e:	4619      	mov	r1, r3
 8004890:	4822      	ldr	r0, [pc, #136]	; (800491c <HAL_I2C_MspInit+0xe0>)
 8004892:	f001 fd55 	bl	8006340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004896:	4b20      	ldr	r3, [pc, #128]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 8004898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489a:	4a1f      	ldr	r2, [pc, #124]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 800489c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80048a0:	6593      	str	r3, [r2, #88]	; 0x58
 80048a2:	4b1d      	ldr	r3, [pc, #116]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80048ae:	e02d      	b.n	800490c <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1a      	ldr	r2, [pc, #104]	; (8004920 <HAL_I2C_MspInit+0xe4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d128      	bne.n	800490c <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ba:	4b17      	ldr	r3, [pc, #92]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048be:	4a16      	ldr	r2, [pc, #88]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048c0:	f043 0302 	orr.w	r3, r3, #2
 80048c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048c6:	4b14      	ldr	r3, [pc, #80]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MON_SCL_Pin|MON_SDA_Pin;
 80048d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80048d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048d8:	2312      	movs	r3, #18
 80048da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048dc:	2301      	movs	r3, #1
 80048de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e0:	2303      	movs	r3, #3
 80048e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80048e4:	2304      	movs	r3, #4
 80048e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048e8:	f107 031c 	add.w	r3, r7, #28
 80048ec:	4619      	mov	r1, r3
 80048ee:	480b      	ldr	r0, [pc, #44]	; (800491c <HAL_I2C_MspInit+0xe0>)
 80048f0:	f001 fd26 	bl	8006340 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80048f4:	4b08      	ldr	r3, [pc, #32]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f8:	4a07      	ldr	r2, [pc, #28]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 80048fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004900:	4b05      	ldr	r3, [pc, #20]	; (8004918 <HAL_I2C_MspInit+0xdc>)
 8004902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004904:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	68fb      	ldr	r3, [r7, #12]
}
 800490c:	bf00      	nop
 800490e:	3730      	adds	r7, #48	; 0x30
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40005400 	.word	0x40005400
 8004918:	40021000 	.word	0x40021000
 800491c:	48000400 	.word	0x48000400
 8004920:	40005800 	.word	0x40005800

08004924 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08a      	sub	sp, #40	; 0x28
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800492c:	f107 0314 	add.w	r3, r7, #20
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	605a      	str	r2, [r3, #4]
 8004936:	609a      	str	r2, [r3, #8]
 8004938:	60da      	str	r2, [r3, #12]
 800493a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004944:	d130      	bne.n	80049a8 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004946:	4b1a      	ldr	r3, [pc, #104]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494a:	4a19      	ldr	r2, [pc, #100]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 800494c:	f043 0301 	orr.w	r3, r3, #1
 8004950:	6593      	str	r3, [r2, #88]	; 0x58
 8004952:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 8004954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	613b      	str	r3, [r7, #16]
 800495c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800495e:	4b14      	ldr	r3, [pc, #80]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 8004960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004962:	4a13      	ldr	r2, [pc, #76]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 8004964:	f043 0301 	orr.w	r3, r3, #1
 8004968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800496a:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_TIM_IC_MspInit+0x8c>)
 800496c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	60fb      	str	r3, [r7, #12]
 8004974:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = TC_IN_Pin;
 8004976:	2304      	movs	r3, #4
 8004978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497a:	2302      	movs	r3, #2
 800497c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004982:	2300      	movs	r3, #0
 8004984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004986:	2301      	movs	r3, #1
 8004988:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TC_IN_GPIO_Port, &GPIO_InitStruct);
 800498a:	f107 0314 	add.w	r3, r7, #20
 800498e:	4619      	mov	r1, r3
 8004990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004994:	f001 fcd4 	bl	8006340 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8004998:	2200      	movs	r2, #0
 800499a:	2102      	movs	r1, #2
 800499c:	201c      	movs	r0, #28
 800499e:	f001 faee 	bl	8005f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80049a2:	201c      	movs	r0, #28
 80049a4:	f001 fb07 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80049a8:	bf00      	nop
 80049aa:	3728      	adds	r7, #40	; 0x28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40021000 	.word	0x40021000

080049b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a27      	ldr	r2, [pc, #156]	; (8004a60 <HAL_TIM_Base_MspInit+0xac>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d114      	bne.n	80049f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049c6:	4b27      	ldr	r3, [pc, #156]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 80049c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ca:	4a26      	ldr	r2, [pc, #152]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 80049cc:	f043 0310 	orr.w	r3, r3, #16
 80049d0:	6593      	str	r3, [r2, #88]	; 0x58
 80049d2:	4b24      	ldr	r3, [pc, #144]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 80049d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 80049de:	2200      	movs	r2, #0
 80049e0:	2108      	movs	r1, #8
 80049e2:	2036      	movs	r0, #54	; 0x36
 80049e4:	f001 facb 	bl	8005f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80049e8:	2036      	movs	r0, #54	; 0x36
 80049ea:	f001 fae4 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80049ee:	e032      	b.n	8004a56 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM7)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1c      	ldr	r2, [pc, #112]	; (8004a68 <HAL_TIM_Base_MspInit+0xb4>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d114      	bne.n	8004a24 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80049fa:	4b1a      	ldr	r3, [pc, #104]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fe:	4a19      	ldr	r2, [pc, #100]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 8004a00:	f043 0320 	orr.w	r3, r3, #32
 8004a04:	6593      	str	r3, [r2, #88]	; 0x58
 8004a06:	4b17      	ldr	r3, [pc, #92]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 8004a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004a12:	2200      	movs	r2, #0
 8004a14:	2100      	movs	r1, #0
 8004a16:	2037      	movs	r0, #55	; 0x37
 8004a18:	f001 fab1 	bl	8005f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004a1c:	2037      	movs	r0, #55	; 0x37
 8004a1e:	f001 faca 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
}
 8004a22:	e018      	b.n	8004a56 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM16)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a10      	ldr	r2, [pc, #64]	; (8004a6c <HAL_TIM_Base_MspInit+0xb8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d113      	bne.n	8004a56 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004a2e:	4b0d      	ldr	r3, [pc, #52]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 8004a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a32:	4a0c      	ldr	r2, [pc, #48]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 8004a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a38:	6613      	str	r3, [r2, #96]	; 0x60
 8004a3a:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <HAL_TIM_Base_MspInit+0xb0>)
 8004a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a42:	60fb      	str	r3, [r7, #12]
 8004a44:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 7, 0);
 8004a46:	2200      	movs	r2, #0
 8004a48:	2107      	movs	r1, #7
 8004a4a:	2019      	movs	r0, #25
 8004a4c:	f001 fa97 	bl	8005f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004a50:	2019      	movs	r0, #25
 8004a52:	f001 fab0 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
}
 8004a56:	bf00      	nop
 8004a58:	3718      	adds	r7, #24
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40001000 	.word	0x40001000
 8004a64:	40021000 	.word	0x40021000
 8004a68:	40001400 	.word	0x40001400
 8004a6c:	40014400 	.word	0x40014400

08004a70 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a0a      	ldr	r2, [pc, #40]	; (8004aa8 <HAL_PCD_MspInit+0x38>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d10b      	bne.n	8004a9a <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004a82:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <HAL_PCD_MspInit+0x3c>)
 8004a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a86:	4a09      	ldr	r2, [pc, #36]	; (8004aac <HAL_PCD_MspInit+0x3c>)
 8004a88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8004a8e:	4b07      	ldr	r3, [pc, #28]	; (8004aac <HAL_PCD_MspInit+0x3c>)
 8004a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40006800 	.word	0x40006800
 8004aac:	40021000 	.word	0x40021000

08004ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ab4:	e7fe      	b.n	8004ab4 <NMI_Handler+0x4>

08004ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004aba:	e7fe      	b.n	8004aba <HardFault_Handler+0x4>

08004abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ac0:	e7fe      	b.n	8004ac0 <MemManage_Handler+0x4>

08004ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ac6:	e7fe      	b.n	8004ac6 <BusFault_Handler+0x4>

08004ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004acc:	e7fe      	b.n	8004acc <UsageFault_Handler+0x4>

08004ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ad2:	bf00      	nop
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ae0:	bf00      	nop
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004aea:	b480      	push	{r7}
 8004aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004aee:	bf00      	nop
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004afc:	f000 f8e2 	bl	8004cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b00:	bf00      	nop
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004b08:	4802      	ldr	r0, [pc, #8]	; (8004b14 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004b0a:	f003 ff5b 	bl	80089c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	200002d0 	.word	0x200002d0

08004b18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b1c:	4802      	ldr	r0, [pc, #8]	; (8004b28 <TIM2_IRQHandler+0x10>)
 8004b1e:	f003 ff51 	bl	80089c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004b22:	bf00      	nop
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	200001ec 	.word	0x200001ec

08004b2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004b30:	4803      	ldr	r0, [pc, #12]	; (8004b40 <TIM6_DAC_IRQHandler+0x14>)
 8004b32:	f003 ff47 	bl	80089c4 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8004b36:	4803      	ldr	r0, [pc, #12]	; (8004b44 <TIM6_DAC_IRQHandler+0x18>)
 8004b38:	f001 fa79 	bl	800602e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000238 	.word	0x20000238
 8004b44:	20000140 	.word	0x20000140

08004b48 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004b4c:	4802      	ldr	r0, [pc, #8]	; (8004b58 <TIM7_IRQHandler+0x10>)
 8004b4e:	f003 ff39 	bl	80089c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20000284 	.word	0x20000284

08004b5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b60:	4b17      	ldr	r3, [pc, #92]	; (8004bc0 <SystemInit+0x64>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b66:	4a16      	ldr	r2, [pc, #88]	; (8004bc0 <SystemInit+0x64>)
 8004b68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004b70:	4b14      	ldr	r3, [pc, #80]	; (8004bc4 <SystemInit+0x68>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a13      	ldr	r2, [pc, #76]	; (8004bc4 <SystemInit+0x68>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004b7c:	4b11      	ldr	r3, [pc, #68]	; (8004bc4 <SystemInit+0x68>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004b82:	4b10      	ldr	r3, [pc, #64]	; (8004bc4 <SystemInit+0x68>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a0f      	ldr	r2, [pc, #60]	; (8004bc4 <SystemInit+0x68>)
 8004b88:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004b8c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004b90:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004b92:	4b0c      	ldr	r3, [pc, #48]	; (8004bc4 <SystemInit+0x68>)
 8004b94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b98:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004b9a:	4b0a      	ldr	r3, [pc, #40]	; (8004bc4 <SystemInit+0x68>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a09      	ldr	r2, [pc, #36]	; (8004bc4 <SystemInit+0x68>)
 8004ba0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ba4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004ba6:	4b07      	ldr	r3, [pc, #28]	; (8004bc4 <SystemInit+0x68>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004bac:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <SystemInit+0x64>)
 8004bae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bb2:	609a      	str	r2, [r3, #8]
#endif
}
 8004bb4:	bf00      	nop
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	e000ed00 	.word	0xe000ed00
 8004bc4:	40021000 	.word	0x40021000

08004bc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004bcc:	f7ff ffc6 	bl	8004b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004bd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004bd2:	e003      	b.n	8004bdc <LoopCopyDataInit>

08004bd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004bd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004bd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004bda:	3104      	adds	r1, #4

08004bdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004bdc:	480a      	ldr	r0, [pc, #40]	; (8004c08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004bde:	4b0b      	ldr	r3, [pc, #44]	; (8004c0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8004be0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004be2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004be4:	d3f6      	bcc.n	8004bd4 <CopyDataInit>
	ldr	r2, =_sbss
 8004be6:	4a0a      	ldr	r2, [pc, #40]	; (8004c10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004be8:	e002      	b.n	8004bf0 <LoopFillZerobss>

08004bea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004bea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004bec:	f842 3b04 	str.w	r3, [r2], #4

08004bf0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004bf0:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <LoopForever+0x16>)
	cmp	r2, r3
 8004bf2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004bf4:	d3f9      	bcc.n	8004bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004bf6:	f004 fb41 	bl	800927c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004bfa:	f7fd ff77 	bl	8002aec <main>

08004bfe <LoopForever>:

LoopForever:
    b LoopForever
 8004bfe:	e7fe      	b.n	8004bfe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004c00:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8004c04:	0800a968 	.word	0x0800a968
	ldr	r0, =_sdata
 8004c08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004c0c:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8004c10:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8004c14:	20000a60 	.word	0x20000a60

08004c18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c18:	e7fe      	b.n	8004c18 <ADC1_IRQHandler>

08004c1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b082      	sub	sp, #8
 8004c1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c24:	2003      	movs	r0, #3
 8004c26:	f001 f99f 	bl	8005f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f000 f80e 	bl	8004c4c <HAL_InitTick>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d002      	beq.n	8004c3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	71fb      	strb	r3, [r7, #7]
 8004c3a:	e001      	b.n	8004c40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004c3c:	f7ff fd52 	bl	80046e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004c40:	79fb      	ldrb	r3, [r7, #7]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
	...

08004c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004c54:	2300      	movs	r3, #0
 8004c56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004c58:	4b17      	ldr	r3, [pc, #92]	; (8004cb8 <HAL_InitTick+0x6c>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d023      	beq.n	8004ca8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004c60:	4b16      	ldr	r3, [pc, #88]	; (8004cbc <HAL_InitTick+0x70>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	4b14      	ldr	r3, [pc, #80]	; (8004cb8 <HAL_InitTick+0x6c>)
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	4619      	mov	r1, r3
 8004c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c76:	4618      	mov	r0, r3
 8004c78:	f001 f9ab 	bl	8005fd2 <HAL_SYSTICK_Config>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10f      	bne.n	8004ca2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b0f      	cmp	r3, #15
 8004c86:	d809      	bhi.n	8004c9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c88:	2200      	movs	r2, #0
 8004c8a:	6879      	ldr	r1, [r7, #4]
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c90:	f001 f975 	bl	8005f7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c94:	4a0a      	ldr	r2, [pc, #40]	; (8004cc0 <HAL_InitTick+0x74>)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	e007      	b.n	8004cac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	73fb      	strb	r3, [r7, #15]
 8004ca0:	e004      	b.n	8004cac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	73fb      	strb	r3, [r7, #15]
 8004ca6:	e001      	b.n	8004cac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20000064 	.word	0x20000064
 8004cbc:	2000005c 	.word	0x2000005c
 8004cc0:	20000060 	.word	0x20000060

08004cc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004cc8:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <HAL_IncTick+0x20>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	461a      	mov	r2, r3
 8004cce:	4b06      	ldr	r3, [pc, #24]	; (8004ce8 <HAL_IncTick+0x24>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	4a04      	ldr	r2, [pc, #16]	; (8004ce8 <HAL_IncTick+0x24>)
 8004cd6:	6013      	str	r3, [r2, #0]
}
 8004cd8:	bf00      	nop
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	20000064 	.word	0x20000064
 8004ce8:	20000a5c 	.word	0x20000a5c

08004cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  return uwTick;
 8004cf0:	4b03      	ldr	r3, [pc, #12]	; (8004d00 <HAL_GetTick+0x14>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	20000a5c 	.word	0x20000a5c

08004d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d0c:	f7ff ffee 	bl	8004cec <HAL_GetTick>
 8004d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d1c:	d005      	beq.n	8004d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <HAL_Delay+0x44>)
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	461a      	mov	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4413      	add	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004d2a:	bf00      	nop
 8004d2c:	f7ff ffde 	bl	8004cec <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d8f7      	bhi.n	8004d2c <HAL_Delay+0x28>
  {
  }
}
 8004d3c:	bf00      	nop
 8004d3e:	bf00      	nop
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000064 	.word	0x20000064

08004d4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	609a      	str	r2, [r3, #8]
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	609a      	str	r2, [r3, #8]
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	3360      	adds	r3, #96	; 0x60
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <LL_ADC_SetOffset+0x44>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004dec:	bf00      	nop
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	03fff000 	.word	0x03fff000

08004dfc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	3360      	adds	r3, #96	; 0x60
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3360      	adds	r3, #96	; 0x60
 8004e38:	461a      	mov	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4413      	add	r3, r2
 8004e40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004e52:	bf00      	nop
 8004e54:	371c      	adds	r7, #28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	3330      	adds	r3, #48	; 0x30
 8004e94:	461a      	mov	r2, r3
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	0a1b      	lsrs	r3, r3, #8
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	f003 030c 	and.w	r3, r3, #12
 8004ea0:	4413      	add	r3, r2
 8004ea2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f003 031f 	and.w	r3, r3, #31
 8004eae:	211f      	movs	r1, #31
 8004eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	401a      	ands	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	0e9b      	lsrs	r3, r3, #26
 8004ebc:	f003 011f 	and.w	r1, r3, #31
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f003 031f 	and.w	r3, r3, #31
 8004ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3314      	adds	r3, #20
 8004eec:	461a      	mov	r2, r3
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	0e5b      	lsrs	r3, r3, #25
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	4413      	add	r3, r2
 8004efa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	0d1b      	lsrs	r3, r3, #20
 8004f04:	f003 031f 	and.w	r3, r3, #31
 8004f08:	2107      	movs	r1, #7
 8004f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	401a      	ands	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	0d1b      	lsrs	r3, r3, #20
 8004f16:	f003 031f 	and.w	r3, r3, #31
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f20:	431a      	orrs	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004f26:	bf00      	nop
 8004f28:	371c      	adds	r7, #28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f4c:	43db      	mvns	r3, r3
 8004f4e:	401a      	ands	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f003 0318 	and.w	r3, r3, #24
 8004f56:	4908      	ldr	r1, [pc, #32]	; (8004f78 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004f58:	40d9      	lsrs	r1, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	400b      	ands	r3, r1
 8004f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f62:	431a      	orrs	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004f6a:	bf00      	nop
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	0007ffff 	.word	0x0007ffff

08004f7c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004f8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6093      	str	r3, [r2, #8]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fb4:	d101      	bne.n	8004fba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e000      	b.n	8004fbc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004fd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004fdc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005000:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005004:	d101      	bne.n	800500a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005028:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800502c:	f043 0201 	orr.w	r2, r3, #1
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <LL_ADC_IsEnabled+0x18>
 8005054:	2301      	movs	r3, #1
 8005056:	e000      	b.n	800505a <LL_ADC_IsEnabled+0x1a>
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005076:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800507a:	f043 0204 	orr.w	r2, r3, #4
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005082:	bf00      	nop
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 0304 	and.w	r3, r3, #4
 800509e:	2b04      	cmp	r3, #4
 80050a0:	d101      	bne.n	80050a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80050a2:	2301      	movs	r3, #1
 80050a4:	e000      	b.n	80050a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d101      	bne.n	80050cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e000      	b.n	80050ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
	...

080050dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b088      	sub	sp, #32
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050e4:	2300      	movs	r3, #0
 80050e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e12a      	b.n	800534c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005100:	2b00      	cmp	r3, #0
 8005102:	d109      	bne.n	8005118 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f7ff fb15 	bl	8004734 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff ff3f 	bl	8004fa0 <LL_ADC_IsDeepPowerDownEnabled>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d004      	beq.n	8005132 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff ff25 	bl	8004f7c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff ff5a 	bl	8004ff0 <LL_ADC_IsInternalRegulatorEnabled>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d113      	bne.n	800516a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4618      	mov	r0, r3
 8005148:	f7ff ff3e 	bl	8004fc8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800514c:	4b81      	ldr	r3, [pc, #516]	; (8005354 <HAL_ADC_Init+0x278>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	099b      	lsrs	r3, r3, #6
 8005152:	4a81      	ldr	r2, [pc, #516]	; (8005358 <HAL_ADC_Init+0x27c>)
 8005154:	fba2 2303 	umull	r2, r3, r2, r3
 8005158:	099b      	lsrs	r3, r3, #6
 800515a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800515c:	e002      	b.n	8005164 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	3b01      	subs	r3, #1
 8005162:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f9      	bne.n	800515e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff ff3e 	bl	8004ff0 <LL_ADC_IsInternalRegulatorEnabled>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10d      	bne.n	8005196 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800517e:	f043 0210 	orr.w	r2, r3, #16
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800518a:	f043 0201 	orr.w	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff ff77 	bl	800508e <LL_ADC_REG_IsConversionOngoing>
 80051a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a6:	f003 0310 	and.w	r3, r3, #16
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f040 80c5 	bne.w	800533a <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 80c1 	bne.w	800533a <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051bc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80051c0:	f043 0202 	orr.w	r2, r3, #2
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff ff37 	bl	8005040 <LL_ADC_IsEnabled>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10b      	bne.n	80051f0 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051d8:	4860      	ldr	r0, [pc, #384]	; (800535c <HAL_ADC_Init+0x280>)
 80051da:	f7ff ff31 	bl	8005040 <LL_ADC_IsEnabled>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4619      	mov	r1, r3
 80051ea:	485d      	ldr	r0, [pc, #372]	; (8005360 <HAL_ADC_Init+0x284>)
 80051ec:	f7ff fdae 	bl	8004d4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	7e5b      	ldrb	r3, [r3, #25]
 80051f4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80051fa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005200:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005206:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800520e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005210:	4313      	orrs	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 3020 	ldrb.w	r3, [r3, #32]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d106      	bne.n	800522c <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	3b01      	subs	r3, #1
 8005224:	045b      	lsls	r3, r3, #17
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	4313      	orrs	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005230:	2b00      	cmp	r3, #0
 8005232:	d009      	beq.n	8005248 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005238:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005240:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	4313      	orrs	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	4b45      	ldr	r3, [pc, #276]	; (8005364 <HAL_ADC_Init+0x288>)
 8005250:	4013      	ands	r3, r2
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6812      	ldr	r2, [r2, #0]
 8005256:	69b9      	ldr	r1, [r7, #24]
 8005258:	430b      	orrs	r3, r1
 800525a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4618      	mov	r0, r3
 8005262:	f7ff ff14 	bl	800508e <LL_ADC_REG_IsConversionOngoing>
 8005266:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff ff21 	bl	80050b4 <LL_ADC_INJ_IsConversionOngoing>
 8005272:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d13d      	bne.n	80052f6 <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d13a      	bne.n	80052f6 <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005284:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800528c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800528e:	4313      	orrs	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800529c:	f023 0302 	bic.w	r3, r3, #2
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6812      	ldr	r2, [r2, #0]
 80052a4:	69b9      	ldr	r1, [r7, #24]
 80052a6:	430b      	orrs	r3, r1
 80052a8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d118      	bne.n	80052e6 <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80052be:	f023 0304 	bic.w	r3, r3, #4
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80052ca:	4311      	orrs	r1, r2
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80052d0:	4311      	orrs	r1, r2
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80052d6:	430a      	orrs	r2, r1
 80052d8:	431a      	orrs	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0201 	orr.w	r2, r2, #1
 80052e2:	611a      	str	r2, [r3, #16]
 80052e4:	e007      	b.n	80052f6 <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	691a      	ldr	r2, [r3, #16]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 0201 	bic.w	r2, r2, #1
 80052f4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d10c      	bne.n	8005318 <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005304:	f023 010f 	bic.w	r1, r3, #15
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	1e5a      	subs	r2, r3, #1
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	430a      	orrs	r2, r1
 8005314:	631a      	str	r2, [r3, #48]	; 0x30
 8005316:	e007      	b.n	8005328 <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 020f 	bic.w	r2, r2, #15
 8005326:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532c:	f023 0303 	bic.w	r3, r3, #3
 8005330:	f043 0201 	orr.w	r2, r3, #1
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	655a      	str	r2, [r3, #84]	; 0x54
 8005338:	e007      	b.n	800534a <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533e:	f043 0210 	orr.w	r2, r3, #16
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800534a:	7ffb      	ldrb	r3, [r7, #31]
}
 800534c:	4618      	mov	r0, r3
 800534e:	3720      	adds	r7, #32
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	2000005c 	.word	0x2000005c
 8005358:	053e2d63 	.word	0x053e2d63
 800535c:	50040000 	.word	0x50040000
 8005360:	50040300 	.word	0x50040300
 8005364:	fff0c007 	.word	0xfff0c007

08005368 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fe8a 	bl	800508e <LL_ADC_REG_IsConversionOngoing>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d14f      	bne.n	8005420 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_ADC_Start+0x26>
 800538a:	2302      	movs	r3, #2
 800538c:	e04b      	b.n	8005426 <HAL_ADC_Start+0xbe>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 fcbc 	bl	8005d14 <ADC_Enable>
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d137      	bne.n	8005416 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053c6:	d106      	bne.n	80053d6 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053cc:	f023 0206 	bic.w	r2, r3, #6
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	659a      	str	r2, [r3, #88]	; 0x58
 80053d4:	e002      	b.n	80053dc <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	221c      	movs	r2, #28
 80053e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005402:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff fe29 	bl	8005066 <LL_ADC_REG_StartConversion>
 8005414:	e006      	b.n	8005424 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800541e:	e001      	b.n	8005424 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005420:	2302      	movs	r3, #2
 8005422:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8005424:	7bfb      	ldrb	r3, [r7, #15]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b086      	sub	sp, #24
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
 8005436:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d102      	bne.n	8005446 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005440:	2308      	movs	r3, #8
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	e010      	b.n	8005468 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005458:	f043 0220 	orr.w	r2, r3, #32
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e068      	b.n	8005536 <HAL_ADC_PollForConversion+0x108>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8005464:	2304      	movs	r3, #4
 8005466:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005468:	f7ff fc40 	bl	8004cec <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800546e:	e01a      	b.n	80054a6 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005476:	d016      	beq.n	80054a6 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005478:	f7ff fc38 	bl	8004cec <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d302      	bcc.n	800548e <HAL_ADC_PollForConversion+0x60>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10b      	bne.n	80054a6 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005492:	f043 0204 	orr.w	r2, r3, #4
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e047      	b.n	8005536 <HAL_ADC_PollForConversion+0x108>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	4013      	ands	r3, r2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d0dd      	beq.n	8005470 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7ff fcca 	bl	8004e5e <LL_ADC_REG_IsTriggerSourceSWStart>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d01c      	beq.n	800550a <HAL_ADC_PollForConversion+0xdc>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	7e5b      	ldrb	r3, [r3, #25]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d118      	bne.n	800550a <HAL_ADC_PollForConversion+0xdc>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0308 	and.w	r3, r3, #8
 80054e2:	2b08      	cmp	r3, #8
 80054e4:	d111      	bne.n	800550a <HAL_ADC_PollForConversion+0xdc>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d105      	bne.n	800550a <HAL_ADC_PollForConversion+0xdc>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005502:	f043 0201 	orr.w	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2b08      	cmp	r3, #8
 8005516:	d104      	bne.n	8005522 <HAL_ADC_PollForConversion+0xf4>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2208      	movs	r2, #8
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	e008      	b.n	8005534 <HAL_ADC_PollForConversion+0x106>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d103      	bne.n	8005534 <HAL_ADC_PollForConversion+0x106>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	220c      	movs	r2, #12
 8005532:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800554c:	4618      	mov	r0, r3
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b0b6      	sub	sp, #216	; 0xd8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005568:	2300      	movs	r3, #0
 800556a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005572:	2b01      	cmp	r3, #1
 8005574:	d101      	bne.n	800557a <HAL_ADC_ConfigChannel+0x22>
 8005576:	2302      	movs	r3, #2
 8005578:	e3b8      	b.n	8005cec <HAL_ADC_ConfigChannel+0x794>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff fd81 	bl	800508e <LL_ADC_REG_IsConversionOngoing>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	f040 839d 	bne.w	8005cce <HAL_ADC_ConfigChannel+0x776>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2b05      	cmp	r3, #5
 800559a:	d824      	bhi.n	80055e6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	3b02      	subs	r3, #2
 80055a2:	2b03      	cmp	r3, #3
 80055a4:	d81b      	bhi.n	80055de <HAL_ADC_ConfigChannel+0x86>
 80055a6:	a201      	add	r2, pc, #4	; (adr r2, 80055ac <HAL_ADC_ConfigChannel+0x54>)
 80055a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ac:	080055bd 	.word	0x080055bd
 80055b0:	080055c5 	.word	0x080055c5
 80055b4:	080055cd 	.word	0x080055cd
 80055b8:	080055d5 	.word	0x080055d5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	220c      	movs	r2, #12
 80055c0:	605a      	str	r2, [r3, #4]
          break;
 80055c2:	e011      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	2212      	movs	r2, #18
 80055c8:	605a      	str	r2, [r3, #4]
          break;
 80055ca:	e00d      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	2218      	movs	r2, #24
 80055d0:	605a      	str	r2, [r3, #4]
          break;
 80055d2:	e009      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80055da:	605a      	str	r2, [r3, #4]
          break;
 80055dc:	e004      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2206      	movs	r2, #6
 80055e2:	605a      	str	r2, [r3, #4]
          break;
 80055e4:	e000      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80055e6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	6859      	ldr	r1, [r3, #4]
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	f7ff fc45 	bl	8004e84 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4618      	mov	r0, r3
 8005600:	f7ff fd45 	bl	800508e <LL_ADC_REG_IsConversionOngoing>
 8005604:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff fd51 	bl	80050b4 <LL_ADC_INJ_IsConversionOngoing>
 8005612:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005616:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800561a:	2b00      	cmp	r3, #0
 800561c:	f040 81a6 	bne.w	800596c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005620:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005624:	2b00      	cmp	r3, #0
 8005626:	f040 81a1 	bne.w	800596c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6818      	ldr	r0, [r3, #0]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	6819      	ldr	r1, [r3, #0]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	461a      	mov	r2, r3
 8005638:	f7ff fc50 	bl	8004edc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	695a      	ldr	r2, [r3, #20]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	08db      	lsrs	r3, r3, #3
 8005648:	f003 0303 	and.w	r3, r3, #3
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	fa02 f303 	lsl.w	r3, r2, r3
 8005652:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	2b04      	cmp	r3, #4
 800565c:	d00a      	beq.n	8005674 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6919      	ldr	r1, [r3, #16]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800566e:	f7ff fba1 	bl	8004db4 <LL_ADC_SetOffset>
 8005672:	e17b      	b.n	800596c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2100      	movs	r1, #0
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fbbe 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005680:	4603      	mov	r3, r0
 8005682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10a      	bne.n	80056a0 <HAL_ADC_ConfigChannel+0x148>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2100      	movs	r1, #0
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff fbb3 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005696:	4603      	mov	r3, r0
 8005698:	0e9b      	lsrs	r3, r3, #26
 800569a:	f003 021f 	and.w	r2, r3, #31
 800569e:	e01e      	b.n	80056de <HAL_ADC_ConfigChannel+0x186>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2100      	movs	r1, #0
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fba8 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80056b6:	fa93 f3a3 	rbit	r3, r3
 80056ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80056be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80056c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80056c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80056ce:	2320      	movs	r3, #32
 80056d0:	e004      	b.n	80056dc <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80056d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80056d6:	fab3 f383 	clz	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d105      	bne.n	80056f6 <HAL_ADC_ConfigChannel+0x19e>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	0e9b      	lsrs	r3, r3, #26
 80056f0:	f003 031f 	and.w	r3, r3, #31
 80056f4:	e018      	b.n	8005728 <HAL_ADC_ConfigChannel+0x1d0>
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005702:	fa93 f3a3 	rbit	r3, r3
 8005706:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800570a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800570e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005712:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800571a:	2320      	movs	r3, #32
 800571c:	e004      	b.n	8005728 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800571e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005722:	fab3 f383 	clz	r3, r3
 8005726:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005728:	429a      	cmp	r2, r3
 800572a:	d106      	bne.n	800573a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2200      	movs	r2, #0
 8005732:	2100      	movs	r1, #0
 8005734:	4618      	mov	r0, r3
 8005736:	f7ff fb77 	bl	8004e28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2101      	movs	r1, #1
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fb5b 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005746:	4603      	mov	r3, r0
 8005748:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <HAL_ADC_ConfigChannel+0x20e>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2101      	movs	r1, #1
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff fb50 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 800575c:	4603      	mov	r3, r0
 800575e:	0e9b      	lsrs	r3, r3, #26
 8005760:	f003 021f 	and.w	r2, r3, #31
 8005764:	e01e      	b.n	80057a4 <HAL_ADC_ConfigChannel+0x24c>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2101      	movs	r1, #1
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff fb45 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005772:	4603      	mov	r3, r0
 8005774:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005778:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800577c:	fa93 f3a3 	rbit	r3, r3
 8005780:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005784:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005788:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800578c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8005794:	2320      	movs	r3, #32
 8005796:	e004      	b.n	80057a2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8005798:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800579c:	fab3 f383 	clz	r3, r3
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d105      	bne.n	80057bc <HAL_ADC_ConfigChannel+0x264>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	0e9b      	lsrs	r3, r3, #26
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	e018      	b.n	80057ee <HAL_ADC_ConfigChannel+0x296>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80057c8:	fa93 f3a3 	rbit	r3, r3
 80057cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80057d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80057d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80057d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d101      	bne.n	80057e4 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80057e0:	2320      	movs	r3, #32
 80057e2:	e004      	b.n	80057ee <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80057e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80057e8:	fab3 f383 	clz	r3, r3
 80057ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d106      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2200      	movs	r2, #0
 80057f8:	2101      	movs	r1, #1
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fb14 	bl	8004e28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2102      	movs	r1, #2
 8005806:	4618      	mov	r0, r3
 8005808:	f7ff faf8 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 800580c:	4603      	mov	r3, r0
 800580e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10a      	bne.n	800582c <HAL_ADC_ConfigChannel+0x2d4>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2102      	movs	r1, #2
 800581c:	4618      	mov	r0, r3
 800581e:	f7ff faed 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005822:	4603      	mov	r3, r0
 8005824:	0e9b      	lsrs	r3, r3, #26
 8005826:	f003 021f 	and.w	r2, r3, #31
 800582a:	e01e      	b.n	800586a <HAL_ADC_ConfigChannel+0x312>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2102      	movs	r1, #2
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff fae2 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 8005838:	4603      	mov	r3, r0
 800583a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005842:	fa93 f3a3 	rbit	r3, r3
 8005846:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800584a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800584e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005852:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800585a:	2320      	movs	r3, #32
 800585c:	e004      	b.n	8005868 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800585e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005862:	fab3 f383 	clz	r3, r3
 8005866:	b2db      	uxtb	r3, r3
 8005868:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005872:	2b00      	cmp	r3, #0
 8005874:	d105      	bne.n	8005882 <HAL_ADC_ConfigChannel+0x32a>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	0e9b      	lsrs	r3, r3, #26
 800587c:	f003 031f 	and.w	r3, r3, #31
 8005880:	e016      	b.n	80058b0 <HAL_ADC_ConfigChannel+0x358>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800588e:	fa93 f3a3 	rbit	r3, r3
 8005892:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005894:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005896:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800589a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80058a2:	2320      	movs	r3, #32
 80058a4:	e004      	b.n	80058b0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80058a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80058aa:	fab3 f383 	clz	r3, r3
 80058ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d106      	bne.n	80058c2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2200      	movs	r2, #0
 80058ba:	2102      	movs	r1, #2
 80058bc:	4618      	mov	r0, r3
 80058be:	f7ff fab3 	bl	8004e28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2103      	movs	r1, #3
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff fa97 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 80058ce:	4603      	mov	r3, r0
 80058d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10a      	bne.n	80058ee <HAL_ADC_ConfigChannel+0x396>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2103      	movs	r1, #3
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff fa8c 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 80058e4:	4603      	mov	r3, r0
 80058e6:	0e9b      	lsrs	r3, r3, #26
 80058e8:	f003 021f 	and.w	r2, r3, #31
 80058ec:	e017      	b.n	800591e <HAL_ADC_ConfigChannel+0x3c6>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2103      	movs	r1, #3
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7ff fa81 	bl	8004dfc <LL_ADC_GetOffsetChannel>
 80058fa:	4603      	mov	r3, r0
 80058fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005900:	fa93 f3a3 	rbit	r3, r3
 8005904:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005906:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005908:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800590a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8005910:	2320      	movs	r3, #32
 8005912:	e003      	b.n	800591c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8005914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005916:	fab3 f383 	clz	r3, r3
 800591a:	b2db      	uxtb	r3, r3
 800591c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005926:	2b00      	cmp	r3, #0
 8005928:	d105      	bne.n	8005936 <HAL_ADC_ConfigChannel+0x3de>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	0e9b      	lsrs	r3, r3, #26
 8005930:	f003 031f 	and.w	r3, r3, #31
 8005934:	e011      	b.n	800595a <HAL_ADC_ConfigChannel+0x402>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800593c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800593e:	fa93 f3a3 	rbit	r3, r3
 8005942:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005944:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005946:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800594e:	2320      	movs	r3, #32
 8005950:	e003      	b.n	800595a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8005952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005954:	fab3 f383 	clz	r3, r3
 8005958:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800595a:	429a      	cmp	r2, r3
 800595c:	d106      	bne.n	800596c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2200      	movs	r2, #0
 8005964:	2103      	movs	r1, #3
 8005966:	4618      	mov	r0, r3
 8005968:	f7ff fa5e 	bl	8004e28 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff fb65 	bl	8005040 <LL_ADC_IsEnabled>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	f040 813f 	bne.w	8005bfc <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	6819      	ldr	r1, [r3, #0]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	461a      	mov	r2, r3
 800598c:	f7ff fad2 	bl	8004f34 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	4a8e      	ldr	r2, [pc, #568]	; (8005bd0 <HAL_ADC_ConfigChannel+0x678>)
 8005996:	4293      	cmp	r3, r2
 8005998:	f040 8130 	bne.w	8005bfc <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10b      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x46c>
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	0e9b      	lsrs	r3, r3, #26
 80059b2:	3301      	adds	r3, #1
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	2b09      	cmp	r3, #9
 80059ba:	bf94      	ite	ls
 80059bc:	2301      	movls	r3, #1
 80059be:	2300      	movhi	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	e019      	b.n	80059f8 <HAL_ADC_ConfigChannel+0x4a0>
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059cc:	fa93 f3a3 	rbit	r3, r3
 80059d0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80059d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059d4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80059d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80059dc:	2320      	movs	r3, #32
 80059de:	e003      	b.n	80059e8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80059e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059e2:	fab3 f383 	clz	r3, r3
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	3301      	adds	r3, #1
 80059ea:	f003 031f 	and.w	r3, r3, #31
 80059ee:	2b09      	cmp	r3, #9
 80059f0:	bf94      	ite	ls
 80059f2:	2301      	movls	r3, #1
 80059f4:	2300      	movhi	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d079      	beq.n	8005af0 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d107      	bne.n	8005a18 <HAL_ADC_ConfigChannel+0x4c0>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	0e9b      	lsrs	r3, r3, #26
 8005a0e:	3301      	adds	r3, #1
 8005a10:	069b      	lsls	r3, r3, #26
 8005a12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a16:	e015      	b.n	8005a44 <HAL_ADC_ConfigChannel+0x4ec>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a20:	fa93 f3a3 	rbit	r3, r3
 8005a24:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a28:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005a2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d101      	bne.n	8005a34 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8005a30:	2320      	movs	r3, #32
 8005a32:	e003      	b.n	8005a3c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8005a34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a36:	fab3 f383 	clz	r3, r3
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	069b      	lsls	r3, r3, #26
 8005a40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d109      	bne.n	8005a64 <HAL_ADC_ConfigChannel+0x50c>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	0e9b      	lsrs	r3, r3, #26
 8005a56:	3301      	adds	r3, #1
 8005a58:	f003 031f 	and.w	r3, r3, #31
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a62:	e017      	b.n	8005a94 <HAL_ADC_ConfigChannel+0x53c>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a6c:	fa93 f3a3 	rbit	r3, r3
 8005a70:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005a72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a74:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d101      	bne.n	8005a80 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8005a7c:	2320      	movs	r3, #32
 8005a7e:	e003      	b.n	8005a88 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8005a80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a82:	fab3 f383 	clz	r3, r3
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	3301      	adds	r3, #1
 8005a8a:	f003 031f 	and.w	r3, r3, #31
 8005a8e:	2101      	movs	r1, #1
 8005a90:	fa01 f303 	lsl.w	r3, r1, r3
 8005a94:	ea42 0103 	orr.w	r1, r2, r3
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d10a      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x562>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	0e9b      	lsrs	r3, r3, #26
 8005aaa:	3301      	adds	r3, #1
 8005aac:	f003 021f 	and.w	r2, r3, #31
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	005b      	lsls	r3, r3, #1
 8005ab4:	4413      	add	r3, r2
 8005ab6:	051b      	lsls	r3, r3, #20
 8005ab8:	e018      	b.n	8005aec <HAL_ADC_ConfigChannel+0x594>
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac2:	fa93 f3a3 	rbit	r3, r3
 8005ac6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d101      	bne.n	8005ad6 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8005ad2:	2320      	movs	r3, #32
 8005ad4:	e003      	b.n	8005ade <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8005ad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad8:	fab3 f383 	clz	r3, r3
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	3301      	adds	r3, #1
 8005ae0:	f003 021f 	and.w	r2, r3, #31
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	4413      	add	r3, r2
 8005aea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005aec:	430b      	orrs	r3, r1
 8005aee:	e080      	b.n	8005bf2 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d107      	bne.n	8005b0c <HAL_ADC_ConfigChannel+0x5b4>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	0e9b      	lsrs	r3, r3, #26
 8005b02:	3301      	adds	r3, #1
 8005b04:	069b      	lsls	r3, r3, #26
 8005b06:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b0a:	e015      	b.n	8005b38 <HAL_ADC_ConfigChannel+0x5e0>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b14:	fa93 f3a3 	rbit	r3, r3
 8005b18:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b1c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d101      	bne.n	8005b28 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8005b24:	2320      	movs	r3, #32
 8005b26:	e003      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	fab3 f383 	clz	r3, r3
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	3301      	adds	r3, #1
 8005b32:	069b      	lsls	r3, r3, #26
 8005b34:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d109      	bne.n	8005b58 <HAL_ADC_ConfigChannel+0x600>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	0e9b      	lsrs	r3, r3, #26
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	f003 031f 	and.w	r3, r3, #31
 8005b50:	2101      	movs	r1, #1
 8005b52:	fa01 f303 	lsl.w	r3, r1, r3
 8005b56:	e017      	b.n	8005b88 <HAL_ADC_ConfigChannel+0x630>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	fa93 f3a3 	rbit	r3, r3
 8005b64:	61fb      	str	r3, [r7, #28]
  return result;
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8005b70:	2320      	movs	r3, #32
 8005b72:	e003      	b.n	8005b7c <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	fab3 f383 	clz	r3, r3
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	f003 031f 	and.w	r3, r3, #31
 8005b82:	2101      	movs	r1, #1
 8005b84:	fa01 f303 	lsl.w	r3, r1, r3
 8005b88:	ea42 0103 	orr.w	r1, r2, r3
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10d      	bne.n	8005bb4 <HAL_ADC_ConfigChannel+0x65c>
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	0e9b      	lsrs	r3, r3, #26
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	f003 021f 	and.w	r2, r3, #31
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	4413      	add	r3, r2
 8005baa:	3b1e      	subs	r3, #30
 8005bac:	051b      	lsls	r3, r3, #20
 8005bae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005bb2:	e01d      	b.n	8005bf0 <HAL_ADC_ConfigChannel+0x698>
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	fa93 f3a3 	rbit	r3, r3
 8005bc0:	613b      	str	r3, [r7, #16]
  return result;
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d103      	bne.n	8005bd4 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8005bcc:	2320      	movs	r3, #32
 8005bce:	e005      	b.n	8005bdc <HAL_ADC_ConfigChannel+0x684>
 8005bd0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	fab3 f383 	clz	r3, r3
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	3301      	adds	r3, #1
 8005bde:	f003 021f 	and.w	r2, r3, #31
 8005be2:	4613      	mov	r3, r2
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	4413      	add	r3, r2
 8005be8:	3b1e      	subs	r3, #30
 8005bea:	051b      	lsls	r3, r3, #20
 8005bec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bf0:	430b      	orrs	r3, r1
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	6892      	ldr	r2, [r2, #8]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	f7ff f970 	bl	8004edc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	4b3c      	ldr	r3, [pc, #240]	; (8005cf4 <HAL_ADC_ConfigChannel+0x79c>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d06b      	beq.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c08:	483b      	ldr	r0, [pc, #236]	; (8005cf8 <HAL_ADC_ConfigChannel+0x7a0>)
 8005c0a:	f7ff f8c5 	bl	8004d98 <LL_ADC_GetCommonPathInternalCh>
 8005c0e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a39      	ldr	r2, [pc, #228]	; (8005cfc <HAL_ADC_ConfigChannel+0x7a4>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d126      	bne.n	8005c6a <HAL_ADC_ConfigChannel+0x712>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d120      	bne.n	8005c6a <HAL_ADC_ConfigChannel+0x712>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a34      	ldr	r2, [pc, #208]	; (8005d00 <HAL_ADC_ConfigChannel+0x7a8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d156      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c36:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	482e      	ldr	r0, [pc, #184]	; (8005cf8 <HAL_ADC_ConfigChannel+0x7a0>)
 8005c3e:	f7ff f898 	bl	8004d72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005c42:	4b30      	ldr	r3, [pc, #192]	; (8005d04 <HAL_ADC_ConfigChannel+0x7ac>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	099b      	lsrs	r3, r3, #6
 8005c48:	4a2f      	ldr	r2, [pc, #188]	; (8005d08 <HAL_ADC_ConfigChannel+0x7b0>)
 8005c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4e:	099a      	lsrs	r2, r3, #6
 8005c50:	4613      	mov	r3, r2
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	4413      	add	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c5a:	e002      	b.n	8005c62 <HAL_ADC_ConfigChannel+0x70a>
          {
            wait_loop_index--;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1f9      	bne.n	8005c5c <HAL_ADC_ConfigChannel+0x704>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c68:	e03a      	b.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a27      	ldr	r2, [pc, #156]	; (8005d0c <HAL_ADC_ConfigChannel+0x7b4>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d113      	bne.n	8005c9c <HAL_ADC_ConfigChannel+0x744>
 8005c74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10d      	bne.n	8005c9c <HAL_ADC_ConfigChannel+0x744>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a1e      	ldr	r2, [pc, #120]	; (8005d00 <HAL_ADC_ConfigChannel+0x7a8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d12a      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c92:	4619      	mov	r1, r3
 8005c94:	4818      	ldr	r0, [pc, #96]	; (8005cf8 <HAL_ADC_ConfigChannel+0x7a0>)
 8005c96:	f7ff f86c 	bl	8004d72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c9a:	e021      	b.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a1b      	ldr	r2, [pc, #108]	; (8005d10 <HAL_ADC_ConfigChannel+0x7b8>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d11c      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005ca6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d116      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a12      	ldr	r2, [pc, #72]	; (8005d00 <HAL_ADC_ConfigChannel+0x7a8>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d111      	bne.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005cbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	480c      	ldr	r0, [pc, #48]	; (8005cf8 <HAL_ADC_ConfigChannel+0x7a0>)
 8005cc8:	f7ff f853 	bl	8004d72 <LL_ADC_SetCommonPathInternalCh>
 8005ccc:	e008      	b.n	8005ce0 <HAL_ADC_ConfigChannel+0x788>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd2:	f043 0220 	orr.w	r2, r3, #32
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005ce8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	37d8      	adds	r7, #216	; 0xd8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	80080000 	.word	0x80080000
 8005cf8:	50040300 	.word	0x50040300
 8005cfc:	c7520000 	.word	0xc7520000
 8005d00:	50040000 	.word	0x50040000
 8005d04:	2000005c 	.word	0x2000005c
 8005d08:	053e2d63 	.word	0x053e2d63
 8005d0c:	cb840000 	.word	0xcb840000
 8005d10:	80000001 	.word	0x80000001

08005d14 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7ff f98d 	bl	8005040 <LL_ADC_IsEnabled>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d146      	bne.n	8005dba <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	4b24      	ldr	r3, [pc, #144]	; (8005dc4 <ADC_Enable+0xb0>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00d      	beq.n	8005d56 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d3e:	f043 0210 	orr.w	r2, r3, #16
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d4a:	f043 0201 	orr.w	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e032      	b.n	8005dbc <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff f95c 	bl	8005018 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005d60:	f7fe ffc4 	bl	8004cec <HAL_GetTick>
 8005d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d66:	e021      	b.n	8005dac <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff f967 	bl	8005040 <LL_ADC_IsEnabled>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d104      	bne.n	8005d82 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7ff f94b 	bl	8005018 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005d82:	f7fe ffb3 	bl	8004cec <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d90d      	bls.n	8005dac <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d94:	f043 0210 	orr.w	r2, r3, #16
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da0:	f043 0201 	orr.w	r2, r3, #1
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e007      	b.n	8005dbc <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d1d6      	bne.n	8005d68 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	8000003f 	.word	0x8000003f

08005dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005dd8:	4b0c      	ldr	r3, [pc, #48]	; (8005e0c <__NVIC_SetPriorityGrouping+0x44>)
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005de4:	4013      	ands	r3, r2
 8005de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dfa:	4a04      	ldr	r2, [pc, #16]	; (8005e0c <__NVIC_SetPriorityGrouping+0x44>)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	60d3      	str	r3, [r2, #12]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	e000ed00 	.word	0xe000ed00

08005e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e10:	b480      	push	{r7}
 8005e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e14:	4b04      	ldr	r3, [pc, #16]	; (8005e28 <__NVIC_GetPriorityGrouping+0x18>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	0a1b      	lsrs	r3, r3, #8
 8005e1a:	f003 0307 	and.w	r3, r3, #7
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	e000ed00 	.word	0xe000ed00

08005e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	4603      	mov	r3, r0
 8005e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	db0b      	blt.n	8005e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	f003 021f 	and.w	r2, r3, #31
 8005e44:	4907      	ldr	r1, [pc, #28]	; (8005e64 <__NVIC_EnableIRQ+0x38>)
 8005e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8005e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005e56:	bf00      	nop
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	e000e100 	.word	0xe000e100

08005e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	4603      	mov	r3, r0
 8005e70:	6039      	str	r1, [r7, #0]
 8005e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	db0a      	blt.n	8005e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	490c      	ldr	r1, [pc, #48]	; (8005eb4 <__NVIC_SetPriority+0x4c>)
 8005e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e86:	0112      	lsls	r2, r2, #4
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	440b      	add	r3, r1
 8005e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e90:	e00a      	b.n	8005ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	4908      	ldr	r1, [pc, #32]	; (8005eb8 <__NVIC_SetPriority+0x50>)
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	f003 030f 	and.w	r3, r3, #15
 8005e9e:	3b04      	subs	r3, #4
 8005ea0:	0112      	lsls	r2, r2, #4
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	761a      	strb	r2, [r3, #24]
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr
 8005eb4:	e000e100 	.word	0xe000e100
 8005eb8:	e000ed00 	.word	0xe000ed00

08005ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b089      	sub	sp, #36	; 0x24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 0307 	and.w	r3, r3, #7
 8005ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	f1c3 0307 	rsb	r3, r3, #7
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	bf28      	it	cs
 8005eda:	2304      	movcs	r3, #4
 8005edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	3304      	adds	r3, #4
 8005ee2:	2b06      	cmp	r3, #6
 8005ee4:	d902      	bls.n	8005eec <NVIC_EncodePriority+0x30>
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	3b03      	subs	r3, #3
 8005eea:	e000      	b.n	8005eee <NVIC_EncodePriority+0x32>
 8005eec:	2300      	movs	r3, #0
 8005eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ef0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43da      	mvns	r2, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	401a      	ands	r2, r3
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f0e:	43d9      	mvns	r1, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f14:	4313      	orrs	r3, r2
         );
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3724      	adds	r7, #36	; 0x24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
	...

08005f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f34:	d301      	bcc.n	8005f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f36:	2301      	movs	r3, #1
 8005f38:	e00f      	b.n	8005f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f3a:	4a0a      	ldr	r2, [pc, #40]	; (8005f64 <SysTick_Config+0x40>)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f42:	210f      	movs	r1, #15
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f48:	f7ff ff8e 	bl	8005e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f4c:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <SysTick_Config+0x40>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f52:	4b04      	ldr	r3, [pc, #16]	; (8005f64 <SysTick_Config+0x40>)
 8005f54:	2207      	movs	r2, #7
 8005f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	e000e010 	.word	0xe000e010

08005f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7ff ff29 	bl	8005dc8 <__NVIC_SetPriorityGrouping>
}
 8005f76:	bf00      	nop
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b086      	sub	sp, #24
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	4603      	mov	r3, r0
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	607a      	str	r2, [r7, #4]
 8005f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005f90:	f7ff ff3e 	bl	8005e10 <__NVIC_GetPriorityGrouping>
 8005f94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	6978      	ldr	r0, [r7, #20]
 8005f9c:	f7ff ff8e 	bl	8005ebc <NVIC_EncodePriority>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7ff ff5d 	bl	8005e68 <__NVIC_SetPriority>
}
 8005fae:	bf00      	nop
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b082      	sub	sp, #8
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff ff31 	bl	8005e2c <__NVIC_EnableIRQ>
}
 8005fca:	bf00      	nop
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b082      	sub	sp, #8
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7ff ffa2 	bl	8005f24 <SysTick_Config>
 8005fe0:	4603      	mov	r3, r0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b082      	sub	sp, #8
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e014      	b.n	8006026 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	791b      	ldrb	r3, [r3, #4]
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d105      	bne.n	8006012 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7fe fbcf 	bl	80047b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2202      	movs	r2, #2
 8006016:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b082      	sub	sp, #8
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006040:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006044:	d120      	bne.n	8006088 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006054:	d118      	bne.n	8006088 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2204      	movs	r2, #4
 800605a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	f043 0201 	orr.w	r2, r3, #1
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006070:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006080:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 f82d 	bl	80060e2 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006092:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006096:	d120      	bne.n	80060da <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060a6:	d118      	bne.n	80060da <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2204      	movs	r2, #4
 80060ac:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f043 0202 	orr.w	r2, r3, #2
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80060c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80060d2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 f928 	bl	800632a <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 80060da:	bf00      	nop
 80060dc:	3708      	adds	r7, #8
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b088      	sub	sp, #32
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8006102:	2300      	movs	r3, #0
 8006104:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	795b      	ldrb	r3, [r3, #5]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_DAC_ConfigChannel+0x1c>
 800610e:	2302      	movs	r3, #2
 8006110:	e107      	b.n	8006322 <HAL_DAC_ConfigChannel+0x22c>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2202      	movs	r2, #2
 800611c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b04      	cmp	r3, #4
 8006124:	d174      	bne.n	8006210 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006126:	f7fe fde1 	bl	8004cec <HAL_GetTick>
 800612a:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d134      	bne.n	800619c <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006132:	e011      	b.n	8006158 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006134:	f7fe fdda 	bl	8004cec <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b01      	cmp	r3, #1
 8006140:	d90a      	bls.n	8006158 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f043 0208 	orr.w	r2, r3, #8
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2203      	movs	r2, #3
 8006152:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e0e4      	b.n	8006322 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e6      	bne.n	8006134 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8006166:	2001      	movs	r0, #1
 8006168:	f7fe fdcc 	bl	8004d04 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	6992      	ldr	r2, [r2, #24]
 8006174:	641a      	str	r2, [r3, #64]	; 0x40
 8006176:	e01e      	b.n	80061b6 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006178:	f7fe fdb8 	bl	8004cec <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b01      	cmp	r3, #1
 8006184:	d90a      	bls.n	800619c <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	f043 0208 	orr.w	r2, r3, #8
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2203      	movs	r2, #3
 8006196:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e0c2      	b.n	8006322 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dbe8      	blt.n	8006178 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80061a6:	2001      	movs	r0, #1
 80061a8:	f7fe fdac 	bl	8004d04 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	6992      	ldr	r2, [r2, #24]
 80061b4:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f003 0310 	and.w	r3, r3, #16
 80061c2:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80061c6:	fa01 f303 	lsl.w	r3, r1, r3
 80061ca:	43db      	mvns	r3, r3
 80061cc:	ea02 0103 	and.w	r1, r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f003 0310 	and.w	r3, r3, #16
 80061da:	409a      	lsls	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	21ff      	movs	r1, #255	; 0xff
 80061f2:	fa01 f303 	lsl.w	r3, r1, r3
 80061f6:	43db      	mvns	r3, r3
 80061f8:	ea02 0103 	and.w	r1, r2, r3
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	6a1a      	ldr	r2, [r3, #32]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f003 0310 	and.w	r3, r3, #16
 8006206:	409a      	lsls	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d11d      	bne.n	8006254 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f003 0310 	and.w	r3, r3, #16
 8006226:	221f      	movs	r2, #31
 8006228:	fa02 f303 	lsl.w	r3, r2, r3
 800622c:	43db      	mvns	r3, r3
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4013      	ands	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	695b      	ldr	r3, [r3, #20]
 8006238:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	fa02 f303 	lsl.w	r3, r2, r3
 8006246:	69ba      	ldr	r2, [r7, #24]
 8006248:	4313      	orrs	r3, r2
 800624a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f003 0310 	and.w	r3, r3, #16
 8006262:	2207      	movs	r2, #7
 8006264:	fa02 f303 	lsl.w	r3, r2, r3
 8006268:	43db      	mvns	r3, r3
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	4013      	ands	r3, r2
 800626e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	431a      	orrs	r2, r3
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f003 0310 	and.w	r3, r3, #16
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	fa02 f303 	lsl.w	r3, r2, r3
 800628e:	69ba      	ldr	r2, [r7, #24]
 8006290:	4313      	orrs	r3, r2
 8006292:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	69ba      	ldr	r2, [r7, #24]
 800629a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6819      	ldr	r1, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f003 0310 	and.w	r3, r3, #16
 80062a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43da      	mvns	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	400a      	ands	r2, r1
 80062b8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f003 0310 	and.w	r3, r3, #16
 80062c8:	f640 72fc 	movw	r2, #4092	; 0xffc
 80062cc:	fa02 f303 	lsl.w	r3, r2, r3
 80062d0:	43db      	mvns	r3, r3
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	4013      	ands	r3, r2
 80062d6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ea:	69ba      	ldr	r2, [r7, #24]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	69ba      	ldr	r2, [r7, #24]
 80062f6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6819      	ldr	r1, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f003 0310 	and.w	r3, r3, #16
 8006304:	22c0      	movs	r2, #192	; 0xc0
 8006306:	fa02 f303 	lsl.w	r3, r2, r3
 800630a:	43da      	mvns	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	400a      	ands	r2, r1
 8006312:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2201      	movs	r2, #1
 8006318:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3720      	adds	r7, #32
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800632a:	b480      	push	{r7}
 800632c:	b083      	sub	sp, #12
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006332:	bf00      	nop
 8006334:	370c      	adds	r7, #12
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
	...

08006340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006340:	b480      	push	{r7}
 8006342:	b087      	sub	sp, #28
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800634a:	2300      	movs	r3, #0
 800634c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800634e:	e154      	b.n	80065fa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	2101      	movs	r1, #1
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	fa01 f303 	lsl.w	r3, r1, r3
 800635c:	4013      	ands	r3, r2
 800635e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f000 8146 	beq.w	80065f4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d00b      	beq.n	8006388 <HAL_GPIO_Init+0x48>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	2b02      	cmp	r3, #2
 8006376:	d007      	beq.n	8006388 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800637c:	2b11      	cmp	r3, #17
 800637e:	d003      	beq.n	8006388 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	2b12      	cmp	r3, #18
 8006386:	d130      	bne.n	80063ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	005b      	lsls	r3, r3, #1
 8006392:	2203      	movs	r2, #3
 8006394:	fa02 f303 	lsl.w	r3, r2, r3
 8006398:	43db      	mvns	r3, r3
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4013      	ands	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	68da      	ldr	r2, [r3, #12]
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	005b      	lsls	r3, r3, #1
 80063a8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063be:	2201      	movs	r2, #1
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43db      	mvns	r3, r3
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4013      	ands	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	091b      	lsrs	r3, r3, #4
 80063d4:	f003 0201 	and.w	r2, r3, #1
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	fa02 f303 	lsl.w	r3, r2, r3
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	2203      	movs	r2, #3
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	43db      	mvns	r3, r3
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4013      	ands	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	fa02 f303 	lsl.w	r3, r2, r3
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	4313      	orrs	r3, r2
 8006412:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2b02      	cmp	r3, #2
 8006420:	d003      	beq.n	800642a <HAL_GPIO_Init+0xea>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b12      	cmp	r3, #18
 8006428:	d123      	bne.n	8006472 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	08da      	lsrs	r2, r3, #3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3208      	adds	r2, #8
 8006432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006436:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f003 0307 	and.w	r3, r3, #7
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	220f      	movs	r2, #15
 8006442:	fa02 f303 	lsl.w	r3, r2, r3
 8006446:	43db      	mvns	r3, r3
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4013      	ands	r3, r2
 800644c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	691a      	ldr	r2, [r3, #16]
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f003 0307 	and.w	r3, r3, #7
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	fa02 f303 	lsl.w	r3, r2, r3
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	08da      	lsrs	r2, r3, #3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3208      	adds	r2, #8
 800646c:	6939      	ldr	r1, [r7, #16]
 800646e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	005b      	lsls	r3, r3, #1
 800647c:	2203      	movs	r2, #3
 800647e:	fa02 f303 	lsl.w	r3, r2, r3
 8006482:	43db      	mvns	r3, r3
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4013      	ands	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f003 0203 	and.w	r2, r3, #3
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	005b      	lsls	r3, r3, #1
 8006496:	fa02 f303 	lsl.w	r3, r2, r3
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	693a      	ldr	r2, [r7, #16]
 80064a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 80a0 	beq.w	80065f4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064b4:	4b58      	ldr	r3, [pc, #352]	; (8006618 <HAL_GPIO_Init+0x2d8>)
 80064b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064b8:	4a57      	ldr	r2, [pc, #348]	; (8006618 <HAL_GPIO_Init+0x2d8>)
 80064ba:	f043 0301 	orr.w	r3, r3, #1
 80064be:	6613      	str	r3, [r2, #96]	; 0x60
 80064c0:	4b55      	ldr	r3, [pc, #340]	; (8006618 <HAL_GPIO_Init+0x2d8>)
 80064c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	60bb      	str	r3, [r7, #8]
 80064ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80064cc:	4a53      	ldr	r2, [pc, #332]	; (800661c <HAL_GPIO_Init+0x2dc>)
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	089b      	lsrs	r3, r3, #2
 80064d2:	3302      	adds	r3, #2
 80064d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f003 0303 	and.w	r3, r3, #3
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	220f      	movs	r2, #15
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	43db      	mvns	r3, r3
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4013      	ands	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80064f6:	d019      	beq.n	800652c <HAL_GPIO_Init+0x1ec>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a49      	ldr	r2, [pc, #292]	; (8006620 <HAL_GPIO_Init+0x2e0>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d013      	beq.n	8006528 <HAL_GPIO_Init+0x1e8>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a48      	ldr	r2, [pc, #288]	; (8006624 <HAL_GPIO_Init+0x2e4>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00d      	beq.n	8006524 <HAL_GPIO_Init+0x1e4>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a47      	ldr	r2, [pc, #284]	; (8006628 <HAL_GPIO_Init+0x2e8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d007      	beq.n	8006520 <HAL_GPIO_Init+0x1e0>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a46      	ldr	r2, [pc, #280]	; (800662c <HAL_GPIO_Init+0x2ec>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d101      	bne.n	800651c <HAL_GPIO_Init+0x1dc>
 8006518:	2304      	movs	r3, #4
 800651a:	e008      	b.n	800652e <HAL_GPIO_Init+0x1ee>
 800651c:	2307      	movs	r3, #7
 800651e:	e006      	b.n	800652e <HAL_GPIO_Init+0x1ee>
 8006520:	2303      	movs	r3, #3
 8006522:	e004      	b.n	800652e <HAL_GPIO_Init+0x1ee>
 8006524:	2302      	movs	r3, #2
 8006526:	e002      	b.n	800652e <HAL_GPIO_Init+0x1ee>
 8006528:	2301      	movs	r3, #1
 800652a:	e000      	b.n	800652e <HAL_GPIO_Init+0x1ee>
 800652c:	2300      	movs	r3, #0
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	f002 0203 	and.w	r2, r2, #3
 8006534:	0092      	lsls	r2, r2, #2
 8006536:	4093      	lsls	r3, r2
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4313      	orrs	r3, r2
 800653c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800653e:	4937      	ldr	r1, [pc, #220]	; (800661c <HAL_GPIO_Init+0x2dc>)
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	089b      	lsrs	r3, r3, #2
 8006544:	3302      	adds	r3, #2
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800654c:	4b38      	ldr	r3, [pc, #224]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	43db      	mvns	r3, r3
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	4013      	ands	r3, r2
 800655a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d003      	beq.n	8006570 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006570:	4a2f      	ldr	r2, [pc, #188]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8006576:	4b2e      	ldr	r3, [pc, #184]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	43db      	mvns	r3, r3
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	4013      	ands	r3, r2
 8006584:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4313      	orrs	r3, r2
 8006598:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800659a:	4a25      	ldr	r2, [pc, #148]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80065a0:	4b23      	ldr	r3, [pc, #140]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	43db      	mvns	r3, r3
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4013      	ands	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d003      	beq.n	80065c4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80065bc:	693a      	ldr	r2, [r7, #16]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80065c4:	4a1a      	ldr	r2, [pc, #104]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80065ca:	4b19      	ldr	r3, [pc, #100]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	43db      	mvns	r3, r3
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	4013      	ands	r3, r2
 80065d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80065e6:	693a      	ldr	r2, [r7, #16]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80065ee:	4a10      	ldr	r2, [pc, #64]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	3301      	adds	r3, #1
 80065f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	fa22 f303 	lsr.w	r3, r2, r3
 8006604:	2b00      	cmp	r3, #0
 8006606:	f47f aea3 	bne.w	8006350 <HAL_GPIO_Init+0x10>
  }
}
 800660a:	bf00      	nop
 800660c:	bf00      	nop
 800660e:	371c      	adds	r7, #28
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr
 8006618:	40021000 	.word	0x40021000
 800661c:	40010000 	.word	0x40010000
 8006620:	48000400 	.word	0x48000400
 8006624:	48000800 	.word	0x48000800
 8006628:	48000c00 	.word	0x48000c00
 800662c:	48001000 	.word	0x48001000
 8006630:	40010400 	.word	0x40010400

08006634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	460b      	mov	r3, r1
 800663e:	807b      	strh	r3, [r7, #2]
 8006640:	4613      	mov	r3, r2
 8006642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006644:	787b      	ldrb	r3, [r7, #1]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800664a:	887a      	ldrh	r2, [r7, #2]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006650:	e002      	b.n	8006658 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006652:	887a      	ldrh	r2, [r7, #2]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d101      	bne.n	8006676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e081      	b.n	800677a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d106      	bne.n	8006690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7fe f8d6 	bl	800483c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2224      	movs	r2, #36	; 0x24
 8006694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f022 0201 	bic.w	r2, r2, #1
 80066a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80066b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	689a      	ldr	r2, [r3, #8]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d107      	bne.n	80066de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066da:	609a      	str	r2, [r3, #8]
 80066dc:	e006      	b.n	80066ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	689a      	ldr	r2, [r3, #8]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80066ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	2b02      	cmp	r3, #2
 80066f2:	d104      	bne.n	80066fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	6812      	ldr	r2, [r2, #0]
 8006708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800670c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006710:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006720:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	691a      	ldr	r2, [r3, #16]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	ea42 0103 	orr.w	r1, r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	021a      	lsls	r2, r3, #8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	69d9      	ldr	r1, [r3, #28]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1a      	ldr	r2, [r3, #32]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
	...

08006784 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af02      	add	r7, sp, #8
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	4608      	mov	r0, r1
 800678e:	4611      	mov	r1, r2
 8006790:	461a      	mov	r2, r3
 8006792:	4603      	mov	r3, r0
 8006794:	817b      	strh	r3, [r7, #10]
 8006796:	460b      	mov	r3, r1
 8006798:	813b      	strh	r3, [r7, #8]
 800679a:	4613      	mov	r3, r2
 800679c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	f040 80f9 	bne.w	800699e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d002      	beq.n	80067b8 <HAL_I2C_Mem_Write+0x34>
 80067b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d105      	bne.n	80067c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e0ed      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_I2C_Mem_Write+0x4e>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e0e6      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067da:	f7fe fa87 	bl	8004cec <HAL_GetTick>
 80067de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	2319      	movs	r3, #25
 80067e6:	2201      	movs	r2, #1
 80067e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f955 	bl	8006a9c <I2C_WaitOnFlagUntilTimeout>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e0d1      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2221      	movs	r2, #33	; 0x21
 8006800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2240      	movs	r2, #64	; 0x40
 8006808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a3a      	ldr	r2, [r7, #32]
 8006816:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800681c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006824:	88f8      	ldrh	r0, [r7, #6]
 8006826:	893a      	ldrh	r2, [r7, #8]
 8006828:	8979      	ldrh	r1, [r7, #10]
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	4603      	mov	r3, r0
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f8b9 	bl	80069ac <I2C_RequestMemoryWrite>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0a9      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006850:	b29b      	uxth	r3, r3
 8006852:	2bff      	cmp	r3, #255	; 0xff
 8006854:	d90e      	bls.n	8006874 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	22ff      	movs	r2, #255	; 0xff
 800685a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006860:	b2da      	uxtb	r2, r3
 8006862:	8979      	ldrh	r1, [r7, #10]
 8006864:	2300      	movs	r3, #0
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 fa37 	bl	8006ce0 <I2C_TransferConfig>
 8006872:	e00f      	b.n	8006894 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006878:	b29a      	uxth	r2, r3
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006882:	b2da      	uxtb	r2, r3
 8006884:	8979      	ldrh	r1, [r7, #10]
 8006886:	2300      	movs	r3, #0
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 fa26 	bl	8006ce0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 f93f 	bl	8006b1c <I2C_WaitOnTXISFlagUntilTimeout>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e07b      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ac:	781a      	ldrb	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d0:	3b01      	subs	r3, #1
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d034      	beq.n	800694c <HAL_I2C_Mem_Write+0x1c8>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d130      	bne.n	800694c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f0:	2200      	movs	r2, #0
 80068f2:	2180      	movs	r1, #128	; 0x80
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 f8d1 	bl	8006a9c <I2C_WaitOnFlagUntilTimeout>
 80068fa:	4603      	mov	r3, r0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d001      	beq.n	8006904 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e04d      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006908:	b29b      	uxth	r3, r3
 800690a:	2bff      	cmp	r3, #255	; 0xff
 800690c:	d90e      	bls.n	800692c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	22ff      	movs	r2, #255	; 0xff
 8006912:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006918:	b2da      	uxtb	r2, r3
 800691a:	8979      	ldrh	r1, [r7, #10]
 800691c:	2300      	movs	r3, #0
 800691e:	9300      	str	r3, [sp, #0]
 8006920:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 f9db 	bl	8006ce0 <I2C_TransferConfig>
 800692a:	e00f      	b.n	800694c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693a:	b2da      	uxtb	r2, r3
 800693c:	8979      	ldrh	r1, [r7, #10]
 800693e:	2300      	movs	r3, #0
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f000 f9ca 	bl	8006ce0 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006950:	b29b      	uxth	r3, r3
 8006952:	2b00      	cmp	r3, #0
 8006954:	d19e      	bne.n	8006894 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f000 f91e 	bl	8006b9c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e01a      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2220      	movs	r2, #32
 8006970:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6859      	ldr	r1, [r3, #4]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	4b0a      	ldr	r3, [pc, #40]	; (80069a8 <HAL_I2C_Mem_Write+0x224>)
 800697e:	400b      	ands	r3, r1
 8006980:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2220      	movs	r2, #32
 8006986:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800699a:	2300      	movs	r3, #0
 800699c:	e000      	b.n	80069a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800699e:	2302      	movs	r3, #2
  }
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3718      	adds	r7, #24
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	fe00e800 	.word	0xfe00e800

080069ac <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af02      	add	r7, sp, #8
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4603      	mov	r3, r0
 80069bc:	817b      	strh	r3, [r7, #10]
 80069be:	460b      	mov	r3, r1
 80069c0:	813b      	strh	r3, [r7, #8]
 80069c2:	4613      	mov	r3, r2
 80069c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80069c6:	88fb      	ldrh	r3, [r7, #6]
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	8979      	ldrh	r1, [r7, #10]
 80069cc:	4b20      	ldr	r3, [pc, #128]	; (8006a50 <I2C_RequestMemoryWrite+0xa4>)
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f983 	bl	8006ce0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069da:	69fa      	ldr	r2, [r7, #28]
 80069dc:	69b9      	ldr	r1, [r7, #24]
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f000 f89c 	bl	8006b1c <I2C_WaitOnTXISFlagUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e02c      	b.n	8006a48 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80069ee:	88fb      	ldrh	r3, [r7, #6]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d105      	bne.n	8006a00 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80069f4:	893b      	ldrh	r3, [r7, #8]
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	629a      	str	r2, [r3, #40]	; 0x28
 80069fe:	e015      	b.n	8006a2c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a00:	893b      	ldrh	r3, [r7, #8]
 8006a02:	0a1b      	lsrs	r3, r3, #8
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	b2da      	uxtb	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	69b9      	ldr	r1, [r7, #24]
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f000 f882 	bl	8006b1c <I2C_WaitOnTXISFlagUntilTimeout>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e012      	b.n	8006a48 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a22:	893b      	ldrh	r3, [r7, #8]
 8006a24:	b2da      	uxtb	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	2200      	movs	r2, #0
 8006a34:	2180      	movs	r1, #128	; 0x80
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 f830 	bl	8006a9c <I2C_WaitOnFlagUntilTimeout>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d001      	beq.n	8006a46 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	80002000 	.word	0x80002000

08006a54 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d103      	bne.n	8006a72 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d007      	beq.n	8006a90 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	699a      	ldr	r2, [r3, #24]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0201 	orr.w	r2, r2, #1
 8006a8e:	619a      	str	r2, [r3, #24]
  }
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	603b      	str	r3, [r7, #0]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006aac:	e022      	b.n	8006af4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ab4:	d01e      	beq.n	8006af4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ab6:	f7fe f919 	bl	8004cec <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d302      	bcc.n	8006acc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d113      	bne.n	8006af4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad0:	f043 0220 	orr.w	r2, r3, #32
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2220      	movs	r2, #32
 8006adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e00f      	b.n	8006b14 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	699a      	ldr	r2, [r3, #24]
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	4013      	ands	r3, r2
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	bf0c      	ite	eq
 8006b04:	2301      	moveq	r3, #1
 8006b06:	2300      	movne	r3, #0
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d0cd      	beq.n	8006aae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b28:	e02c      	b.n	8006b84 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	68b9      	ldr	r1, [r7, #8]
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 f870 	bl	8006c14 <I2C_IsAcknowledgeFailed>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e02a      	b.n	8006b94 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b44:	d01e      	beq.n	8006b84 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b46:	f7fe f8d1 	bl	8004cec <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d302      	bcc.n	8006b5c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d113      	bne.n	8006b84 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b60:	f043 0220 	orr.w	r2, r3, #32
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e007      	b.n	8006b94 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d1cb      	bne.n	8006b2a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ba8:	e028      	b.n	8006bfc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	68b9      	ldr	r1, [r7, #8]
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f000 f830 	bl	8006c14 <I2C_IsAcknowledgeFailed>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e026      	b.n	8006c0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bbe:	f7fe f895 	bl	8004cec <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d302      	bcc.n	8006bd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d113      	bne.n	8006bfc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bd8:	f043 0220 	orr.w	r2, r3, #32
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2220      	movs	r2, #32
 8006be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e007      	b.n	8006c0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	f003 0320 	and.w	r3, r3, #32
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d1cf      	bne.n	8006baa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	f003 0310 	and.w	r3, r3, #16
 8006c2a:	2b10      	cmp	r3, #16
 8006c2c:	d151      	bne.n	8006cd2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c2e:	e022      	b.n	8006c76 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c36:	d01e      	beq.n	8006c76 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c38:	f7fe f858 	bl	8004cec <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d302      	bcc.n	8006c4e <I2C_IsAcknowledgeFailed+0x3a>
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d113      	bne.n	8006c76 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c52:	f043 0220 	orr.w	r2, r3, #32
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e02e      	b.n	8006cd4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	f003 0320 	and.w	r3, r3, #32
 8006c80:	2b20      	cmp	r3, #32
 8006c82:	d1d5      	bne.n	8006c30 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2210      	movs	r2, #16
 8006c8a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2220      	movs	r2, #32
 8006c92:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f7ff fedd 	bl	8006a54 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	6859      	ldr	r1, [r3, #4]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	4b0d      	ldr	r3, [pc, #52]	; (8006cdc <I2C_IsAcknowledgeFailed+0xc8>)
 8006ca6:	400b      	ands	r3, r1
 8006ca8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cae:	f043 0204 	orr.w	r2, r3, #4
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e000      	b.n	8006cd4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3710      	adds	r7, #16
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	fe00e800 	.word	0xfe00e800

08006ce0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	607b      	str	r3, [r7, #4]
 8006cea:	460b      	mov	r3, r1
 8006cec:	817b      	strh	r3, [r7, #10]
 8006cee:	4613      	mov	r3, r2
 8006cf0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	685a      	ldr	r2, [r3, #4]
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	0d5b      	lsrs	r3, r3, #21
 8006cfc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006d00:	4b0d      	ldr	r3, [pc, #52]	; (8006d38 <I2C_TransferConfig+0x58>)
 8006d02:	430b      	orrs	r3, r1
 8006d04:	43db      	mvns	r3, r3
 8006d06:	ea02 0103 	and.w	r1, r2, r3
 8006d0a:	897b      	ldrh	r3, [r7, #10]
 8006d0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006d10:	7a7b      	ldrb	r3, [r7, #9]
 8006d12:	041b      	lsls	r3, r3, #16
 8006d14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	431a      	orrs	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006d2a:	bf00      	nop
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	03ff63ff 	.word	0x03ff63ff

08006d3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	d138      	bne.n	8006dc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e032      	b.n	8006dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2224      	movs	r2, #36	; 0x24
 8006d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 0201 	bic.w	r2, r2, #1
 8006d7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	6819      	ldr	r1, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f042 0201 	orr.w	r2, r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	e000      	b.n	8006dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006dc4:	2302      	movs	r3, #2
  }
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	370c      	adds	r7, #12
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b20      	cmp	r3, #32
 8006de6:	d139      	bne.n	8006e5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d101      	bne.n	8006df6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006df2:	2302      	movs	r3, #2
 8006df4:	e033      	b.n	8006e5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2224      	movs	r2, #36	; 0x24
 8006e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0201 	bic.w	r2, r2, #1
 8006e14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	e000      	b.n	8006e5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e5c:	2302      	movs	r3, #2
  }
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
	...

08006e6c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e74:	4b0b      	ldr	r3, [pc, #44]	; (8006ea4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e78:	4a0a      	ldr	r2, [pc, #40]	; (8006ea4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e7a:	f043 0301 	orr.w	r3, r3, #1
 8006e7e:	6613      	str	r3, [r2, #96]	; 0x60
 8006e80:	4b08      	ldr	r3, [pc, #32]	; (8006ea4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e84:	f003 0301 	and.w	r3, r3, #1
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8006e8c:	4b06      	ldr	r3, [pc, #24]	; (8006ea8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	4905      	ldr	r1, [pc, #20]	; (8006ea8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	604b      	str	r3, [r1, #4]
}
 8006e98:	bf00      	nop
 8006e9a:	3714      	adds	r7, #20
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr
 8006ea4:	40021000 	.word	0x40021000
 8006ea8:	40010000 	.word	0x40010000

08006eac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eae:	b08b      	sub	sp, #44	; 0x2c
 8006eb0:	af06      	add	r7, sp, #24
 8006eb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e104      	b.n	80070c8 <HAL_PCD_Init+0x21c>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fd fdcc 	bl	8004a70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2203      	movs	r2, #3
 8006edc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f002 f96a 	bl	80091be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	603b      	str	r3, [r7, #0]
 8006ef0:	687e      	ldr	r6, [r7, #4]
 8006ef2:	466d      	mov	r5, sp
 8006ef4:	f106 0410 	add.w	r4, r6, #16
 8006ef8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006efa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	602b      	str	r3, [r5, #0]
 8006f00:	1d33      	adds	r3, r6, #4
 8006f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f04:	6838      	ldr	r0, [r7, #0]
 8006f06:	f002 f949 	bl	800919c <USB_CoreInit>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d005      	beq.n	8006f1c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e0d5      	b.n	80070c8 <HAL_PCD_Init+0x21c>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2100      	movs	r1, #0
 8006f22:	4618      	mov	r0, r3
 8006f24:	f002 f966 	bl	80091f4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f28:	2300      	movs	r3, #0
 8006f2a:	73fb      	strb	r3, [r7, #15]
 8006f2c:	e04c      	b.n	8006fc8 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006f2e:	7bfb      	ldrb	r3, [r7, #15]
 8006f30:	6879      	ldr	r1, [r7, #4]
 8006f32:	1c5a      	adds	r2, r3, #1
 8006f34:	4613      	mov	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	4413      	add	r3, r2
 8006f3a:	00db      	lsls	r3, r3, #3
 8006f3c:	440b      	add	r3, r1
 8006f3e:	3301      	adds	r3, #1
 8006f40:	2201      	movs	r2, #1
 8006f42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
 8006f46:	6879      	ldr	r1, [r7, #4]
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	4413      	add	r3, r2
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	440b      	add	r3, r1
 8006f54:	7bfa      	ldrb	r2, [r7, #15]
 8006f56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006f58:	7bfa      	ldrb	r2, [r7, #15]
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	b298      	uxth	r0, r3
 8006f5e:	6879      	ldr	r1, [r7, #4]
 8006f60:	4613      	mov	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4413      	add	r3, r2
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	440b      	add	r3, r1
 8006f6a:	3336      	adds	r3, #54	; 0x36
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f70:	7bfb      	ldrb	r3, [r7, #15]
 8006f72:	6879      	ldr	r1, [r7, #4]
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	4613      	mov	r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	4413      	add	r3, r2
 8006f7c:	00db      	lsls	r3, r3, #3
 8006f7e:	440b      	add	r3, r1
 8006f80:	3303      	adds	r3, #3
 8006f82:	2200      	movs	r2, #0
 8006f84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006f86:	7bfa      	ldrb	r2, [r7, #15]
 8006f88:	6879      	ldr	r1, [r7, #4]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	00db      	lsls	r3, r3, #3
 8006f92:	440b      	add	r3, r1
 8006f94:	3338      	adds	r3, #56	; 0x38
 8006f96:	2200      	movs	r2, #0
 8006f98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006f9a:	7bfa      	ldrb	r2, [r7, #15]
 8006f9c:	6879      	ldr	r1, [r7, #4]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	440b      	add	r3, r1
 8006fa8:	333c      	adds	r3, #60	; 0x3c
 8006faa:	2200      	movs	r2, #0
 8006fac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006fae:	7bfa      	ldrb	r2, [r7, #15]
 8006fb0:	6879      	ldr	r1, [r7, #4]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	00db      	lsls	r3, r3, #3
 8006fba:	440b      	add	r3, r1
 8006fbc:	3340      	adds	r3, #64	; 0x40
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fc2:	7bfb      	ldrb	r3, [r7, #15]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	73fb      	strb	r3, [r7, #15]
 8006fc8:	7bfa      	ldrb	r2, [r7, #15]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d3ad      	bcc.n	8006f2e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	73fb      	strb	r3, [r7, #15]
 8006fd6:	e044      	b.n	8007062 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006fd8:	7bfa      	ldrb	r2, [r7, #15]
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	4413      	add	r3, r2
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	440b      	add	r3, r1
 8006fe6:	f203 1369 	addw	r3, r3, #361	; 0x169
 8006fea:	2200      	movs	r2, #0
 8006fec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006fee:	7bfa      	ldrb	r2, [r7, #15]
 8006ff0:	6879      	ldr	r1, [r7, #4]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	00db      	lsls	r3, r3, #3
 8006ffa:	440b      	add	r3, r1
 8006ffc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007000:	7bfa      	ldrb	r2, [r7, #15]
 8007002:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007004:	7bfa      	ldrb	r2, [r7, #15]
 8007006:	6879      	ldr	r1, [r7, #4]
 8007008:	4613      	mov	r3, r2
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	00db      	lsls	r3, r3, #3
 8007010:	440b      	add	r3, r1
 8007012:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8007016:	2200      	movs	r2, #0
 8007018:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800701a:	7bfa      	ldrb	r2, [r7, #15]
 800701c:	6879      	ldr	r1, [r7, #4]
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	00db      	lsls	r3, r3, #3
 8007026:	440b      	add	r3, r1
 8007028:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800702c:	2200      	movs	r2, #0
 800702e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007030:	7bfa      	ldrb	r2, [r7, #15]
 8007032:	6879      	ldr	r1, [r7, #4]
 8007034:	4613      	mov	r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	00db      	lsls	r3, r3, #3
 800703c:	440b      	add	r3, r1
 800703e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8007042:	2200      	movs	r2, #0
 8007044:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007046:	7bfa      	ldrb	r2, [r7, #15]
 8007048:	6879      	ldr	r1, [r7, #4]
 800704a:	4613      	mov	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	00db      	lsls	r3, r3, #3
 8007052:	440b      	add	r3, r1
 8007054:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007058:	2200      	movs	r2, #0
 800705a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	3301      	adds	r3, #1
 8007060:	73fb      	strb	r3, [r7, #15]
 8007062:	7bfa      	ldrb	r2, [r7, #15]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	429a      	cmp	r2, r3
 800706a:	d3b5      	bcc.n	8006fd8 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	603b      	str	r3, [r7, #0]
 8007072:	687e      	ldr	r6, [r7, #4]
 8007074:	466d      	mov	r5, sp
 8007076:	f106 0410 	add.w	r4, r6, #16
 800707a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800707c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800707e:	6823      	ldr	r3, [r4, #0]
 8007080:	602b      	str	r3, [r5, #0]
 8007082:	1d33      	adds	r3, r6, #4
 8007084:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007086:	6838      	ldr	r0, [r7, #0]
 8007088:	f002 f8c1 	bl	800920e <USB_DevInit>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2202      	movs	r2, #2
 8007096:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e014      	b.n	80070c8 <HAL_PCD_Init+0x21c>
  }

  hpcd->USB_Address = 0U;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d102      	bne.n	80070bc <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f80a 	bl	80070d0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4618      	mov	r0, r3
 80070c2:	f002 f8c5 	bl	8009250 <USB_DevDisconnect>

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	f043 0301 	orr.w	r3, r3, #1
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007108:	b29b      	uxth	r3, r3
 800710a:	f043 0302 	orr.w	r3, r3, #2
 800710e:	b29a      	uxth	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3714      	adds	r7, #20
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 800712c:	4b0c      	ldr	r3, [pc, #48]	; (8007160 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800712e:	68da      	ldr	r2, [r3, #12]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f003 031f 	and.w	r3, r3, #31
 8007136:	43db      	mvns	r3, r3
 8007138:	401a      	ands	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	095b      	lsrs	r3, r3, #5
 800713e:	4908      	ldr	r1, [pc, #32]	; (8007160 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8007140:	4313      	orrs	r3, r2
 8007142:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8007144:	4b06      	ldr	r3, [pc, #24]	; (8007160 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f003 031f 	and.w	r3, r3, #31
 800714e:	4904      	ldr	r1, [pc, #16]	; (8007160 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8007150:	4313      	orrs	r3, r2
 8007152:	608b      	str	r3, [r1, #8]


}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr
 8007160:	40007000 	.word	0x40007000

08007164 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8007164:	b480      	push	{r7}
 8007166:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8007168:	4b09      	ldr	r3, [pc, #36]	; (8007190 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f023 0307 	bic.w	r3, r3, #7
 8007170:	4a07      	ldr	r2, [pc, #28]	; (8007190 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8007172:	f043 0303 	orr.w	r3, r3, #3
 8007176:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007178:	4b06      	ldr	r3, [pc, #24]	; (8007194 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	4a05      	ldr	r2, [pc, #20]	; (8007194 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800717e:	f043 0304 	orr.w	r3, r3, #4
 8007182:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8007184:	bf30      	wfi
}
 8007186:	bf00      	nop
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	40007000 	.word	0x40007000
 8007194:	e000ed00 	.word	0xe000ed00

08007198 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800719c:	4b04      	ldr	r3, [pc, #16]	; (80071b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40007000 	.word	0x40007000

080071b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071c2:	d130      	bne.n	8007226 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80071c4:	4b23      	ldr	r3, [pc, #140]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80071cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071d0:	d038      	beq.n	8007244 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071d2:	4b20      	ldr	r3, [pc, #128]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80071da:	4a1e      	ldr	r2, [pc, #120]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80071dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80071e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071e2:	4b1d      	ldr	r3, [pc, #116]	; (8007258 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2232      	movs	r2, #50	; 0x32
 80071e8:	fb02 f303 	mul.w	r3, r2, r3
 80071ec:	4a1b      	ldr	r2, [pc, #108]	; (800725c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80071ee:	fba2 2303 	umull	r2, r3, r2, r3
 80071f2:	0c9b      	lsrs	r3, r3, #18
 80071f4:	3301      	adds	r3, #1
 80071f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071f8:	e002      	b.n	8007200 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	3b01      	subs	r3, #1
 80071fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007200:	4b14      	ldr	r3, [pc, #80]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800720c:	d102      	bne.n	8007214 <HAL_PWREx_ControlVoltageScaling+0x60>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1f2      	bne.n	80071fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007214:	4b0f      	ldr	r3, [pc, #60]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800721c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007220:	d110      	bne.n	8007244 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e00f      	b.n	8007246 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007226:	4b0b      	ldr	r3, [pc, #44]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800722e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007232:	d007      	beq.n	8007244 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007234:	4b07      	ldr	r3, [pc, #28]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800723c:	4a05      	ldr	r2, [pc, #20]	; (8007254 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800723e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007242:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	40007000 	.word	0x40007000
 8007258:	2000005c 	.word	0x2000005c
 800725c:	431bde83 	.word	0x431bde83

08007260 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b088      	sub	sp, #32
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d102      	bne.n	8007274 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	f000 bc11 	b.w	8007a96 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007274:	4ba0      	ldr	r3, [pc, #640]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 030c 	and.w	r3, r3, #12
 800727c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800727e:	4b9e      	ldr	r3, [pc, #632]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	f003 0303 	and.w	r3, r3, #3
 8007286:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0310 	and.w	r3, r3, #16
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 80e4 	beq.w	800745e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d007      	beq.n	80072ac <HAL_RCC_OscConfig+0x4c>
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	2b0c      	cmp	r3, #12
 80072a0:	f040 808b 	bne.w	80073ba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	f040 8087 	bne.w	80073ba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80072ac:	4b92      	ldr	r3, [pc, #584]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d005      	beq.n	80072c4 <HAL_RCC_OscConfig+0x64>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d101      	bne.n	80072c4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e3e8      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a1a      	ldr	r2, [r3, #32]
 80072c8:	4b8b      	ldr	r3, [pc, #556]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 0308 	and.w	r3, r3, #8
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d004      	beq.n	80072de <HAL_RCC_OscConfig+0x7e>
 80072d4:	4b88      	ldr	r3, [pc, #544]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072dc:	e005      	b.n	80072ea <HAL_RCC_OscConfig+0x8a>
 80072de:	4b86      	ldr	r3, [pc, #536]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80072e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072e4:	091b      	lsrs	r3, r3, #4
 80072e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d223      	bcs.n	8007336 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fd76 	bl	8007de4 <RCC_SetFlashLatencyFromMSIRange>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d001      	beq.n	8007302 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e3c9      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007302:	4b7d      	ldr	r3, [pc, #500]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a7c      	ldr	r2, [pc, #496]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007308:	f043 0308 	orr.w	r3, r3, #8
 800730c:	6013      	str	r3, [r2, #0]
 800730e:	4b7a      	ldr	r3, [pc, #488]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	4977      	ldr	r1, [pc, #476]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800731c:	4313      	orrs	r3, r2
 800731e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007320:	4b75      	ldr	r3, [pc, #468]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	021b      	lsls	r3, r3, #8
 800732e:	4972      	ldr	r1, [pc, #456]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007330:	4313      	orrs	r3, r2
 8007332:	604b      	str	r3, [r1, #4]
 8007334:	e025      	b.n	8007382 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007336:	4b70      	ldr	r3, [pc, #448]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a6f      	ldr	r2, [pc, #444]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800733c:	f043 0308 	orr.w	r3, r3, #8
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	4b6d      	ldr	r3, [pc, #436]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	496a      	ldr	r1, [pc, #424]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007350:	4313      	orrs	r3, r2
 8007352:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007354:	4b68      	ldr	r3, [pc, #416]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	021b      	lsls	r3, r3, #8
 8007362:	4965      	ldr	r1, [pc, #404]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007364:	4313      	orrs	r3, r2
 8007366:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d109      	bne.n	8007382 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	4618      	mov	r0, r3
 8007374:	f000 fd36 	bl	8007de4 <RCC_SetFlashLatencyFromMSIRange>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e389      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007382:	f000 fca3 	bl	8007ccc <HAL_RCC_GetSysClockFreq>
 8007386:	4602      	mov	r2, r0
 8007388:	4b5b      	ldr	r3, [pc, #364]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	091b      	lsrs	r3, r3, #4
 800738e:	f003 030f 	and.w	r3, r3, #15
 8007392:	495a      	ldr	r1, [pc, #360]	; (80074fc <HAL_RCC_OscConfig+0x29c>)
 8007394:	5ccb      	ldrb	r3, [r1, r3]
 8007396:	f003 031f 	and.w	r3, r3, #31
 800739a:	fa22 f303 	lsr.w	r3, r2, r3
 800739e:	4a58      	ldr	r2, [pc, #352]	; (8007500 <HAL_RCC_OscConfig+0x2a0>)
 80073a0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80073a2:	4b58      	ldr	r3, [pc, #352]	; (8007504 <HAL_RCC_OscConfig+0x2a4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fd fc50 	bl	8004c4c <HAL_InitTick>
 80073ac:	4603      	mov	r3, r0
 80073ae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d052      	beq.n	800745c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80073b6:	7bfb      	ldrb	r3, [r7, #15]
 80073b8:	e36d      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d032      	beq.n	8007428 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80073c2:	4b4d      	ldr	r3, [pc, #308]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a4c      	ldr	r2, [pc, #304]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80073c8:	f043 0301 	orr.w	r3, r3, #1
 80073cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80073ce:	f7fd fc8d 	bl	8004cec <HAL_GetTick>
 80073d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073d6:	f7fd fc89 	bl	8004cec <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e356      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80073e8:	4b43      	ldr	r3, [pc, #268]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80073f4:	4b40      	ldr	r3, [pc, #256]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a3f      	ldr	r2, [pc, #252]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80073fa:	f043 0308 	orr.w	r3, r3, #8
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	4b3d      	ldr	r3, [pc, #244]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a1b      	ldr	r3, [r3, #32]
 800740c:	493a      	ldr	r1, [pc, #232]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800740e:	4313      	orrs	r3, r2
 8007410:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007412:	4b39      	ldr	r3, [pc, #228]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	021b      	lsls	r3, r3, #8
 8007420:	4935      	ldr	r1, [pc, #212]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007422:	4313      	orrs	r3, r2
 8007424:	604b      	str	r3, [r1, #4]
 8007426:	e01a      	b.n	800745e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007428:	4b33      	ldr	r3, [pc, #204]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a32      	ldr	r2, [pc, #200]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800742e:	f023 0301 	bic.w	r3, r3, #1
 8007432:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007434:	f7fd fc5a 	bl	8004cec <HAL_GetTick>
 8007438:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800743a:	e008      	b.n	800744e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800743c:	f7fd fc56 	bl	8004cec <HAL_GetTick>
 8007440:	4602      	mov	r2, r0
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	2b02      	cmp	r3, #2
 8007448:	d901      	bls.n	800744e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e323      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800744e:	4b2a      	ldr	r3, [pc, #168]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0302 	and.w	r3, r3, #2
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1f0      	bne.n	800743c <HAL_RCC_OscConfig+0x1dc>
 800745a:	e000      	b.n	800745e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800745c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d073      	beq.n	8007552 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	2b08      	cmp	r3, #8
 800746e:	d005      	beq.n	800747c <HAL_RCC_OscConfig+0x21c>
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	2b0c      	cmp	r3, #12
 8007474:	d10e      	bne.n	8007494 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	2b03      	cmp	r3, #3
 800747a:	d10b      	bne.n	8007494 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800747c:	4b1e      	ldr	r3, [pc, #120]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d063      	beq.n	8007550 <HAL_RCC_OscConfig+0x2f0>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d15f      	bne.n	8007550 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e300      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800749c:	d106      	bne.n	80074ac <HAL_RCC_OscConfig+0x24c>
 800749e:	4b16      	ldr	r3, [pc, #88]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a15      	ldr	r2, [pc, #84]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a8:	6013      	str	r3, [r2, #0]
 80074aa:	e01d      	b.n	80074e8 <HAL_RCC_OscConfig+0x288>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80074b4:	d10c      	bne.n	80074d0 <HAL_RCC_OscConfig+0x270>
 80074b6:	4b10      	ldr	r3, [pc, #64]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a0f      	ldr	r2, [pc, #60]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	4b0d      	ldr	r3, [pc, #52]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a0c      	ldr	r2, [pc, #48]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	e00b      	b.n	80074e8 <HAL_RCC_OscConfig+0x288>
 80074d0:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a08      	ldr	r2, [pc, #32]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074da:	6013      	str	r3, [r2, #0]
 80074dc:	4b06      	ldr	r3, [pc, #24]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a05      	ldr	r2, [pc, #20]	; (80074f8 <HAL_RCC_OscConfig+0x298>)
 80074e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d01b      	beq.n	8007528 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f0:	f7fd fbfc 	bl	8004cec <HAL_GetTick>
 80074f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074f6:	e010      	b.n	800751a <HAL_RCC_OscConfig+0x2ba>
 80074f8:	40021000 	.word	0x40021000
 80074fc:	0800a920 	.word	0x0800a920
 8007500:	2000005c 	.word	0x2000005c
 8007504:	20000060 	.word	0x20000060
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007508:	f7fd fbf0 	bl	8004cec <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	2b64      	cmp	r3, #100	; 0x64
 8007514:	d901      	bls.n	800751a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007516:	2303      	movs	r3, #3
 8007518:	e2bd      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800751a:	4baf      	ldr	r3, [pc, #700]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d0f0      	beq.n	8007508 <HAL_RCC_OscConfig+0x2a8>
 8007526:	e014      	b.n	8007552 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007528:	f7fd fbe0 	bl	8004cec <HAL_GetTick>
 800752c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800752e:	e008      	b.n	8007542 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007530:	f7fd fbdc 	bl	8004cec <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	2b64      	cmp	r3, #100	; 0x64
 800753c:	d901      	bls.n	8007542 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e2a9      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007542:	4ba5      	ldr	r3, [pc, #660]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1f0      	bne.n	8007530 <HAL_RCC_OscConfig+0x2d0>
 800754e:	e000      	b.n	8007552 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 0302 	and.w	r3, r3, #2
 800755a:	2b00      	cmp	r3, #0
 800755c:	d060      	beq.n	8007620 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	2b04      	cmp	r3, #4
 8007562:	d005      	beq.n	8007570 <HAL_RCC_OscConfig+0x310>
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	2b0c      	cmp	r3, #12
 8007568:	d119      	bne.n	800759e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2b02      	cmp	r3, #2
 800756e:	d116      	bne.n	800759e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007570:	4b99      	ldr	r3, [pc, #612]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007578:	2b00      	cmp	r3, #0
 800757a:	d005      	beq.n	8007588 <HAL_RCC_OscConfig+0x328>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d101      	bne.n	8007588 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e286      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007588:	4b93      	ldr	r3, [pc, #588]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	691b      	ldr	r3, [r3, #16]
 8007594:	061b      	lsls	r3, r3, #24
 8007596:	4990      	ldr	r1, [pc, #576]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007598:	4313      	orrs	r3, r2
 800759a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800759c:	e040      	b.n	8007620 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d023      	beq.n	80075ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075a6:	4b8c      	ldr	r3, [pc, #560]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a8b      	ldr	r2, [pc, #556]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075b2:	f7fd fb9b 	bl	8004cec <HAL_GetTick>
 80075b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80075b8:	e008      	b.n	80075cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075ba:	f7fd fb97 	bl	8004cec <HAL_GetTick>
 80075be:	4602      	mov	r2, r0
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	1ad3      	subs	r3, r2, r3
 80075c4:	2b02      	cmp	r3, #2
 80075c6:	d901      	bls.n	80075cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80075c8:	2303      	movs	r3, #3
 80075ca:	e264      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80075cc:	4b82      	ldr	r3, [pc, #520]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0f0      	beq.n	80075ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d8:	4b7f      	ldr	r3, [pc, #508]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	061b      	lsls	r3, r3, #24
 80075e6:	497c      	ldr	r1, [pc, #496]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	604b      	str	r3, [r1, #4]
 80075ec:	e018      	b.n	8007620 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075ee:	4b7a      	ldr	r3, [pc, #488]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a79      	ldr	r2, [pc, #484]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80075f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075fa:	f7fd fb77 	bl	8004cec <HAL_GetTick>
 80075fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007600:	e008      	b.n	8007614 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007602:	f7fd fb73 	bl	8004cec <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	d901      	bls.n	8007614 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	e240      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007614:	4b70      	ldr	r3, [pc, #448]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800761c:	2b00      	cmp	r3, #0
 800761e:	d1f0      	bne.n	8007602 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0308 	and.w	r3, r3, #8
 8007628:	2b00      	cmp	r3, #0
 800762a:	d03c      	beq.n	80076a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d01c      	beq.n	800766e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007634:	4b68      	ldr	r3, [pc, #416]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007636:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800763a:	4a67      	ldr	r2, [pc, #412]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800763c:	f043 0301 	orr.w	r3, r3, #1
 8007640:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007644:	f7fd fb52 	bl	8004cec <HAL_GetTick>
 8007648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800764a:	e008      	b.n	800765e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800764c:	f7fd fb4e 	bl	8004cec <HAL_GetTick>
 8007650:	4602      	mov	r2, r0
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	2b02      	cmp	r3, #2
 8007658:	d901      	bls.n	800765e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e21b      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800765e:	4b5e      	ldr	r3, [pc, #376]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007660:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0ef      	beq.n	800764c <HAL_RCC_OscConfig+0x3ec>
 800766c:	e01b      	b.n	80076a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800766e:	4b5a      	ldr	r3, [pc, #360]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007670:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007674:	4a58      	ldr	r2, [pc, #352]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007676:	f023 0301 	bic.w	r3, r3, #1
 800767a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767e:	f7fd fb35 	bl	8004cec <HAL_GetTick>
 8007682:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007684:	e008      	b.n	8007698 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007686:	f7fd fb31 	bl	8004cec <HAL_GetTick>
 800768a:	4602      	mov	r2, r0
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	2b02      	cmp	r3, #2
 8007692:	d901      	bls.n	8007698 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e1fe      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007698:	4b4f      	ldr	r3, [pc, #316]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800769a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800769e:	f003 0302 	and.w	r3, r3, #2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1ef      	bne.n	8007686 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0304 	and.w	r3, r3, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 80a6 	beq.w	8007800 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80076b4:	2300      	movs	r3, #0
 80076b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80076b8:	4b47      	ldr	r3, [pc, #284]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80076ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10d      	bne.n	80076e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076c4:	4b44      	ldr	r3, [pc, #272]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80076c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076c8:	4a43      	ldr	r2, [pc, #268]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80076ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076ce:	6593      	str	r3, [r2, #88]	; 0x58
 80076d0:	4b41      	ldr	r3, [pc, #260]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80076d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076d8:	60bb      	str	r3, [r7, #8]
 80076da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076dc:	2301      	movs	r3, #1
 80076de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076e0:	4b3e      	ldr	r3, [pc, #248]	; (80077dc <HAL_RCC_OscConfig+0x57c>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d118      	bne.n	800771e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80076ec:	4b3b      	ldr	r3, [pc, #236]	; (80077dc <HAL_RCC_OscConfig+0x57c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a3a      	ldr	r2, [pc, #232]	; (80077dc <HAL_RCC_OscConfig+0x57c>)
 80076f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076f8:	f7fd faf8 	bl	8004cec <HAL_GetTick>
 80076fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076fe:	e008      	b.n	8007712 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007700:	f7fd faf4 	bl	8004cec <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	2b02      	cmp	r3, #2
 800770c:	d901      	bls.n	8007712 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800770e:	2303      	movs	r3, #3
 8007710:	e1c1      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007712:	4b32      	ldr	r3, [pc, #200]	; (80077dc <HAL_RCC_OscConfig+0x57c>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800771a:	2b00      	cmp	r3, #0
 800771c:	d0f0      	beq.n	8007700 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	2b01      	cmp	r3, #1
 8007724:	d108      	bne.n	8007738 <HAL_RCC_OscConfig+0x4d8>
 8007726:	4b2c      	ldr	r3, [pc, #176]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800772c:	4a2a      	ldr	r2, [pc, #168]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800772e:	f043 0301 	orr.w	r3, r3, #1
 8007732:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007736:	e024      	b.n	8007782 <HAL_RCC_OscConfig+0x522>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	2b05      	cmp	r3, #5
 800773e:	d110      	bne.n	8007762 <HAL_RCC_OscConfig+0x502>
 8007740:	4b25      	ldr	r3, [pc, #148]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007746:	4a24      	ldr	r2, [pc, #144]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007748:	f043 0304 	orr.w	r3, r3, #4
 800774c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007750:	4b21      	ldr	r3, [pc, #132]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007756:	4a20      	ldr	r2, [pc, #128]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007758:	f043 0301 	orr.w	r3, r3, #1
 800775c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007760:	e00f      	b.n	8007782 <HAL_RCC_OscConfig+0x522>
 8007762:	4b1d      	ldr	r3, [pc, #116]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007768:	4a1b      	ldr	r2, [pc, #108]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800776a:	f023 0301 	bic.w	r3, r3, #1
 800776e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007772:	4b19      	ldr	r3, [pc, #100]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 8007774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007778:	4a17      	ldr	r2, [pc, #92]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 800777a:	f023 0304 	bic.w	r3, r3, #4
 800777e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d016      	beq.n	80077b8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778a:	f7fd faaf 	bl	8004cec <HAL_GetTick>
 800778e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007790:	e00a      	b.n	80077a8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007792:	f7fd faab 	bl	8004cec <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	f241 3288 	movw	r2, #5000	; 0x1388
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d901      	bls.n	80077a8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e176      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077a8:	4b0b      	ldr	r3, [pc, #44]	; (80077d8 <HAL_RCC_OscConfig+0x578>)
 80077aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0ed      	beq.n	8007792 <HAL_RCC_OscConfig+0x532>
 80077b6:	e01a      	b.n	80077ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077b8:	f7fd fa98 	bl	8004cec <HAL_GetTick>
 80077bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077be:	e00f      	b.n	80077e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077c0:	f7fd fa94 	bl	8004cec <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d906      	bls.n	80077e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e15f      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
 80077d6:	bf00      	nop
 80077d8:	40021000 	.word	0x40021000
 80077dc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077e0:	4baa      	ldr	r3, [pc, #680]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80077e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077e6:	f003 0302 	and.w	r3, r3, #2
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1e8      	bne.n	80077c0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80077ee:	7ffb      	ldrb	r3, [r7, #31]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d105      	bne.n	8007800 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077f4:	4ba5      	ldr	r3, [pc, #660]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80077f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f8:	4aa4      	ldr	r2, [pc, #656]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80077fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0320 	and.w	r3, r3, #32
 8007808:	2b00      	cmp	r3, #0
 800780a:	d03c      	beq.n	8007886 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007810:	2b00      	cmp	r3, #0
 8007812:	d01c      	beq.n	800784e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007814:	4b9d      	ldr	r3, [pc, #628]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007816:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800781a:	4a9c      	ldr	r2, [pc, #624]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 800781c:	f043 0301 	orr.w	r3, r3, #1
 8007820:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007824:	f7fd fa62 	bl	8004cec <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800782a:	e008      	b.n	800783e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800782c:	f7fd fa5e 	bl	8004cec <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	2b02      	cmp	r3, #2
 8007838:	d901      	bls.n	800783e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e12b      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800783e:	4b93      	ldr	r3, [pc, #588]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007840:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0ef      	beq.n	800782c <HAL_RCC_OscConfig+0x5cc>
 800784c:	e01b      	b.n	8007886 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800784e:	4b8f      	ldr	r3, [pc, #572]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007850:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007854:	4a8d      	ldr	r2, [pc, #564]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007856:	f023 0301 	bic.w	r3, r3, #1
 800785a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800785e:	f7fd fa45 	bl	8004cec <HAL_GetTick>
 8007862:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007864:	e008      	b.n	8007878 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007866:	f7fd fa41 	bl	8004cec <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d901      	bls.n	8007878 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e10e      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007878:	4b84      	ldr	r3, [pc, #528]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 800787a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800787e:	f003 0302 	and.w	r3, r3, #2
 8007882:	2b00      	cmp	r3, #0
 8007884:	d1ef      	bne.n	8007866 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 8102 	beq.w	8007a94 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007894:	2b02      	cmp	r3, #2
 8007896:	f040 80c5 	bne.w	8007a24 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800789a:	4b7c      	ldr	r3, [pc, #496]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f003 0203 	and.w	r2, r3, #3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d12c      	bne.n	8007908 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b8:	3b01      	subs	r3, #1
 80078ba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80078bc:	429a      	cmp	r2, r3
 80078be:	d123      	bne.n	8007908 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078ca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d11b      	bne.n	8007908 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078da:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80078dc:	429a      	cmp	r2, r3
 80078de:	d113      	bne.n	8007908 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ea:	085b      	lsrs	r3, r3, #1
 80078ec:	3b01      	subs	r3, #1
 80078ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d109      	bne.n	8007908 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fe:	085b      	lsrs	r3, r3, #1
 8007900:	3b01      	subs	r3, #1
 8007902:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007904:	429a      	cmp	r2, r3
 8007906:	d067      	beq.n	80079d8 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	2b0c      	cmp	r3, #12
 800790c:	d062      	beq.n	80079d4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800790e:	4b5f      	ldr	r3, [pc, #380]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e0bb      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800791e:	4b5b      	ldr	r3, [pc, #364]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a5a      	ldr	r2, [pc, #360]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007924:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007928:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800792a:	f7fd f9df 	bl	8004cec <HAL_GetTick>
 800792e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007930:	e008      	b.n	8007944 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007932:	f7fd f9db 	bl	8004cec <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	2b02      	cmp	r3, #2
 800793e:	d901      	bls.n	8007944 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e0a8      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007944:	4b51      	ldr	r3, [pc, #324]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1f0      	bne.n	8007932 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007950:	4b4e      	ldr	r3, [pc, #312]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007952:	68da      	ldr	r2, [r3, #12]
 8007954:	4b4e      	ldr	r3, [pc, #312]	; (8007a90 <HAL_RCC_OscConfig+0x830>)
 8007956:	4013      	ands	r3, r2
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007960:	3a01      	subs	r2, #1
 8007962:	0112      	lsls	r2, r2, #4
 8007964:	4311      	orrs	r1, r2
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800796a:	0212      	lsls	r2, r2, #8
 800796c:	4311      	orrs	r1, r2
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007972:	0852      	lsrs	r2, r2, #1
 8007974:	3a01      	subs	r2, #1
 8007976:	0552      	lsls	r2, r2, #21
 8007978:	4311      	orrs	r1, r2
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800797e:	0852      	lsrs	r2, r2, #1
 8007980:	3a01      	subs	r2, #1
 8007982:	0652      	lsls	r2, r2, #25
 8007984:	4311      	orrs	r1, r2
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800798a:	06d2      	lsls	r2, r2, #27
 800798c:	430a      	orrs	r2, r1
 800798e:	493f      	ldr	r1, [pc, #252]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007990:	4313      	orrs	r3, r2
 8007992:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007994:	4b3d      	ldr	r3, [pc, #244]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a3c      	ldr	r2, [pc, #240]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 800799a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800799e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079a0:	4b3a      	ldr	r3, [pc, #232]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	4a39      	ldr	r2, [pc, #228]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80079ac:	f7fd f99e 	bl	8004cec <HAL_GetTick>
 80079b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079b2:	e008      	b.n	80079c6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079b4:	f7fd f99a 	bl	8004cec <HAL_GetTick>
 80079b8:	4602      	mov	r2, r0
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	2b02      	cmp	r3, #2
 80079c0:	d901      	bls.n	80079c6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e067      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079c6:	4b31      	ldr	r3, [pc, #196]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0f0      	beq.n	80079b4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80079d2:	e05f      	b.n	8007a94 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e05e      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079d8:	4b2c      	ldr	r3, [pc, #176]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d157      	bne.n	8007a94 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80079e4:	4b29      	ldr	r3, [pc, #164]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a28      	ldr	r2, [pc, #160]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079f0:	4b26      	ldr	r3, [pc, #152]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	4a25      	ldr	r2, [pc, #148]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 80079f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80079fc:	f7fd f976 	bl	8004cec <HAL_GetTick>
 8007a00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a02:	e008      	b.n	8007a16 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a04:	f7fd f972 	bl	8004cec <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d901      	bls.n	8007a16 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e03f      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a16:	4b1d      	ldr	r3, [pc, #116]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d0f0      	beq.n	8007a04 <HAL_RCC_OscConfig+0x7a4>
 8007a22:	e037      	b.n	8007a94 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	2b0c      	cmp	r3, #12
 8007a28:	d02d      	beq.n	8007a86 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a2a:	4b18      	ldr	r3, [pc, #96]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a17      	ldr	r2, [pc, #92]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a34:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a36:	4b15      	ldr	r3, [pc, #84]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d105      	bne.n	8007a4e <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007a42:	4b12      	ldr	r3, [pc, #72]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	4a11      	ldr	r2, [pc, #68]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a48:	f023 0303 	bic.w	r3, r3, #3
 8007a4c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007a4e:	4b0f      	ldr	r3, [pc, #60]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	4a0e      	ldr	r2, [pc, #56]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a54:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a5c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a5e:	f7fd f945 	bl	8004cec <HAL_GetTick>
 8007a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a64:	e008      	b.n	8007a78 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a66:	f7fd f941 	bl	8004cec <HAL_GetTick>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d901      	bls.n	8007a78 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	e00e      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a78:	4b04      	ldr	r3, [pc, #16]	; (8007a8c <HAL_RCC_OscConfig+0x82c>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d1f0      	bne.n	8007a66 <HAL_RCC_OscConfig+0x806>
 8007a84:	e006      	b.n	8007a94 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e005      	b.n	8007a96 <HAL_RCC_OscConfig+0x836>
 8007a8a:	bf00      	nop
 8007a8c:	40021000 	.word	0x40021000
 8007a90:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3720      	adds	r7, #32
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop

08007aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d101      	bne.n	8007ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e0c8      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ab4:	4b66      	ldr	r3, [pc, #408]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 0307 	and.w	r3, r3, #7
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d910      	bls.n	8007ae4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ac2:	4b63      	ldr	r3, [pc, #396]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f023 0207 	bic.w	r2, r3, #7
 8007aca:	4961      	ldr	r1, [pc, #388]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ad2:	4b5f      	ldr	r3, [pc, #380]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0307 	and.w	r3, r3, #7
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d001      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e0b0      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0301 	and.w	r3, r3, #1
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d04c      	beq.n	8007b8a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	2b03      	cmp	r3, #3
 8007af6:	d107      	bne.n	8007b08 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007af8:	4b56      	ldr	r3, [pc, #344]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d121      	bne.n	8007b48 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e09e      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d107      	bne.n	8007b20 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b10:	4b50      	ldr	r3, [pc, #320]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d115      	bne.n	8007b48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e092      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d107      	bne.n	8007b38 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007b28:	4b4a      	ldr	r3, [pc, #296]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0302 	and.w	r3, r3, #2
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d109      	bne.n	8007b48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e086      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b38:	4b46      	ldr	r3, [pc, #280]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d101      	bne.n	8007b48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	e07e      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b48:	4b42      	ldr	r3, [pc, #264]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f023 0203 	bic.w	r2, r3, #3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	493f      	ldr	r1, [pc, #252]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b5a:	f7fd f8c7 	bl	8004cec <HAL_GetTick>
 8007b5e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b60:	e00a      	b.n	8007b78 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b62:	f7fd f8c3 	bl	8004cec <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d901      	bls.n	8007b78 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e066      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b78:	4b36      	ldr	r3, [pc, #216]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 020c 	and.w	r2, r3, #12
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d1eb      	bne.n	8007b62 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0302 	and.w	r3, r3, #2
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d008      	beq.n	8007ba8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b96:	4b2f      	ldr	r3, [pc, #188]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	492c      	ldr	r1, [pc, #176]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ba8:	4b29      	ldr	r3, [pc, #164]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0307 	and.w	r3, r3, #7
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d210      	bcs.n	8007bd8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bb6:	4b26      	ldr	r3, [pc, #152]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f023 0207 	bic.w	r2, r3, #7
 8007bbe:	4924      	ldr	r1, [pc, #144]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bc6:	4b22      	ldr	r3, [pc, #136]	; (8007c50 <HAL_RCC_ClockConfig+0x1b0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0307 	and.w	r3, r3, #7
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d001      	beq.n	8007bd8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e036      	b.n	8007c46 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0304 	and.w	r3, r3, #4
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d008      	beq.n	8007bf6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007be4:	4b1b      	ldr	r3, [pc, #108]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	4918      	ldr	r1, [pc, #96]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0308 	and.w	r3, r3, #8
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d009      	beq.n	8007c16 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c02:	4b14      	ldr	r3, [pc, #80]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	00db      	lsls	r3, r3, #3
 8007c10:	4910      	ldr	r1, [pc, #64]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007c16:	f000 f859 	bl	8007ccc <HAL_RCC_GetSysClockFreq>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	4b0d      	ldr	r3, [pc, #52]	; (8007c54 <HAL_RCC_ClockConfig+0x1b4>)
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	091b      	lsrs	r3, r3, #4
 8007c22:	f003 030f 	and.w	r3, r3, #15
 8007c26:	490c      	ldr	r1, [pc, #48]	; (8007c58 <HAL_RCC_ClockConfig+0x1b8>)
 8007c28:	5ccb      	ldrb	r3, [r1, r3]
 8007c2a:	f003 031f 	and.w	r3, r3, #31
 8007c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c32:	4a0a      	ldr	r2, [pc, #40]	; (8007c5c <HAL_RCC_ClockConfig+0x1bc>)
 8007c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007c36:	4b0a      	ldr	r3, [pc, #40]	; (8007c60 <HAL_RCC_ClockConfig+0x1c0>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7fd f806 	bl	8004c4c <HAL_InitTick>
 8007c40:	4603      	mov	r3, r0
 8007c42:	72fb      	strb	r3, [r7, #11]

  return status;
 8007c44:	7afb      	ldrb	r3, [r7, #11]
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	40022000 	.word	0x40022000
 8007c54:	40021000 	.word	0x40021000
 8007c58:	0800a920 	.word	0x0800a920
 8007c5c:	2000005c 	.word	0x2000005c
 8007c60:	20000060 	.word	0x20000060

08007c64 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b08a      	sub	sp, #40	; 0x28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8007c70:	4b15      	ldr	r3, [pc, #84]	; (8007cc8 <HAL_RCC_MCOConfig+0x64>)
 8007c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c74:	4a14      	ldr	r2, [pc, #80]	; (8007cc8 <HAL_RCC_MCOConfig+0x64>)
 8007c76:	f043 0301 	orr.w	r3, r3, #1
 8007c7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c7c:	4b12      	ldr	r3, [pc, #72]	; (8007cc8 <HAL_RCC_MCOConfig+0x64>)
 8007c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	613b      	str	r3, [r7, #16]
 8007c86:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8007c88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c8e:	2302      	movs	r3, #2
 8007c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007c92:	2302      	movs	r3, #2
 8007c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007c9e:	f107 0314 	add.w	r3, r7, #20
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ca8:	f7fe fb4a 	bl	8006340 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8007cac:	4b06      	ldr	r3, [pc, #24]	; (8007cc8 <HAL_RCC_MCOConfig+0x64>)
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007cb4:	68b9      	ldr	r1, [r7, #8]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	4903      	ldr	r1, [pc, #12]	; (8007cc8 <HAL_RCC_MCOConfig+0x64>)
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	608b      	str	r3, [r1, #8]
}
 8007cc0:	bf00      	nop
 8007cc2:	3728      	adds	r7, #40	; 0x28
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	40021000 	.word	0x40021000

08007ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b089      	sub	sp, #36	; 0x24
 8007cd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	61fb      	str	r3, [r7, #28]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007cda:	4b3e      	ldr	r3, [pc, #248]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f003 030c 	and.w	r3, r3, #12
 8007ce2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ce4:	4b3b      	ldr	r3, [pc, #236]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f003 0303 	and.w	r3, r3, #3
 8007cec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <HAL_RCC_GetSysClockFreq+0x34>
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	2b0c      	cmp	r3, #12
 8007cf8:	d121      	bne.n	8007d3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d11e      	bne.n	8007d3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007d00:	4b34      	ldr	r3, [pc, #208]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0308 	and.w	r3, r3, #8
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d107      	bne.n	8007d1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007d0c:	4b31      	ldr	r3, [pc, #196]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d12:	0a1b      	lsrs	r3, r3, #8
 8007d14:	f003 030f 	and.w	r3, r3, #15
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	e005      	b.n	8007d28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007d1c:	4b2d      	ldr	r3, [pc, #180]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	091b      	lsrs	r3, r3, #4
 8007d22:	f003 030f 	and.w	r3, r3, #15
 8007d26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007d28:	4a2b      	ldr	r2, [pc, #172]	; (8007dd8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10d      	bne.n	8007d54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007d3c:	e00a      	b.n	8007d54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	2b04      	cmp	r3, #4
 8007d42:	d102      	bne.n	8007d4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007d44:	4b25      	ldr	r3, [pc, #148]	; (8007ddc <HAL_RCC_GetSysClockFreq+0x110>)
 8007d46:	61bb      	str	r3, [r7, #24]
 8007d48:	e004      	b.n	8007d54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	2b08      	cmp	r3, #8
 8007d4e:	d101      	bne.n	8007d54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007d50:	4b23      	ldr	r3, [pc, #140]	; (8007de0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007d52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	2b0c      	cmp	r3, #12
 8007d58:	d134      	bne.n	8007dc4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d5a:	4b1e      	ldr	r3, [pc, #120]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f003 0303 	and.w	r3, r3, #3
 8007d62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d003      	beq.n	8007d72 <HAL_RCC_GetSysClockFreq+0xa6>
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b03      	cmp	r3, #3
 8007d6e:	d003      	beq.n	8007d78 <HAL_RCC_GetSysClockFreq+0xac>
 8007d70:	e005      	b.n	8007d7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007d72:	4b1a      	ldr	r3, [pc, #104]	; (8007ddc <HAL_RCC_GetSysClockFreq+0x110>)
 8007d74:	617b      	str	r3, [r7, #20]
      break;
 8007d76:	e005      	b.n	8007d84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007d78:	4b19      	ldr	r3, [pc, #100]	; (8007de0 <HAL_RCC_GetSysClockFreq+0x114>)
 8007d7a:	617b      	str	r3, [r7, #20]
      break;
 8007d7c:	e002      	b.n	8007d84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	617b      	str	r3, [r7, #20]
      break;
 8007d82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d84:	4b13      	ldr	r3, [pc, #76]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	091b      	lsrs	r3, r3, #4
 8007d8a:	f003 0307 	and.w	r3, r3, #7
 8007d8e:	3301      	adds	r3, #1
 8007d90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007d92:	4b10      	ldr	r3, [pc, #64]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	0a1b      	lsrs	r3, r3, #8
 8007d98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d9c:	697a      	ldr	r2, [r7, #20]
 8007d9e:	fb02 f203 	mul.w	r2, r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007daa:	4b0a      	ldr	r3, [pc, #40]	; (8007dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	0e5b      	lsrs	r3, r3, #25
 8007db0:	f003 0303 	and.w	r3, r3, #3
 8007db4:	3301      	adds	r3, #1
 8007db6:	005b      	lsls	r3, r3, #1
 8007db8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007dba:	697a      	ldr	r2, [r7, #20]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dc2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007dc4:	69bb      	ldr	r3, [r7, #24]
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3724      	adds	r7, #36	; 0x24
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	40021000 	.word	0x40021000
 8007dd8:	0800a930 	.word	0x0800a930
 8007ddc:	00f42400 	.word	0x00f42400
 8007de0:	0124f800 	.word	0x0124f800

08007de4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007dec:	2300      	movs	r3, #0
 8007dee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007df0:	4b2a      	ldr	r3, [pc, #168]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d003      	beq.n	8007e04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007dfc:	f7ff f9cc 	bl	8007198 <HAL_PWREx_GetVoltageRange>
 8007e00:	6178      	str	r0, [r7, #20]
 8007e02:	e014      	b.n	8007e2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e04:	4b25      	ldr	r3, [pc, #148]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e08:	4a24      	ldr	r2, [pc, #144]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e0e:	6593      	str	r3, [r2, #88]	; 0x58
 8007e10:	4b22      	ldr	r3, [pc, #136]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e18:	60fb      	str	r3, [r7, #12]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007e1c:	f7ff f9bc 	bl	8007198 <HAL_PWREx_GetVoltageRange>
 8007e20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007e22:	4b1e      	ldr	r3, [pc, #120]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e26:	4a1d      	ldr	r2, [pc, #116]	; (8007e9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e2c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e34:	d10b      	bne.n	8007e4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2b80      	cmp	r3, #128	; 0x80
 8007e3a:	d919      	bls.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2ba0      	cmp	r3, #160	; 0xa0
 8007e40:	d902      	bls.n	8007e48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007e42:	2302      	movs	r3, #2
 8007e44:	613b      	str	r3, [r7, #16]
 8007e46:	e013      	b.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007e48:	2301      	movs	r3, #1
 8007e4a:	613b      	str	r3, [r7, #16]
 8007e4c:	e010      	b.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b80      	cmp	r3, #128	; 0x80
 8007e52:	d902      	bls.n	8007e5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007e54:	2303      	movs	r3, #3
 8007e56:	613b      	str	r3, [r7, #16]
 8007e58:	e00a      	b.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b80      	cmp	r3, #128	; 0x80
 8007e5e:	d102      	bne.n	8007e66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007e60:	2302      	movs	r3, #2
 8007e62:	613b      	str	r3, [r7, #16]
 8007e64:	e004      	b.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b70      	cmp	r3, #112	; 0x70
 8007e6a:	d101      	bne.n	8007e70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007e70:	4b0b      	ldr	r3, [pc, #44]	; (8007ea0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f023 0207 	bic.w	r2, r3, #7
 8007e78:	4909      	ldr	r1, [pc, #36]	; (8007ea0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007e80:	4b07      	ldr	r3, [pc, #28]	; (8007ea0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f003 0307 	and.w	r3, r3, #7
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d001      	beq.n	8007e92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e000      	b.n	8007e94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	40021000 	.word	0x40021000
 8007ea0:	40022000 	.word	0x40022000

08007ea4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b086      	sub	sp, #24
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007eac:	2300      	movs	r3, #0
 8007eae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d031      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ec4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007ec8:	d01a      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007eca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007ece:	d814      	bhi.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d009      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007ed4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007ed8:	d10f      	bne.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007eda:	4b5d      	ldr	r3, [pc, #372]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007edc:	68db      	ldr	r3, [r3, #12]
 8007ede:	4a5c      	ldr	r2, [pc, #368]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ee4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ee6:	e00c      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3304      	adds	r3, #4
 8007eec:	2100      	movs	r1, #0
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f000 fa1e 	bl	8008330 <RCCEx_PLLSAI1_Config>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ef8:	e003      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	74fb      	strb	r3, [r7, #19]
      break;
 8007efe:	e000      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007f00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f02:	7cfb      	ldrb	r3, [r7, #19]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10b      	bne.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007f08:	4b51      	ldr	r3, [pc, #324]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f16:	494e      	ldr	r1, [pc, #312]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007f1e:	e001      	b.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f20:	7cfb      	ldrb	r3, [r7, #19]
 8007f22:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 809e 	beq.w	800806e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f32:	2300      	movs	r3, #0
 8007f34:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007f36:	4b46      	ldr	r3, [pc, #280]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007f42:	2301      	movs	r3, #1
 8007f44:	e000      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007f46:	2300      	movs	r3, #0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00d      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f4c:	4b40      	ldr	r3, [pc, #256]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f50:	4a3f      	ldr	r2, [pc, #252]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f56:	6593      	str	r3, [r2, #88]	; 0x58
 8007f58:	4b3d      	ldr	r3, [pc, #244]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f60:	60bb      	str	r3, [r7, #8]
 8007f62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f64:	2301      	movs	r3, #1
 8007f66:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f68:	4b3a      	ldr	r3, [pc, #232]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a39      	ldr	r2, [pc, #228]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007f74:	f7fc feba 	bl	8004cec <HAL_GetTick>
 8007f78:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f7a:	e009      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f7c:	f7fc feb6 	bl	8004cec <HAL_GetTick>
 8007f80:	4602      	mov	r2, r0
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d902      	bls.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	74fb      	strb	r3, [r7, #19]
        break;
 8007f8e:	e005      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f90:	4b30      	ldr	r3, [pc, #192]	; (8008054 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d0ef      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007f9c:	7cfb      	ldrb	r3, [r7, #19]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d15a      	bne.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007fa2:	4b2b      	ldr	r3, [pc, #172]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01e      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d019      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007fbe:	4b24      	ldr	r3, [pc, #144]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fc8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007fca:	4b21      	ldr	r3, [pc, #132]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fd0:	4a1f      	ldr	r2, [pc, #124]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007fda:	4b1d      	ldr	r3, [pc, #116]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fe0:	4a1b      	ldr	r2, [pc, #108]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fe6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007fea:	4a19      	ldr	r2, [pc, #100]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f003 0301 	and.w	r3, r3, #1
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d016      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ffc:	f7fc fe76 	bl	8004cec <HAL_GetTick>
 8008000:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008002:	e00b      	b.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008004:	f7fc fe72 	bl	8004cec <HAL_GetTick>
 8008008:	4602      	mov	r2, r0
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008012:	4293      	cmp	r3, r2
 8008014:	d902      	bls.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008016:	2303      	movs	r3, #3
 8008018:	74fb      	strb	r3, [r7, #19]
            break;
 800801a:	e006      	b.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800801c:	4b0c      	ldr	r3, [pc, #48]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800801e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008022:	f003 0302 	and.w	r3, r3, #2
 8008026:	2b00      	cmp	r3, #0
 8008028:	d0ec      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800802a:	7cfb      	ldrb	r3, [r7, #19]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10b      	bne.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008030:	4b07      	ldr	r3, [pc, #28]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008036:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800803e:	4904      	ldr	r1, [pc, #16]	; (8008050 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008040:	4313      	orrs	r3, r2
 8008042:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008046:	e009      	b.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008048:	7cfb      	ldrb	r3, [r7, #19]
 800804a:	74bb      	strb	r3, [r7, #18]
 800804c:	e006      	b.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800804e:	bf00      	nop
 8008050:	40021000 	.word	0x40021000
 8008054:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008058:	7cfb      	ldrb	r3, [r7, #19]
 800805a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800805c:	7c7b      	ldrb	r3, [r7, #17]
 800805e:	2b01      	cmp	r3, #1
 8008060:	d105      	bne.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008062:	4bb2      	ldr	r3, [pc, #712]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008066:	4ab1      	ldr	r2, [pc, #708]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008068:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800806c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00a      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800807a:	4bac      	ldr	r3, [pc, #688]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800807c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008080:	f023 0203 	bic.w	r2, r3, #3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a1b      	ldr	r3, [r3, #32]
 8008088:	49a8      	ldr	r1, [pc, #672]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800808a:	4313      	orrs	r3, r2
 800808c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 0302 	and.w	r3, r3, #2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00a      	beq.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800809c:	4ba3      	ldr	r3, [pc, #652]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800809e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080a2:	f023 020c 	bic.w	r2, r3, #12
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080aa:	49a0      	ldr	r1, [pc, #640]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ac:	4313      	orrs	r3, r2
 80080ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 0304 	and.w	r3, r3, #4
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80080be:	4b9b      	ldr	r3, [pc, #620]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080cc:	4997      	ldr	r1, [pc, #604]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0320 	and.w	r3, r3, #32
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00a      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80080e0:	4b92      	ldr	r3, [pc, #584]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ee:	498f      	ldr	r1, [pc, #572]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008102:	4b8a      	ldr	r3, [pc, #552]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008108:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008110:	4986      	ldr	r1, [pc, #536]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008124:	4b81      	ldr	r3, [pc, #516]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800812a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008132:	497e      	ldr	r1, [pc, #504]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008134:	4313      	orrs	r3, r2
 8008136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008146:	4b79      	ldr	r3, [pc, #484]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800814c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008154:	4975      	ldr	r1, [pc, #468]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008156:	4313      	orrs	r3, r2
 8008158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008168:	4b70      	ldr	r3, [pc, #448]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800816a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800816e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008176:	496d      	ldr	r1, [pc, #436]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008178:	4313      	orrs	r3, r2
 800817a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800818a:	4b68      	ldr	r3, [pc, #416]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800818c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008190:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008198:	4964      	ldr	r1, [pc, #400]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800819a:	4313      	orrs	r3, r2
 800819c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d028      	beq.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081ac:	4b5f      	ldr	r3, [pc, #380]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081ba:	495c      	ldr	r1, [pc, #368]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081bc:	4313      	orrs	r3, r2
 80081be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081ca:	d106      	bne.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081cc:	4b57      	ldr	r3, [pc, #348]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	4a56      	ldr	r2, [pc, #344]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081d6:	60d3      	str	r3, [r2, #12]
 80081d8:	e011      	b.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80081e2:	d10c      	bne.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	3304      	adds	r3, #4
 80081e8:	2101      	movs	r1, #1
 80081ea:	4618      	mov	r0, r3
 80081ec:	f000 f8a0 	bl	8008330 <RCCEx_PLLSAI1_Config>
 80081f0:	4603      	mov	r3, r0
 80081f2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80081f4:	7cfb      	ldrb	r3, [r7, #19]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80081fa:	7cfb      	ldrb	r3, [r7, #19]
 80081fc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d028      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800820a:	4b48      	ldr	r3, [pc, #288]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800820c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008210:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008218:	4944      	ldr	r1, [pc, #272]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800821a:	4313      	orrs	r3, r2
 800821c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008224:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008228:	d106      	bne.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800822a:	4b40      	ldr	r3, [pc, #256]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	4a3f      	ldr	r2, [pc, #252]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008230:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008234:	60d3      	str	r3, [r2, #12]
 8008236:	e011      	b.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800823c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008240:	d10c      	bne.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	3304      	adds	r3, #4
 8008246:	2101      	movs	r1, #1
 8008248:	4618      	mov	r0, r3
 800824a:	f000 f871 	bl	8008330 <RCCEx_PLLSAI1_Config>
 800824e:	4603      	mov	r3, r0
 8008250:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008252:	7cfb      	ldrb	r3, [r7, #19]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d001      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8008258:	7cfb      	ldrb	r3, [r7, #19]
 800825a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d028      	beq.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008268:	4b30      	ldr	r3, [pc, #192]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800826a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800826e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008276:	492d      	ldr	r1, [pc, #180]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008278:	4313      	orrs	r3, r2
 800827a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008282:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008286:	d106      	bne.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008288:	4b28      	ldr	r3, [pc, #160]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	4a27      	ldr	r2, [pc, #156]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008292:	60d3      	str	r3, [r2, #12]
 8008294:	e011      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800829a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800829e:	d10c      	bne.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	3304      	adds	r3, #4
 80082a4:	2101      	movs	r1, #1
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 f842 	bl	8008330 <RCCEx_PLLSAI1_Config>
 80082ac:	4603      	mov	r3, r0
 80082ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082b0:	7cfb      	ldrb	r3, [r7, #19]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d001      	beq.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 80082b6:	7cfb      	ldrb	r3, [r7, #19]
 80082b8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d01c      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80082c6:	4b19      	ldr	r3, [pc, #100]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082cc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082d4:	4915      	ldr	r1, [pc, #84]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082d6:	4313      	orrs	r3, r2
 80082d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80082e4:	d10c      	bne.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	3304      	adds	r3, #4
 80082ea:	2102      	movs	r1, #2
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 f81f 	bl	8008330 <RCCEx_PLLSAI1_Config>
 80082f2:	4603      	mov	r3, r0
 80082f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082f6:	7cfb      	ldrb	r3, [r7, #19]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d001      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 80082fc:	7cfb      	ldrb	r3, [r7, #19]
 80082fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00a      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800830c:	4b07      	ldr	r3, [pc, #28]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800830e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008312:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800831a:	4904      	ldr	r1, [pc, #16]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800831c:	4313      	orrs	r3, r2
 800831e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008322:	7cbb      	ldrb	r3, [r7, #18]
}
 8008324:	4618      	mov	r0, r3
 8008326:	3718      	adds	r7, #24
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	40021000 	.word	0x40021000

08008330 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800833a:	2300      	movs	r3, #0
 800833c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800833e:	4b74      	ldr	r3, [pc, #464]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	f003 0303 	and.w	r3, r3, #3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d018      	beq.n	800837c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800834a:	4b71      	ldr	r3, [pc, #452]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	f003 0203 	and.w	r2, r3, #3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	429a      	cmp	r2, r3
 8008358:	d10d      	bne.n	8008376 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
       ||
 800835e:	2b00      	cmp	r3, #0
 8008360:	d009      	beq.n	8008376 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008362:	4b6b      	ldr	r3, [pc, #428]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	091b      	lsrs	r3, r3, #4
 8008368:	f003 0307 	and.w	r3, r3, #7
 800836c:	1c5a      	adds	r2, r3, #1
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	685b      	ldr	r3, [r3, #4]
       ||
 8008372:	429a      	cmp	r2, r3
 8008374:	d047      	beq.n	8008406 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	73fb      	strb	r3, [r7, #15]
 800837a:	e044      	b.n	8008406 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b03      	cmp	r3, #3
 8008382:	d018      	beq.n	80083b6 <RCCEx_PLLSAI1_Config+0x86>
 8008384:	2b03      	cmp	r3, #3
 8008386:	d825      	bhi.n	80083d4 <RCCEx_PLLSAI1_Config+0xa4>
 8008388:	2b01      	cmp	r3, #1
 800838a:	d002      	beq.n	8008392 <RCCEx_PLLSAI1_Config+0x62>
 800838c:	2b02      	cmp	r3, #2
 800838e:	d009      	beq.n	80083a4 <RCCEx_PLLSAI1_Config+0x74>
 8008390:	e020      	b.n	80083d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008392:	4b5f      	ldr	r3, [pc, #380]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d11d      	bne.n	80083da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083a2:	e01a      	b.n	80083da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80083a4:	4b5a      	ldr	r3, [pc, #360]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d116      	bne.n	80083de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083b4:	e013      	b.n	80083de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80083b6:	4b56      	ldr	r3, [pc, #344]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10f      	bne.n	80083e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80083c2:	4b53      	ldr	r3, [pc, #332]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d109      	bne.n	80083e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80083d2:	e006      	b.n	80083e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	73fb      	strb	r3, [r7, #15]
      break;
 80083d8:	e004      	b.n	80083e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80083da:	bf00      	nop
 80083dc:	e002      	b.n	80083e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80083de:	bf00      	nop
 80083e0:	e000      	b.n	80083e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80083e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80083e4:	7bfb      	ldrb	r3, [r7, #15]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10d      	bne.n	8008406 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80083ea:	4b49      	ldr	r3, [pc, #292]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6819      	ldr	r1, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	3b01      	subs	r3, #1
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	430b      	orrs	r3, r1
 8008400:	4943      	ldr	r1, [pc, #268]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008402:	4313      	orrs	r3, r2
 8008404:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008406:	7bfb      	ldrb	r3, [r7, #15]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d17c      	bne.n	8008506 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800840c:	4b40      	ldr	r3, [pc, #256]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a3f      	ldr	r2, [pc, #252]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008412:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008416:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008418:	f7fc fc68 	bl	8004cec <HAL_GetTick>
 800841c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800841e:	e009      	b.n	8008434 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008420:	f7fc fc64 	bl	8004cec <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	2b02      	cmp	r3, #2
 800842c:	d902      	bls.n	8008434 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	73fb      	strb	r3, [r7, #15]
        break;
 8008432:	e005      	b.n	8008440 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008434:	4b36      	ldr	r3, [pc, #216]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1ef      	bne.n	8008420 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d15f      	bne.n	8008506 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d110      	bne.n	800846e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800844c:	4b30      	ldr	r3, [pc, #192]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008454:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	6892      	ldr	r2, [r2, #8]
 800845c:	0211      	lsls	r1, r2, #8
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	68d2      	ldr	r2, [r2, #12]
 8008462:	06d2      	lsls	r2, r2, #27
 8008464:	430a      	orrs	r2, r1
 8008466:	492a      	ldr	r1, [pc, #168]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008468:	4313      	orrs	r3, r2
 800846a:	610b      	str	r3, [r1, #16]
 800846c:	e027      	b.n	80084be <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d112      	bne.n	800849a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008474:	4b26      	ldr	r3, [pc, #152]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800847c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6892      	ldr	r2, [r2, #8]
 8008484:	0211      	lsls	r1, r2, #8
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	6912      	ldr	r2, [r2, #16]
 800848a:	0852      	lsrs	r2, r2, #1
 800848c:	3a01      	subs	r2, #1
 800848e:	0552      	lsls	r2, r2, #21
 8008490:	430a      	orrs	r2, r1
 8008492:	491f      	ldr	r1, [pc, #124]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008494:	4313      	orrs	r3, r2
 8008496:	610b      	str	r3, [r1, #16]
 8008498:	e011      	b.n	80084be <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800849a:	4b1d      	ldr	r3, [pc, #116]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80084a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	6892      	ldr	r2, [r2, #8]
 80084aa:	0211      	lsls	r1, r2, #8
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	6952      	ldr	r2, [r2, #20]
 80084b0:	0852      	lsrs	r2, r2, #1
 80084b2:	3a01      	subs	r2, #1
 80084b4:	0652      	lsls	r2, r2, #25
 80084b6:	430a      	orrs	r2, r1
 80084b8:	4915      	ldr	r1, [pc, #84]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80084ba:	4313      	orrs	r3, r2
 80084bc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80084be:	4b14      	ldr	r3, [pc, #80]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a13      	ldr	r2, [pc, #76]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80084c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80084c8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084ca:	f7fc fc0f 	bl	8004cec <HAL_GetTick>
 80084ce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80084d0:	e009      	b.n	80084e6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80084d2:	f7fc fc0b 	bl	8004cec <HAL_GetTick>
 80084d6:	4602      	mov	r2, r0
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	1ad3      	subs	r3, r2, r3
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d902      	bls.n	80084e6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80084e0:	2303      	movs	r3, #3
 80084e2:	73fb      	strb	r3, [r7, #15]
          break;
 80084e4:	e005      	b.n	80084f2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80084e6:	4b0a      	ldr	r3, [pc, #40]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d0ef      	beq.n	80084d2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80084f8:	4b05      	ldr	r3, [pc, #20]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 80084fa:	691a      	ldr	r2, [r3, #16]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	699b      	ldr	r3, [r3, #24]
 8008500:	4903      	ldr	r1, [pc, #12]	; (8008510 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008502:	4313      	orrs	r3, r2
 8008504:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008506:	7bfb      	ldrb	r3, [r7, #15]
}
 8008508:	4618      	mov	r0, r3
 800850a:	3710      	adds	r7, #16
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}
 8008510:	40021000 	.word	0x40021000

08008514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e049      	b.n	80085ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d106      	bne.n	8008540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7fc fa3a 	bl	80049b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	3304      	adds	r3, #4
 8008550:	4619      	mov	r1, r3
 8008552:	4610      	mov	r0, r2
 8008554:	f000 fc08 	bl	8008d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2201      	movs	r2, #1
 8008564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3708      	adds	r7, #8
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
	...

080085c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d001      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e03b      	b.n	8008654 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68da      	ldr	r2, [r3, #12]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f042 0201 	orr.w	r2, r2, #1
 80085f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a19      	ldr	r2, [pc, #100]	; (8008660 <HAL_TIM_Base_Start_IT+0x9c>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d009      	beq.n	8008612 <HAL_TIM_Base_Start_IT+0x4e>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008606:	d004      	beq.n	8008612 <HAL_TIM_Base_Start_IT+0x4e>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a15      	ldr	r2, [pc, #84]	; (8008664 <HAL_TIM_Base_Start_IT+0xa0>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d115      	bne.n	800863e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	689a      	ldr	r2, [r3, #8]
 8008618:	4b13      	ldr	r3, [pc, #76]	; (8008668 <HAL_TIM_Base_Start_IT+0xa4>)
 800861a:	4013      	ands	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2b06      	cmp	r3, #6
 8008622:	d015      	beq.n	8008650 <HAL_TIM_Base_Start_IT+0x8c>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800862a:	d011      	beq.n	8008650 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f042 0201 	orr.w	r2, r2, #1
 800863a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800863c:	e008      	b.n	8008650 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0201 	orr.w	r2, r2, #1
 800864c:	601a      	str	r2, [r3, #0]
 800864e:	e000      	b.n	8008652 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008650:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3714      	adds	r7, #20
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr
 8008660:	40012c00 	.word	0x40012c00
 8008664:	40014000 	.word	0x40014000
 8008668:	00010007 	.word	0x00010007

0800866c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68da      	ldr	r2, [r3, #12]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f022 0201 	bic.w	r2, r2, #1
 8008682:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	6a1a      	ldr	r2, [r3, #32]
 800868a:	f241 1311 	movw	r3, #4369	; 0x1111
 800868e:	4013      	ands	r3, r2
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10f      	bne.n	80086b4 <HAL_TIM_Base_Stop_IT+0x48>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6a1a      	ldr	r2, [r3, #32]
 800869a:	f240 4344 	movw	r3, #1092	; 0x444
 800869e:	4013      	ands	r3, r2
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d107      	bne.n	80086b4 <HAL_TIM_Base_Stop_IT+0x48>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 0201 	bic.w	r2, r2, #1
 80086b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	370c      	adds	r7, #12
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b082      	sub	sp, #8
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d101      	bne.n	80086dc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e049      	b.n	8008770 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d106      	bne.n	80086f6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7fc f917 	bl	8004924 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2202      	movs	r2, #2
 80086fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	3304      	adds	r3, #4
 8008706:	4619      	mov	r1, r3
 8008708:	4610      	mov	r0, r2
 800870a:	f000 fb2d 	bl	8008d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2201      	movs	r2, #1
 800873a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2201      	movs	r2, #1
 8008762:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	3708      	adds	r7, #8
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d104      	bne.n	8008792 <HAL_TIM_IC_Start_IT+0x1a>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800878e:	b2db      	uxtb	r3, r3
 8008790:	e023      	b.n	80087da <HAL_TIM_IC_Start_IT+0x62>
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	2b04      	cmp	r3, #4
 8008796:	d104      	bne.n	80087a2 <HAL_TIM_IC_Start_IT+0x2a>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	e01b      	b.n	80087da <HAL_TIM_IC_Start_IT+0x62>
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2b08      	cmp	r3, #8
 80087a6:	d104      	bne.n	80087b2 <HAL_TIM_IC_Start_IT+0x3a>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	e013      	b.n	80087da <HAL_TIM_IC_Start_IT+0x62>
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	2b0c      	cmp	r3, #12
 80087b6:	d104      	bne.n	80087c2 <HAL_TIM_IC_Start_IT+0x4a>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	e00b      	b.n	80087da <HAL_TIM_IC_Start_IT+0x62>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2b10      	cmp	r3, #16
 80087c6:	d104      	bne.n	80087d2 <HAL_TIM_IC_Start_IT+0x5a>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	e003      	b.n	80087da <HAL_TIM_IC_Start_IT+0x62>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d104      	bne.n	80087ec <HAL_TIM_IC_Start_IT+0x74>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	e013      	b.n	8008814 <HAL_TIM_IC_Start_IT+0x9c>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d104      	bne.n	80087fc <HAL_TIM_IC_Start_IT+0x84>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	e00b      	b.n	8008814 <HAL_TIM_IC_Start_IT+0x9c>
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	2b08      	cmp	r3, #8
 8008800:	d104      	bne.n	800880c <HAL_TIM_IC_Start_IT+0x94>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008808:	b2db      	uxtb	r3, r3
 800880a:	e003      	b.n	8008814 <HAL_TIM_IC_Start_IT+0x9c>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008812:	b2db      	uxtb	r3, r3
 8008814:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008816:	7bfb      	ldrb	r3, [r7, #15]
 8008818:	2b01      	cmp	r3, #1
 800881a:	d102      	bne.n	8008822 <HAL_TIM_IC_Start_IT+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800881c:	7bbb      	ldrb	r3, [r7, #14]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d001      	beq.n	8008826 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8008822:	2301      	movs	r3, #1
 8008824:	e0c4      	b.n	80089b0 <HAL_TIM_IC_Start_IT+0x238>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d104      	bne.n	8008836 <HAL_TIM_IC_Start_IT+0xbe>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2202      	movs	r2, #2
 8008830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008834:	e023      	b.n	800887e <HAL_TIM_IC_Start_IT+0x106>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	2b04      	cmp	r3, #4
 800883a:	d104      	bne.n	8008846 <HAL_TIM_IC_Start_IT+0xce>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2202      	movs	r2, #2
 8008840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008844:	e01b      	b.n	800887e <HAL_TIM_IC_Start_IT+0x106>
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	2b08      	cmp	r3, #8
 800884a:	d104      	bne.n	8008856 <HAL_TIM_IC_Start_IT+0xde>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008854:	e013      	b.n	800887e <HAL_TIM_IC_Start_IT+0x106>
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	2b0c      	cmp	r3, #12
 800885a:	d104      	bne.n	8008866 <HAL_TIM_IC_Start_IT+0xee>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2202      	movs	r2, #2
 8008860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008864:	e00b      	b.n	800887e <HAL_TIM_IC_Start_IT+0x106>
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b10      	cmp	r3, #16
 800886a:	d104      	bne.n	8008876 <HAL_TIM_IC_Start_IT+0xfe>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008874:	e003      	b.n	800887e <HAL_TIM_IC_Start_IT+0x106>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2202      	movs	r2, #2
 800887a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d104      	bne.n	800888e <HAL_TIM_IC_Start_IT+0x116>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2202      	movs	r2, #2
 8008888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800888c:	e013      	b.n	80088b6 <HAL_TIM_IC_Start_IT+0x13e>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	2b04      	cmp	r3, #4
 8008892:	d104      	bne.n	800889e <HAL_TIM_IC_Start_IT+0x126>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2202      	movs	r2, #2
 8008898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800889c:	e00b      	b.n	80088b6 <HAL_TIM_IC_Start_IT+0x13e>
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	2b08      	cmp	r3, #8
 80088a2:	d104      	bne.n	80088ae <HAL_TIM_IC_Start_IT+0x136>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2202      	movs	r2, #2
 80088a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80088ac:	e003      	b.n	80088b6 <HAL_TIM_IC_Start_IT+0x13e>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2202      	movs	r2, #2
 80088b2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	2b0c      	cmp	r3, #12
 80088ba:	d841      	bhi.n	8008940 <HAL_TIM_IC_Start_IT+0x1c8>
 80088bc:	a201      	add	r2, pc, #4	; (adr r2, 80088c4 <HAL_TIM_IC_Start_IT+0x14c>)
 80088be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c2:	bf00      	nop
 80088c4:	080088f9 	.word	0x080088f9
 80088c8:	08008941 	.word	0x08008941
 80088cc:	08008941 	.word	0x08008941
 80088d0:	08008941 	.word	0x08008941
 80088d4:	0800890b 	.word	0x0800890b
 80088d8:	08008941 	.word	0x08008941
 80088dc:	08008941 	.word	0x08008941
 80088e0:	08008941 	.word	0x08008941
 80088e4:	0800891d 	.word	0x0800891d
 80088e8:	08008941 	.word	0x08008941
 80088ec:	08008941 	.word	0x08008941
 80088f0:	08008941 	.word	0x08008941
 80088f4:	0800892f 	.word	0x0800892f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0202 	orr.w	r2, r2, #2
 8008906:	60da      	str	r2, [r3, #12]
      break;
 8008908:	e01b      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68da      	ldr	r2, [r3, #12]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f042 0204 	orr.w	r2, r2, #4
 8008918:	60da      	str	r2, [r3, #12]
      break;
 800891a:	e012      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68da      	ldr	r2, [r3, #12]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0208 	orr.w	r2, r2, #8
 800892a:	60da      	str	r2, [r3, #12]
      break;
 800892c:	e009      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68da      	ldr	r2, [r3, #12]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f042 0210 	orr.w	r2, r2, #16
 800893c:	60da      	str	r2, [r3, #12]
      break;
 800893e:	e000      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8008940:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2201      	movs	r2, #1
 8008948:	6839      	ldr	r1, [r7, #0]
 800894a:	4618      	mov	r0, r3
 800894c:	f000 fb7c 	bl	8009048 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a18      	ldr	r2, [pc, #96]	; (80089b8 <HAL_TIM_IC_Start_IT+0x240>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d009      	beq.n	800896e <HAL_TIM_IC_Start_IT+0x1f6>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008962:	d004      	beq.n	800896e <HAL_TIM_IC_Start_IT+0x1f6>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a14      	ldr	r2, [pc, #80]	; (80089bc <HAL_TIM_IC_Start_IT+0x244>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d115      	bne.n	800899a <HAL_TIM_IC_Start_IT+0x222>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689a      	ldr	r2, [r3, #8]
 8008974:	4b12      	ldr	r3, [pc, #72]	; (80089c0 <HAL_TIM_IC_Start_IT+0x248>)
 8008976:	4013      	ands	r3, r2
 8008978:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	2b06      	cmp	r3, #6
 800897e:	d015      	beq.n	80089ac <HAL_TIM_IC_Start_IT+0x234>
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008986:	d011      	beq.n	80089ac <HAL_TIM_IC_Start_IT+0x234>
    {
      __HAL_TIM_ENABLE(htim);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f042 0201 	orr.w	r2, r2, #1
 8008996:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008998:	e008      	b.n	80089ac <HAL_TIM_IC_Start_IT+0x234>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f042 0201 	orr.w	r2, r2, #1
 80089a8:	601a      	str	r2, [r3, #0]
 80089aa:	e000      	b.n	80089ae <HAL_TIM_IC_Start_IT+0x236>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3710      	adds	r7, #16
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	40012c00 	.word	0x40012c00
 80089bc:	40014000 	.word	0x40014000
 80089c0:	00010007 	.word	0x00010007

080089c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d122      	bne.n	8008a20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	f003 0302 	and.w	r3, r3, #2
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	d11b      	bne.n	8008a20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f06f 0202 	mvn.w	r2, #2
 80089f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2201      	movs	r2, #1
 80089f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	f003 0303 	and.w	r3, r3, #3
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d003      	beq.n	8008a0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7fb f8d6 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8008a0c:	e005      	b.n	8008a1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f98b 	bl	8008d2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 f992 	bl	8008d3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	f003 0304 	and.w	r3, r3, #4
 8008a2a:	2b04      	cmp	r3, #4
 8008a2c:	d122      	bne.n	8008a74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	f003 0304 	and.w	r3, r3, #4
 8008a38:	2b04      	cmp	r3, #4
 8008a3a:	d11b      	bne.n	8008a74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f06f 0204 	mvn.w	r2, #4
 8008a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2202      	movs	r2, #2
 8008a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d003      	beq.n	8008a62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7fb f8ac 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8008a60:	e005      	b.n	8008a6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f961 	bl	8008d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f968 	bl	8008d3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	691b      	ldr	r3, [r3, #16]
 8008a7a:	f003 0308 	and.w	r3, r3, #8
 8008a7e:	2b08      	cmp	r3, #8
 8008a80:	d122      	bne.n	8008ac8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f003 0308 	and.w	r3, r3, #8
 8008a8c:	2b08      	cmp	r3, #8
 8008a8e:	d11b      	bne.n	8008ac8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f06f 0208 	mvn.w	r2, #8
 8008a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2204      	movs	r2, #4
 8008a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	69db      	ldr	r3, [r3, #28]
 8008aa6:	f003 0303 	and.w	r3, r3, #3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7fb f882 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8008ab4:	e005      	b.n	8008ac2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f937 	bl	8008d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f93e 	bl	8008d3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	f003 0310 	and.w	r3, r3, #16
 8008ad2:	2b10      	cmp	r3, #16
 8008ad4:	d122      	bne.n	8008b1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	f003 0310 	and.w	r3, r3, #16
 8008ae0:	2b10      	cmp	r3, #16
 8008ae2:	d11b      	bne.n	8008b1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f06f 0210 	mvn.w	r2, #16
 8008aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2208      	movs	r2, #8
 8008af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	69db      	ldr	r3, [r3, #28]
 8008afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f7fb f858 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8008b08:	e005      	b.n	8008b16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f90d 	bl	8008d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f914 	bl	8008d3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d10e      	bne.n	8008b48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	f003 0301 	and.w	r3, r3, #1
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d107      	bne.n	8008b48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f06f 0201 	mvn.w	r2, #1
 8008b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f7fb f9a6 	bl	8003e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b52:	2b80      	cmp	r3, #128	; 0x80
 8008b54:	d10e      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b60:	2b80      	cmp	r3, #128	; 0x80
 8008b62:	d107      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fb00 	bl	8009174 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	691b      	ldr	r3, [r3, #16]
 8008b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b82:	d10e      	bne.n	8008ba2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b8e:	2b80      	cmp	r3, #128	; 0x80
 8008b90:	d107      	bne.n	8008ba2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 faf3 	bl	8009188 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	691b      	ldr	r3, [r3, #16]
 8008ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bac:	2b40      	cmp	r3, #64	; 0x40
 8008bae:	d10e      	bne.n	8008bce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bba:	2b40      	cmp	r3, #64	; 0x40
 8008bbc:	d107      	bne.n	8008bce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 f8c2 	bl	8008d52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	f003 0320 	and.w	r3, r3, #32
 8008bd8:	2b20      	cmp	r3, #32
 8008bda:	d10e      	bne.n	8008bfa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	f003 0320 	and.w	r3, r3, #32
 8008be6:	2b20      	cmp	r3, #32
 8008be8:	d107      	bne.n	8008bfa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f06f 0220 	mvn.w	r2, #32
 8008bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fab3 	bl	8009160 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008bfa:	bf00      	nop
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b084      	sub	sp, #16
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	60f8      	str	r0, [r7, #12]
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d101      	bne.n	8008c1c <HAL_TIM_IC_ConfigChannel+0x1a>
 8008c18:	2302      	movs	r3, #2
 8008c1a:	e082      	b.n	8008d22 <HAL_TIM_IC_ConfigChannel+0x120>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d11b      	bne.n	8008c62 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6818      	ldr	r0, [r3, #0]
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	6819      	ldr	r1, [r3, #0]
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	685a      	ldr	r2, [r3, #4]
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f000 f8f9 	bl	8008e30 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	699a      	ldr	r2, [r3, #24]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 020c 	bic.w	r2, r2, #12
 8008c4c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6999      	ldr	r1, [r3, #24]
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	689a      	ldr	r2, [r3, #8]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	430a      	orrs	r2, r1
 8008c5e:	619a      	str	r2, [r3, #24]
 8008c60:	e05a      	b.n	8008d18 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2b04      	cmp	r3, #4
 8008c66:	d11c      	bne.n	8008ca2 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	6819      	ldr	r1, [r3, #0]
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f000 f930 	bl	8008edc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	699a      	ldr	r2, [r3, #24]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008c8a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	6999      	ldr	r1, [r3, #24]
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	021a      	lsls	r2, r3, #8
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	430a      	orrs	r2, r1
 8008c9e:	619a      	str	r2, [r3, #24]
 8008ca0:	e03a      	b.n	8008d18 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2b08      	cmp	r3, #8
 8008ca6:	d11b      	bne.n	8008ce0 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6818      	ldr	r0, [r3, #0]
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	6819      	ldr	r1, [r3, #0]
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	685a      	ldr	r2, [r3, #4]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	f000 f94d 	bl	8008f56 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	69da      	ldr	r2, [r3, #28]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 020c 	bic.w	r2, r2, #12
 8008cca:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	69d9      	ldr	r1, [r3, #28]
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	689a      	ldr	r2, [r3, #8]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	61da      	str	r2, [r3, #28]
 8008cde:	e01b      	b.n	8008d18 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6818      	ldr	r0, [r3, #0]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	6819      	ldr	r1, [r3, #0]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	685a      	ldr	r2, [r3, #4]
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f000 f96d 	bl	8008fce <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	69da      	ldr	r2, [r3, #28]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008d02:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	69d9      	ldr	r1, [r3, #28]
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	689b      	ldr	r3, [r3, #8]
 8008d0e:	021a      	lsls	r2, r3, #8
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	430a      	orrs	r2, r1
 8008d16:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d3e:	b480      	push	{r7}
 8008d40:	b083      	sub	sp, #12
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
	...

08008d68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b085      	sub	sp, #20
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a2a      	ldr	r2, [pc, #168]	; (8008e24 <TIM_Base_SetConfig+0xbc>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d003      	beq.n	8008d88 <TIM_Base_SetConfig+0x20>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d86:	d108      	bne.n	8008d9a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a21      	ldr	r2, [pc, #132]	; (8008e24 <TIM_Base_SetConfig+0xbc>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d00b      	beq.n	8008dba <TIM_Base_SetConfig+0x52>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008da8:	d007      	beq.n	8008dba <TIM_Base_SetConfig+0x52>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a1e      	ldr	r2, [pc, #120]	; (8008e28 <TIM_Base_SetConfig+0xc0>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d003      	beq.n	8008dba <TIM_Base_SetConfig+0x52>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a1d      	ldr	r2, [pc, #116]	; (8008e2c <TIM_Base_SetConfig+0xc4>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d108      	bne.n	8008dcc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	689a      	ldr	r2, [r3, #8]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a0c      	ldr	r2, [pc, #48]	; (8008e24 <TIM_Base_SetConfig+0xbc>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d007      	beq.n	8008e08 <TIM_Base_SetConfig+0xa0>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a0b      	ldr	r2, [pc, #44]	; (8008e28 <TIM_Base_SetConfig+0xc0>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d003      	beq.n	8008e08 <TIM_Base_SetConfig+0xa0>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a0a      	ldr	r2, [pc, #40]	; (8008e2c <TIM_Base_SetConfig+0xc4>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d103      	bne.n	8008e10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	691a      	ldr	r2, [r3, #16]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	615a      	str	r2, [r3, #20]
}
 8008e16:	bf00      	nop
 8008e18:	3714      	adds	r7, #20
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	40012c00 	.word	0x40012c00
 8008e28:	40014000 	.word	0x40014000
 8008e2c:	40014400 	.word	0x40014400

08008e30 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
 8008e3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6a1b      	ldr	r3, [r3, #32]
 8008e42:	f023 0201 	bic.w	r2, r3, #1
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	699b      	ldr	r3, [r3, #24]
 8008e4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6a1b      	ldr	r3, [r3, #32]
 8008e54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	4a1e      	ldr	r2, [pc, #120]	; (8008ed4 <TIM_TI1_SetConfig+0xa4>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d007      	beq.n	8008e6e <TIM_TI1_SetConfig+0x3e>
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e64:	d003      	beq.n	8008e6e <TIM_TI1_SetConfig+0x3e>
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	4a1b      	ldr	r2, [pc, #108]	; (8008ed8 <TIM_TI1_SetConfig+0xa8>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d101      	bne.n	8008e72 <TIM_TI1_SetConfig+0x42>
 8008e6e:	2301      	movs	r3, #1
 8008e70:	e000      	b.n	8008e74 <TIM_TI1_SetConfig+0x44>
 8008e72:	2300      	movs	r3, #0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d008      	beq.n	8008e8a <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	f023 0303 	bic.w	r3, r3, #3
 8008e7e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008e80:	697a      	ldr	r2, [r7, #20]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	617b      	str	r3, [r7, #20]
 8008e88:	e003      	b.n	8008e92 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	f043 0301 	orr.w	r3, r3, #1
 8008e90:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	011b      	lsls	r3, r3, #4
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	f023 030a 	bic.w	r3, r3, #10
 8008eac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f003 030a 	and.w	r3, r3, #10
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	697a      	ldr	r2, [r7, #20]
 8008ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	621a      	str	r2, [r3, #32]
}
 8008ec6:	bf00      	nop
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	40012c00 	.word	0x40012c00
 8008ed8:	40014000 	.word	0x40014000

08008edc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b087      	sub	sp, #28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
 8008ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	f023 0210 	bic.w	r2, r3, #16
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	699b      	ldr	r3, [r3, #24]
 8008efa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6a1b      	ldr	r3, [r3, #32]
 8008f00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	021b      	lsls	r3, r3, #8
 8008f0e:	697a      	ldr	r2, [r7, #20]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	031b      	lsls	r3, r3, #12
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008f2e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	011b      	lsls	r3, r3, #4
 8008f34:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	697a      	ldr	r2, [r7, #20]
 8008f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	621a      	str	r2, [r3, #32]
}
 8008f4a:	bf00      	nop
 8008f4c:	371c      	adds	r7, #28
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr

08008f56 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008f56:	b480      	push	{r7}
 8008f58:	b087      	sub	sp, #28
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	607a      	str	r2, [r7, #4]
 8008f62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6a1b      	ldr	r3, [r3, #32]
 8008f68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	69db      	ldr	r3, [r3, #28]
 8008f74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	f023 0303 	bic.w	r3, r3, #3
 8008f82:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008f84:	697a      	ldr	r2, [r7, #20]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f92:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	697a      	ldr	r2, [r7, #20]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008fa6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	621a      	str	r2, [r3, #32]
}
 8008fc2:	bf00      	nop
 8008fc4:	371c      	adds	r7, #28
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr

08008fce <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b087      	sub	sp, #28
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	607a      	str	r2, [r7, #4]
 8008fda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6a1b      	ldr	r3, [r3, #32]
 8008fe0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	69db      	ldr	r3, [r3, #28]
 8008fec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6a1b      	ldr	r3, [r3, #32]
 8008ff2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ffa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	021b      	lsls	r3, r3, #8
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800900c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	031b      	lsls	r3, r3, #12
 8009012:	b29b      	uxth	r3, r3
 8009014:	697a      	ldr	r2, [r7, #20]
 8009016:	4313      	orrs	r3, r2
 8009018:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009020:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	031b      	lsls	r3, r3, #12
 8009026:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	4313      	orrs	r3, r2
 800902e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	621a      	str	r2, [r3, #32]
}
 800903c:	bf00      	nop
 800903e:	371c      	adds	r7, #28
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009048:	b480      	push	{r7}
 800904a:	b087      	sub	sp, #28
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	f003 031f 	and.w	r3, r3, #31
 800905a:	2201      	movs	r2, #1
 800905c:	fa02 f303 	lsl.w	r3, r2, r3
 8009060:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6a1a      	ldr	r2, [r3, #32]
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	43db      	mvns	r3, r3
 800906a:	401a      	ands	r2, r3
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6a1a      	ldr	r2, [r3, #32]
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	f003 031f 	and.w	r3, r3, #31
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	fa01 f303 	lsl.w	r3, r1, r3
 8009080:	431a      	orrs	r2, r3
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	621a      	str	r2, [r3, #32]
}
 8009086:	bf00      	nop
 8009088:	371c      	adds	r7, #28
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr
	...

08009094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d101      	bne.n	80090ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80090a8:	2302      	movs	r3, #2
 80090aa:	e04f      	b.n	800914c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2202      	movs	r2, #2
 80090b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a21      	ldr	r2, [pc, #132]	; (8009158 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d108      	bne.n	80090e8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80090dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	68fa      	ldr	r2, [r7, #12]
 8009100:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a14      	ldr	r2, [pc, #80]	; (8009158 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d009      	beq.n	8009120 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009114:	d004      	beq.n	8009120 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a10      	ldr	r2, [pc, #64]	; (800915c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d10c      	bne.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009126:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	68ba      	ldr	r2, [r7, #8]
 800912e:	4313      	orrs	r3, r2
 8009130:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2201      	movs	r2, #1
 800913e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr
 8009158:	40012c00 	.word	0x40012c00
 800915c:	40014000 	.word	0x40014000

08009160 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009168:	bf00      	nop
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009190:	bf00      	nop
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800919c:	b084      	sub	sp, #16
 800919e:	b480      	push	{r7}
 80091a0:	b083      	sub	sp, #12
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	f107 0014 	add.w	r0, r7, #20
 80091aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	b004      	add	sp, #16
 80091bc:	4770      	bx	lr

080091be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80091be:	b480      	push	{r7}
 80091c0:	b085      	sub	sp, #20
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80091c6:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80091ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	43db      	mvns	r3, r3
 80091da:	b29b      	uxth	r3, r3
 80091dc:	4013      	ands	r3, r2
 80091de:	b29a      	uxth	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80091e6:	2300      	movs	r3, #0
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3714      	adds	r7, #20
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	460b      	mov	r3, r1
 80091fe:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	370c      	adds	r7, #12
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr

0800920e <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800920e:	b084      	sub	sp, #16
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	f107 0014 	add.w	r0, r7, #20
 800921c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	370c      	adds	r7, #12
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	b004      	add	sp, #16
 800924e:	4770      	bx	lr

08009250 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800925e:	b29b      	uxth	r3, r3
 8009260:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009264:	b29a      	uxth	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr
	...

0800927c <__libc_init_array>:
 800927c:	b570      	push	{r4, r5, r6, lr}
 800927e:	4d0d      	ldr	r5, [pc, #52]	; (80092b4 <__libc_init_array+0x38>)
 8009280:	4c0d      	ldr	r4, [pc, #52]	; (80092b8 <__libc_init_array+0x3c>)
 8009282:	1b64      	subs	r4, r4, r5
 8009284:	10a4      	asrs	r4, r4, #2
 8009286:	2600      	movs	r6, #0
 8009288:	42a6      	cmp	r6, r4
 800928a:	d109      	bne.n	80092a0 <__libc_init_array+0x24>
 800928c:	4d0b      	ldr	r5, [pc, #44]	; (80092bc <__libc_init_array+0x40>)
 800928e:	4c0c      	ldr	r4, [pc, #48]	; (80092c0 <__libc_init_array+0x44>)
 8009290:	f000 f820 	bl	80092d4 <_init>
 8009294:	1b64      	subs	r4, r4, r5
 8009296:	10a4      	asrs	r4, r4, #2
 8009298:	2600      	movs	r6, #0
 800929a:	42a6      	cmp	r6, r4
 800929c:	d105      	bne.n	80092aa <__libc_init_array+0x2e>
 800929e:	bd70      	pop	{r4, r5, r6, pc}
 80092a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092a4:	4798      	blx	r3
 80092a6:	3601      	adds	r6, #1
 80092a8:	e7ee      	b.n	8009288 <__libc_init_array+0xc>
 80092aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ae:	4798      	blx	r3
 80092b0:	3601      	adds	r6, #1
 80092b2:	e7f2      	b.n	800929a <__libc_init_array+0x1e>
 80092b4:	0800a960 	.word	0x0800a960
 80092b8:	0800a960 	.word	0x0800a960
 80092bc:	0800a960 	.word	0x0800a960
 80092c0:	0800a964 	.word	0x0800a964

080092c4 <memset>:
 80092c4:	4402      	add	r2, r0
 80092c6:	4603      	mov	r3, r0
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d100      	bne.n	80092ce <memset+0xa>
 80092cc:	4770      	bx	lr
 80092ce:	f803 1b01 	strb.w	r1, [r3], #1
 80092d2:	e7f9      	b.n	80092c8 <memset+0x4>

080092d4 <_init>:
 80092d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d6:	bf00      	nop
 80092d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092da:	bc08      	pop	{r3}
 80092dc:	469e      	mov	lr, r3
 80092de:	4770      	bx	lr

080092e0 <_fini>:
 80092e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e2:	bf00      	nop
 80092e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092e6:	bc08      	pop	{r3}
 80092e8:	469e      	mov	lr, r3
 80092ea:	4770      	bx	lr
