target:
  target_type: cw310
  fpga_bitstream: "../objs/lowrisc_systems_chip_earlgrey_cw310_0.1.bit"
  force_program_bitstream: True
  fw_bin: ../objs/sca_ujson_fpga_cw310.bin
  target_clk_mult: 0.24
  target_freq: 24000000
  baudrate: 115200
  protocol: "ujson"
  port: "/dev/ttyACM_CW310_1"
husky:
  samling_rate: 200000000
  num_segments: 1
  num_cycles: 50
  offset_cycles: 100
  scope_gain: 27
capture:
  scope_select: husky
  num_traces: 40
  show_plot: True
  plot_traces: 20
  trace_db: ot_trace_library
  trace_threshold: 10000
test:
  which_test: ibex_sca_register_file_read_random
  # When True, the instruction cache is enabled.
  enable_icache: True
  # When True, the dummy instructions are enabled.
  enable_dummy_instr: False
  # When True, enable the jittery clock.
  enable_jittery_clock: False
  # When True, enable the SRAM readback feature.
  sram_readback_enable: False
