
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000394a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000114  00800060  0000394a  000039de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ee  00800174  00800174  00003af2  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00003af2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c51  00000000  00000000  00003cb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003595  00000000  00000000  00004903  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001431  00000000  00000000  00007e98  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002a58  00000000  00000000  000092c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005d0  00000000  00000000  0000bd24  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f1e  00000000  00000000  0000c2f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000852  00000000  00000000  0000d212  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 85 04 	jmp	0x90a	; 0x90a <__vector_1>
       8:	0c 94 ab 04 	jmp	0x956	; 0x956 <__vector_2>
       c:	0c 94 c3 0b 	jmp	0x1786	; 0x1786 <__vector_3>
      10:	0c 94 0f 0b 	jmp	0x161e	; 0x161e <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 cd 0f 	jmp	0x1f9a	; 0x1f9a <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 9c 15 	jmp	0x2b38	; 0x2b38 <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 c1 13 	jmp	0x2782	; 0x2782 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	ea e4       	ldi	r30, 0x4A	; 74
     226:	f9 e3       	ldi	r31, 0x39	; 57
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a4 37       	cpi	r26, 0x74	; 116
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a4 e7       	ldi	r26, 0x74	; 116
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a2 36       	cpi	r26, 0x62	; 98
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 12 02 	call	0x424	; 0x424 <main>
     248:	0c 94 a3 1c 	jmp	0x3946	; 0x3946 <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <bumperActive>:
    MOVE_TO_DESTINATION,
} state;


void bumperActive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
    destination = destination-(mleft_dist+mright_dist)/2;
     258:	80 91 60 00 	lds	r24, 0x0060
     25c:	90 91 61 00 	lds	r25, 0x0061
     260:	ac 01       	movw	r20, r24
     262:	20 91 f3 01 	lds	r18, 0x01F3
     266:	30 91 f4 01 	lds	r19, 0x01F4
     26a:	80 91 e5 01 	lds	r24, 0x01E5
     26e:	90 91 e6 01 	lds	r25, 0x01E6
     272:	82 0f       	add	r24, r18
     274:	93 1f       	adc	r25, r19
     276:	96 95       	lsr	r25
     278:	87 95       	ror	r24
     27a:	9a 01       	movw	r18, r20
     27c:	28 1b       	sub	r18, r24
     27e:	39 0b       	sbc	r19, r25
     280:	c9 01       	movw	r24, r18
     282:	90 93 61 00 	sts	0x0061, r25
     286:	80 93 60 00 	sts	0x0060, r24

    if (bumper_left)
     28a:	80 91 98 01 	lds	r24, 0x0198
     28e:	88 23       	and	r24, r24
     290:	31 f0       	breq	.+12     	; 0x29e <bumperActive+0x4e>
    {
        //stop();
        state = BUMPER_LEFT;
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	90 93 96 01 	sts	0x0196, r25
     29a:	80 93 95 01 	sts	0x0195, r24
    }
    if (bumper_right)
     29e:	80 91 f5 01 	lds	r24, 0x01F5
     2a2:	88 23       	and	r24, r24
     2a4:	31 f0       	breq	.+12     	; 0x2b2 <bumperActive+0x62>
    {
        //stop();
        state = BUMPER_RIGHT;
     2a6:	82 e0       	ldi	r24, 0x02	; 2
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	90 93 96 01 	sts	0x0196, r25
     2ae:	80 93 95 01 	sts	0x0195, r24
    }
}
     2b2:	cf 91       	pop	r28
     2b4:	df 91       	pop	r29
     2b6:	08 95       	ret

000002b8 <stateModel>:

void stateModel(void)
{
     2b8:	df 93       	push	r29
     2ba:	cf 93       	push	r28
     2bc:	00 d0       	rcall	.+0      	; 0x2be <stateModel+0x6>
     2be:	cd b7       	in	r28, 0x3d	; 61
     2c0:	de b7       	in	r29, 0x3e	; 62
	switch(state)
     2c2:	80 91 95 01 	lds	r24, 0x0195
     2c6:	90 91 96 01 	lds	r25, 0x0196
     2ca:	9a 83       	std	Y+2, r25	; 0x02
     2cc:	89 83       	std	Y+1, r24	; 0x01
     2ce:	89 81       	ldd	r24, Y+1	; 0x01
     2d0:	9a 81       	ldd	r25, Y+2	; 0x02
     2d2:	81 30       	cpi	r24, 0x01	; 1
     2d4:	91 05       	cpc	r25, r1
     2d6:	09 f4       	brne	.+2      	; 0x2da <stateModel+0x22>
     2d8:	43 c0       	rjmp	.+134    	; 0x360 <stateModel+0xa8>
     2da:	89 81       	ldd	r24, Y+1	; 0x01
     2dc:	9a 81       	ldd	r25, Y+2	; 0x02
     2de:	81 30       	cpi	r24, 0x01	; 1
     2e0:	91 05       	cpc	r25, r1
     2e2:	60 f0       	brcs	.+24     	; 0x2fc <stateModel+0x44>
     2e4:	89 81       	ldd	r24, Y+1	; 0x01
     2e6:	9a 81       	ldd	r25, Y+2	; 0x02
     2e8:	82 30       	cpi	r24, 0x02	; 2
     2ea:	91 05       	cpc	r25, r1
     2ec:	09 f4       	brne	.+2      	; 0x2f0 <stateModel+0x38>
     2ee:	67 c0       	rjmp	.+206    	; 0x3be <stateModel+0x106>
     2f0:	89 81       	ldd	r24, Y+1	; 0x01
     2f2:	9a 81       	ldd	r25, Y+2	; 0x02
     2f4:	83 30       	cpi	r24, 0x03	; 3
     2f6:	91 05       	cpc	r25, r1
     2f8:	21 f0       	breq	.+8      	; 0x302 <stateModel+0x4a>
     2fa:	8f c0       	rjmp	.+286    	; 0x41a <stateModel+0x162>
	{
		case IDLE:
		     stop();
     2fc:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
     300:	8c c0       	rjmp	.+280    	; 0x41a <stateModel+0x162>
		break;

		case MOVE_TO_DESTINATION:

             move(1000, FWD, DIST_MM(destination),true);
     302:	80 91 60 00 	lds	r24, 0x0060
     306:	90 91 61 00 	lds	r25, 0x0061
     30a:	aa 27       	eor	r26, r26
     30c:	97 fd       	sbrc	r25, 7
     30e:	a0 95       	com	r26
     310:	ba 2f       	mov	r27, r26
     312:	bc 01       	movw	r22, r24
     314:	cd 01       	movw	r24, r26
     316:	0e 94 36 19 	call	0x326c	; 0x326c <__floatsisf>
     31a:	dc 01       	movw	r26, r24
     31c:	cb 01       	movw	r24, r22
     31e:	bc 01       	movw	r22, r24
     320:	cd 01       	movw	r24, r26
     322:	2f e8       	ldi	r18, 0x8F	; 143
     324:	32 ec       	ldi	r19, 0xC2	; 194
     326:	45 e7       	ldi	r20, 0x75	; 117
     328:	5e e3       	ldi	r21, 0x3E	; 62
     32a:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <__divsf3>
     32e:	dc 01       	movw	r26, r24
     330:	cb 01       	movw	r24, r22
     332:	bc 01       	movw	r22, r24
     334:	cd 01       	movw	r24, r26
     336:	0e 94 84 16 	call	0x2d08	; 0x2d08 <__fixunssfsi>
     33a:	dc 01       	movw	r26, r24
     33c:	cb 01       	movw	r24, r22
     33e:	9c 01       	movw	r18, r24
     340:	88 ee       	ldi	r24, 0xE8	; 232
     342:	60 e0       	ldi	r22, 0x00	; 0
     344:	a9 01       	movw	r20, r18
     346:	21 e0       	ldi	r18, 0x01	; 1
     348:	0e 94 04 09 	call	0x1208	; 0x1208 <move>
             if(isMovementComplete())
     34c:	0e 94 be 08 	call	0x117c	; 0x117c <isMovementComplete>
     350:	88 23       	and	r24, r24
     352:	09 f4       	brne	.+2      	; 0x356 <stateModel+0x9e>
     354:	62 c0       	rjmp	.+196    	; 0x41a <stateModel+0x162>
            {
                state=IDLE;
     356:	10 92 96 01 	sts	0x0196, r1
     35a:	10 92 95 01 	sts	0x0195, r1
     35e:	5d c0       	rjmp	.+186    	; 0x41a <stateModel+0x162>
            }

        break;

		case BUMPER_LEFT:
            move(150, BWD, DIST_MM(200), true);
     360:	86 e9       	ldi	r24, 0x96	; 150
     362:	61 e0       	ldi	r22, 0x01	; 1
     364:	41 e4       	ldi	r20, 0x41	; 65
     366:	53 e0       	ldi	r21, 0x03	; 3
     368:	21 e0       	ldi	r18, 0x01	; 1
     36a:	0e 94 04 09 	call	0x1208	; 0x1208 <move>
            stop();
     36e:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     372:	86 e9       	ldi	r24, 0x96	; 150
     374:	63 e0       	ldi	r22, 0x03	; 3
     376:	4a e5       	ldi	r20, 0x5A	; 90
     378:	50 e0       	ldi	r21, 0x00	; 0
     37a:	21 e0       	ldi	r18, 0x01	; 1
     37c:	0e 94 cf 09 	call	0x139e	; 0x139e <rotate>
            stop();
     380:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            move(150, FWD, DIST_MM(200), true);
     384:	86 e9       	ldi	r24, 0x96	; 150
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	41 e4       	ldi	r20, 0x41	; 65
     38a:	53 e0       	ldi	r21, 0x03	; 3
     38c:	21 e0       	ldi	r18, 0x01	; 1
     38e:	0e 94 04 09 	call	0x1208	; 0x1208 <move>
            stop();
     392:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     396:	86 e9       	ldi	r24, 0x96	; 150
     398:	62 e0       	ldi	r22, 0x02	; 2
     39a:	4a e5       	ldi	r20, 0x5A	; 90
     39c:	50 e0       	ldi	r21, 0x00	; 0
     39e:	21 e0       	ldi	r18, 0x01	; 1
     3a0:	0e 94 cf 09 	call	0x139e	; 0x139e <rotate>
            stop();
     3a4:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            if(isMovementComplete())
     3a8:	0e 94 be 08 	call	0x117c	; 0x117c <isMovementComplete>
     3ac:	88 23       	and	r24, r24
     3ae:	a9 f1       	breq	.+106    	; 0x41a <stateModel+0x162>
            {
                state=MOVE_TO_DESTINATION;
     3b0:	83 e0       	ldi	r24, 0x03	; 3
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	90 93 96 01 	sts	0x0196, r25
     3b8:	80 93 95 01 	sts	0x0195, r24
     3bc:	2e c0       	rjmp	.+92     	; 0x41a <stateModel+0x162>
            }
		break;

        case BUMPER_RIGHT:
            move(150, BWD, DIST_MM(200), true);
     3be:	86 e9       	ldi	r24, 0x96	; 150
     3c0:	61 e0       	ldi	r22, 0x01	; 1
     3c2:	41 e4       	ldi	r20, 0x41	; 65
     3c4:	53 e0       	ldi	r21, 0x03	; 3
     3c6:	21 e0       	ldi	r18, 0x01	; 1
     3c8:	0e 94 04 09 	call	0x1208	; 0x1208 <move>
            stop();
     3cc:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     3d0:	86 e9       	ldi	r24, 0x96	; 150
     3d2:	62 e0       	ldi	r22, 0x02	; 2
     3d4:	4a e5       	ldi	r20, 0x5A	; 90
     3d6:	50 e0       	ldi	r21, 0x00	; 0
     3d8:	21 e0       	ldi	r18, 0x01	; 1
     3da:	0e 94 cf 09 	call	0x139e	; 0x139e <rotate>
            stop();
     3de:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            move(150, FWD, DIST_MM(200), true);
     3e2:	86 e9       	ldi	r24, 0x96	; 150
     3e4:	60 e0       	ldi	r22, 0x00	; 0
     3e6:	41 e4       	ldi	r20, 0x41	; 65
     3e8:	53 e0       	ldi	r21, 0x03	; 3
     3ea:	21 e0       	ldi	r18, 0x01	; 1
     3ec:	0e 94 04 09 	call	0x1208	; 0x1208 <move>
            stop();
     3f0:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     3f4:	86 e9       	ldi	r24, 0x96	; 150
     3f6:	63 e0       	ldi	r22, 0x03	; 3
     3f8:	4a e5       	ldi	r20, 0x5A	; 90
     3fa:	50 e0       	ldi	r21, 0x00	; 0
     3fc:	21 e0       	ldi	r18, 0x01	; 1
     3fe:	0e 94 cf 09 	call	0x139e	; 0x139e <rotate>
            stop();
     402:	0e 94 da 08 	call	0x11b4	; 0x11b4 <stop>
            if(isMovementComplete())
     406:	0e 94 be 08 	call	0x117c	; 0x117c <isMovementComplete>
     40a:	88 23       	and	r24, r24
     40c:	31 f0       	breq	.+12     	; 0x41a <stateModel+0x162>
            {
                state=MOVE_TO_DESTINATION;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	90 93 96 01 	sts	0x0196, r25
     416:	80 93 95 01 	sts	0x0195, r24
            }
		break;

	}
}
     41a:	0f 90       	pop	r0
     41c:	0f 90       	pop	r0
     41e:	cf 91       	pop	r28
     420:	df 91       	pop	r29
     422:	08 95       	ret

00000424 <main>:

int main(void)
{
     424:	df 93       	push	r29
     426:	cf 93       	push	r28
     428:	cd b7       	in	r28, 0x3d	; 61
     42a:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     42c:	0e 94 0b 13 	call	0x2616	; 0x2616 <initRobotBase>
	mSleep(1000);
     430:	88 ee       	ldi	r24, 0xE8	; 232
     432:	93 e0       	ldi	r25, 0x03	; 3
     434:	0e 94 92 12 	call	0x2524	; 0x2524 <mSleep>
	powerON();
     438:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <powerON>
	//initial value
    state = MOVE_TO_DESTINATION;
     43c:	83 e0       	ldi	r24, 0x03	; 3
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	90 93 96 01 	sts	0x0196, r25
     444:	80 93 95 01 	sts	0x0195, r24



	while(true)
	{
	    BUMPERS_setStateChangedHandler(bumperActive);
     448:	88 e2       	ldi	r24, 0x28	; 40
     44a:	91 e0       	ldi	r25, 0x01	; 1
     44c:	0e 94 56 03 	call	0x6ac	; 0x6ac <BUMPERS_setStateChangedHandler>
		stateModel();
     450:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <stateModel>
		task_RP6System();
     454:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <task_RP6System>
     458:	f7 cf       	rjmp	.-18     	; 0x448 <main+0x24>

0000045a <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     45a:	df 93       	push	r29
     45c:	cf 93       	push	r28
     45e:	cd b7       	in	r28, 0x3d	; 61
     460:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     462:	80 91 ac 01 	lds	r24, 0x01AC
     466:	84 30       	cpi	r24, 0x04	; 4
     468:	10 f0       	brcs	.+4      	; 0x46e <enablePowerOnWarning+0x14>
			leds_on = 0; 
     46a:	10 92 ac 01 	sts	0x01AC, r1
	}
     46e:	cf 91       	pop	r28
     470:	df 91       	pop	r29
     472:	08 95       	ret

00000474 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     474:	df 93       	push	r29
     476:	cf 93       	push	r28
     478:	cd b7       	in	r28, 0x3d	; 61
     47a:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     47c:	84 e0       	ldi	r24, 0x04	; 4
     47e:	80 93 ac 01 	sts	0x01AC, r24
	}
     482:	cf 91       	pop	r28
     484:	df 91       	pop	r29
     486:	08 95       	ret

00000488 <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     488:	df 93       	push	r29
     48a:	cf 93       	push	r28
     48c:	00 d0       	rcall	.+0      	; 0x48e <updateStatusLEDs+0x6>
     48e:	cd b7       	in	r28, 0x3d	; 61
     490:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     492:	a7 e3       	ldi	r26, 0x37	; 55
     494:	b0 e0       	ldi	r27, 0x00	; 0
     496:	e7 e3       	ldi	r30, 0x37	; 55
     498:	f0 e0       	ldi	r31, 0x00	; 0
     49a:	80 81       	ld	r24, Z
     49c:	8c 77       	andi	r24, 0x7C	; 124
     49e:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     4a0:	a8 e3       	ldi	r26, 0x38	; 56
     4a2:	b0 e0       	ldi	r27, 0x00	; 0
     4a4:	e8 e3       	ldi	r30, 0x38	; 56
     4a6:	f0 e0       	ldi	r31, 0x00	; 0
     4a8:	80 81       	ld	r24, Z
     4aa:	8c 77       	andi	r24, 0x7C	; 124
     4ac:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     4ae:	80 91 97 01 	lds	r24, 0x0197
     4b2:	88 70       	andi	r24, 0x08	; 8
     4b4:	88 23       	and	r24, r24
     4b6:	71 f0       	breq	.+28     	; 0x4d4 <updateStatusLEDs+0x4c>
     4b8:	a7 e3       	ldi	r26, 0x37	; 55
     4ba:	b0 e0       	ldi	r27, 0x00	; 0
     4bc:	e7 e3       	ldi	r30, 0x37	; 55
     4be:	f0 e0       	ldi	r31, 0x00	; 0
     4c0:	80 81       	ld	r24, Z
     4c2:	80 68       	ori	r24, 0x80	; 128
     4c4:	8c 93       	st	X, r24
     4c6:	a8 e3       	ldi	r26, 0x38	; 56
     4c8:	b0 e0       	ldi	r27, 0x00	; 0
     4ca:	e8 e3       	ldi	r30, 0x38	; 56
     4cc:	f0 e0       	ldi	r31, 0x00	; 0
     4ce:	80 81       	ld	r24, Z
     4d0:	80 68       	ori	r24, 0x80	; 128
     4d2:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     4d4:	80 91 97 01 	lds	r24, 0x0197
     4d8:	80 71       	andi	r24, 0x10	; 16
     4da:	88 23       	and	r24, r24
     4dc:	71 f0       	breq	.+28     	; 0x4fa <updateStatusLEDs+0x72>
     4de:	a7 e3       	ldi	r26, 0x37	; 55
     4e0:	b0 e0       	ldi	r27, 0x00	; 0
     4e2:	e7 e3       	ldi	r30, 0x37	; 55
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	80 81       	ld	r24, Z
     4e8:	82 60       	ori	r24, 0x02	; 2
     4ea:	8c 93       	st	X, r24
     4ec:	a8 e3       	ldi	r26, 0x38	; 56
     4ee:	b0 e0       	ldi	r27, 0x00	; 0
     4f0:	e8 e3       	ldi	r30, 0x38	; 56
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	80 81       	ld	r24, Z
     4f6:	82 60       	ori	r24, 0x02	; 2
     4f8:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     4fa:	80 91 97 01 	lds	r24, 0x0197
     4fe:	80 72       	andi	r24, 0x20	; 32
     500:	88 23       	and	r24, r24
     502:	71 f0       	breq	.+28     	; 0x520 <updateStatusLEDs+0x98>
     504:	a7 e3       	ldi	r26, 0x37	; 55
     506:	b0 e0       	ldi	r27, 0x00	; 0
     508:	e7 e3       	ldi	r30, 0x37	; 55
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	80 81       	ld	r24, Z
     50e:	81 60       	ori	r24, 0x01	; 1
     510:	8c 93       	st	X, r24
     512:	a8 e3       	ldi	r26, 0x38	; 56
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	e8 e3       	ldi	r30, 0x38	; 56
     518:	f0 e0       	ldi	r31, 0x00	; 0
     51a:	80 81       	ld	r24, Z
     51c:	81 60       	ori	r24, 0x01	; 1
     51e:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     520:	a4 e3       	ldi	r26, 0x34	; 52
     522:	b0 e0       	ldi	r27, 0x00	; 0
     524:	e4 e3       	ldi	r30, 0x34	; 52
     526:	f0 e0       	ldi	r31, 0x00	; 0
     528:	80 81       	ld	r24, Z
     52a:	8f 78       	andi	r24, 0x8F	; 143
     52c:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     52e:	a5 e3       	ldi	r26, 0x35	; 53
     530:	b0 e0       	ldi	r27, 0x00	; 0
     532:	e5 e3       	ldi	r30, 0x35	; 53
     534:	f0 e0       	ldi	r31, 0x00	; 0
     536:	80 81       	ld	r24, Z
     538:	8f 78       	andi	r24, 0x8F	; 143
     53a:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     53c:	a4 e3       	ldi	r26, 0x34	; 52
     53e:	b0 e0       	ldi	r27, 0x00	; 0
     540:	e4 e3       	ldi	r30, 0x34	; 52
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	28 2f       	mov	r18, r24
     548:	80 91 97 01 	lds	r24, 0x0197
     54c:	88 2f       	mov	r24, r24
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	82 95       	swap	r24
     552:	92 95       	swap	r25
     554:	90 7f       	andi	r25, 0xF0	; 240
     556:	98 27       	eor	r25, r24
     558:	80 7f       	andi	r24, 0xF0	; 240
     55a:	98 27       	eor	r25, r24
     55c:	80 77       	andi	r24, 0x70	; 112
     55e:	82 2b       	or	r24, r18
     560:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     562:	a5 e3       	ldi	r26, 0x35	; 53
     564:	b0 e0       	ldi	r27, 0x00	; 0
     566:	e5 e3       	ldi	r30, 0x35	; 53
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	80 81       	ld	r24, Z
     56c:	28 2f       	mov	r18, r24
     56e:	80 91 97 01 	lds	r24, 0x0197
     572:	88 2f       	mov	r24, r24
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	82 95       	swap	r24
     578:	92 95       	swap	r25
     57a:	90 7f       	andi	r25, 0xF0	; 240
     57c:	98 27       	eor	r25, r24
     57e:	80 7f       	andi	r24, 0xF0	; 240
     580:	98 27       	eor	r25, r24
     582:	80 77       	andi	r24, 0x70	; 112
     584:	82 2b       	or	r24, r18
     586:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     588:	80 91 ac 01 	lds	r24, 0x01AC
     58c:	88 23       	and	r24, r24
     58e:	59 f4       	brne	.+22     	; 0x5a6 <updateStatusLEDs+0x11e>
     590:	80 91 97 01 	lds	r24, 0x0197
     594:	8a 83       	std	Y+2, r24	; 0x02
     596:	8a 81       	ldd	r24, Y+2	; 0x02
     598:	88 23       	and	r24, r24
     59a:	11 f0       	breq	.+4      	; 0x5a0 <updateStatusLEDs+0x118>
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	8a 83       	std	Y+2, r24	; 0x02
     5a0:	8a 81       	ldd	r24, Y+2	; 0x02
     5a2:	89 83       	std	Y+1, r24	; 0x01
     5a4:	03 c0       	rjmp	.+6      	; 0x5ac <updateStatusLEDs+0x124>
     5a6:	80 91 ac 01 	lds	r24, 0x01AC
     5aa:	89 83       	std	Y+1, r24	; 0x01
     5ac:	89 81       	ldd	r24, Y+1	; 0x01
     5ae:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
     5b2:	0f 90       	pop	r0
     5b4:	0f 90       	pop	r0
     5b6:	cf 91       	pop	r28
     5b8:	df 91       	pop	r29
     5ba:	08 95       	ret

000005bc <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     5bc:	df 93       	push	r29
     5be:	cf 93       	push	r28
     5c0:	0f 92       	push	r0
     5c2:	cd b7       	in	r28, 0x3d	; 61
     5c4:	de b7       	in	r29, 0x3e	; 62
     5c6:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     5c8:	89 81       	ldd	r24, Y+1	; 0x01
     5ca:	80 93 97 01 	sts	0x0197, r24
	updateStatusLEDs();
     5ce:	0e 94 44 02 	call	0x488	; 0x488 <updateStatusLEDs>
}
     5d2:	0f 90       	pop	r0
     5d4:	cf 91       	pop	r28
     5d6:	df 91       	pop	r29
     5d8:	08 95       	ret

000005da <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     5da:	df 93       	push	r29
     5dc:	cf 93       	push	r28
     5de:	0f 92       	push	r0
     5e0:	cd b7       	in	r28, 0x3d	; 61
     5e2:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     5e4:	a8 e3       	ldi	r26, 0x38	; 56
     5e6:	b0 e0       	ldi	r27, 0x00	; 0
     5e8:	e8 e3       	ldi	r30, 0x38	; 56
     5ea:	f0 e0       	ldi	r31, 0x00	; 0
     5ec:	80 81       	ld	r24, Z
     5ee:	8e 7f       	andi	r24, 0xFE	; 254
     5f0:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     5f2:	a7 e3       	ldi	r26, 0x37	; 55
     5f4:	b0 e0       	ldi	r27, 0x00	; 0
     5f6:	e7 e3       	ldi	r30, 0x37	; 55
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	80 81       	ld	r24, Z
     5fc:	8e 7f       	andi	r24, 0xFE	; 254
     5fe:	8c 93       	st	X, r24
	nop();
     600:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     602:	e6 e3       	ldi	r30, 0x36	; 54
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	80 81       	ld	r24, Z
     608:	81 70       	andi	r24, 0x01	; 1
     60a:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     60c:	80 91 97 01 	lds	r24, 0x0197
     610:	80 72       	andi	r24, 0x20	; 32
     612:	88 23       	and	r24, r24
     614:	71 f0       	breq	.+28     	; 0x632 <getBumperLeft+0x58>
		DDRB |= SL6; 
     616:	a7 e3       	ldi	r26, 0x37	; 55
     618:	b0 e0       	ldi	r27, 0x00	; 0
     61a:	e7 e3       	ldi	r30, 0x37	; 55
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	81 60       	ori	r24, 0x01	; 1
     622:	8c 93       	st	X, r24
		PORTB |= SL6; 
     624:	a8 e3       	ldi	r26, 0x38	; 56
     626:	b0 e0       	ldi	r27, 0x00	; 0
     628:	e8 e3       	ldi	r30, 0x38	; 56
     62a:	f0 e0       	ldi	r31, 0x00	; 0
     62c:	80 81       	ld	r24, Z
     62e:	81 60       	ori	r24, 0x01	; 1
     630:	8c 93       	st	X, r24
	}
	return tmp;
     632:	89 81       	ldd	r24, Y+1	; 0x01
}
     634:	0f 90       	pop	r0
     636:	cf 91       	pop	r28
     638:	df 91       	pop	r29
     63a:	08 95       	ret

0000063c <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     63c:	df 93       	push	r29
     63e:	cf 93       	push	r28
     640:	0f 92       	push	r0
     642:	cd b7       	in	r28, 0x3d	; 61
     644:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     646:	a5 e3       	ldi	r26, 0x35	; 53
     648:	b0 e0       	ldi	r27, 0x00	; 0
     64a:	e5 e3       	ldi	r30, 0x35	; 53
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	80 81       	ld	r24, Z
     650:	8f 7b       	andi	r24, 0xBF	; 191
     652:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     654:	a4 e3       	ldi	r26, 0x34	; 52
     656:	b0 e0       	ldi	r27, 0x00	; 0
     658:	e4 e3       	ldi	r30, 0x34	; 52
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	8f 7b       	andi	r24, 0xBF	; 191
     660:	8c 93       	st	X, r24
	nop();
     662:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     664:	e3 e3       	ldi	r30, 0x33	; 51
     666:	f0 e0       	ldi	r31, 0x00	; 0
     668:	80 81       	ld	r24, Z
     66a:	80 74       	andi	r24, 0x40	; 64
     66c:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     66e:	80 91 97 01 	lds	r24, 0x0197
     672:	84 70       	andi	r24, 0x04	; 4
     674:	88 23       	and	r24, r24
     676:	71 f0       	breq	.+28     	; 0x694 <getBumperRight+0x58>
		DDRC |= SL3; 
     678:	a4 e3       	ldi	r26, 0x34	; 52
     67a:	b0 e0       	ldi	r27, 0x00	; 0
     67c:	e4 e3       	ldi	r30, 0x34	; 52
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	80 81       	ld	r24, Z
     682:	80 64       	ori	r24, 0x40	; 64
     684:	8c 93       	st	X, r24
		PORTC |= SL3; 
     686:	a5 e3       	ldi	r26, 0x35	; 53
     688:	b0 e0       	ldi	r27, 0x00	; 0
     68a:	e5 e3       	ldi	r30, 0x35	; 53
     68c:	f0 e0       	ldi	r31, 0x00	; 0
     68e:	80 81       	ld	r24, Z
     690:	80 64       	ori	r24, 0x40	; 64
     692:	8c 93       	st	X, r24
	}
	return tmp;
     694:	89 81       	ldd	r24, Y+1	; 0x01
}
     696:	0f 90       	pop	r0
     698:	cf 91       	pop	r28
     69a:	df 91       	pop	r29
     69c:	08 95       	ret

0000069e <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     69e:	df 93       	push	r29
     6a0:	cf 93       	push	r28
     6a2:	cd b7       	in	r28, 0x3d	; 61
     6a4:	de b7       	in	r29, 0x3e	; 62
     6a6:	cf 91       	pop	r28
     6a8:	df 91       	pop	r29
     6aa:	08 95       	ret

000006ac <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     6ac:	df 93       	push	r29
     6ae:	cf 93       	push	r28
     6b0:	00 d0       	rcall	.+0      	; 0x6b2 <BUMPERS_setStateChangedHandler+0x6>
     6b2:	cd b7       	in	r28, 0x3d	; 61
     6b4:	de b7       	in	r29, 0x3e	; 62
     6b6:	9a 83       	std	Y+2, r25	; 0x02
     6b8:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     6ba:	89 81       	ldd	r24, Y+1	; 0x01
     6bc:	9a 81       	ldd	r25, Y+2	; 0x02
     6be:	90 93 63 00 	sts	0x0063, r25
     6c2:	80 93 62 00 	sts	0x0062, r24
}
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
     6ca:	cf 91       	pop	r28
     6cc:	df 91       	pop	r29
     6ce:	08 95       	ret

000006d0 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     6d0:	df 93       	push	r29
     6d2:	cf 93       	push	r28
     6d4:	00 d0       	rcall	.+0      	; 0x6d6 <task_Bumpers+0x6>
     6d6:	cd b7       	in	r28, 0x3d	; 61
     6d8:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     6da:	80 91 e4 01 	lds	r24, 0x01E4
     6de:	83 33       	cpi	r24, 0x33	; 51
     6e0:	e8 f0       	brcs	.+58     	; 0x71c <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     6e2:	0e 94 ed 02 	call	0x5da	; 0x5da <getBumperLeft>
     6e6:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     6e8:	0e 94 1e 03 	call	0x63c	; 0x63c <getBumperRight>
     6ec:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     6ee:	90 91 98 01 	lds	r25, 0x0198
     6f2:	8a 81       	ldd	r24, Y+2	; 0x02
     6f4:	98 17       	cp	r25, r24
     6f6:	29 f4       	brne	.+10     	; 0x702 <task_Bumpers+0x32>
     6f8:	90 91 f5 01 	lds	r25, 0x01F5
     6fc:	89 81       	ldd	r24, Y+1	; 0x01
     6fe:	98 17       	cp	r25, r24
     700:	59 f0       	breq	.+22     	; 0x718 <task_Bumpers+0x48>
			bumper_left = left;
     702:	8a 81       	ldd	r24, Y+2	; 0x02
     704:	80 93 98 01 	sts	0x0198, r24
			bumper_right = right;
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	80 93 f5 01 	sts	0x01F5, r24
			BUMPERS_stateChangedHandler();
     70e:	e0 91 62 00 	lds	r30, 0x0062
     712:	f0 91 63 00 	lds	r31, 0x0063
     716:	09 95       	icall
		}
		bumper_timer = 0;
     718:	10 92 e4 01 	sts	0x01E4, r1
	}
}
     71c:	0f 90       	pop	r0
     71e:	0f 90       	pop	r0
     720:	cf 91       	pop	r28
     722:	df 91       	pop	r29
     724:	08 95       	ret

00000726 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     726:	df 93       	push	r29
     728:	cf 93       	push	r28
     72a:	00 d0       	rcall	.+0      	; 0x72c <readADC+0x6>
     72c:	0f 92       	push	r0
     72e:	cd b7       	in	r28, 0x3d	; 61
     730:	de b7       	in	r29, 0x3e	; 62
     732:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     734:	e6 e2       	ldi	r30, 0x26	; 38
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	88 2f       	mov	r24, r24
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	80 74       	andi	r24, 0x40	; 64
     740:	90 70       	andi	r25, 0x00	; 0
     742:	00 97       	sbiw	r24, 0x00	; 0
     744:	19 f0       	breq	.+6      	; 0x74c <readADC+0x26>
     746:	1b 82       	std	Y+3, r1	; 0x03
     748:	1a 82       	std	Y+2, r1	; 0x02
     74a:	1f c0       	rjmp	.+62     	; 0x78a <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     74c:	e7 e2       	ldi	r30, 0x27	; 39
     74e:	f0 e0       	ldi	r31, 0x00	; 0
     750:	89 81       	ldd	r24, Y+1	; 0x01
     752:	80 64       	ori	r24, 0x40	; 64
     754:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     756:	e6 e2       	ldi	r30, 0x26	; 38
     758:	f0 e0       	ldi	r31, 0x00	; 0
     75a:	86 ed       	ldi	r24, 0xD6	; 214
     75c:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     75e:	e6 e2       	ldi	r30, 0x26	; 38
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	80 81       	ld	r24, Z
     764:	88 2f       	mov	r24, r24
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	80 74       	andi	r24, 0x40	; 64
     76a:	90 70       	andi	r25, 0x00	; 0
     76c:	00 97       	sbiw	r24, 0x00	; 0
     76e:	b9 f7       	brne	.-18     	; 0x75e <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     770:	a6 e2       	ldi	r26, 0x26	; 38
     772:	b0 e0       	ldi	r27, 0x00	; 0
     774:	e6 e2       	ldi	r30, 0x26	; 38
     776:	f0 e0       	ldi	r31, 0x00	; 0
     778:	80 81       	ld	r24, Z
     77a:	80 61       	ori	r24, 0x10	; 16
     77c:	8c 93       	st	X, r24
	return ADC;
     77e:	e4 e2       	ldi	r30, 0x24	; 36
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	91 81       	ldd	r25, Z+1	; 0x01
     786:	9b 83       	std	Y+3, r25	; 0x03
     788:	8a 83       	std	Y+2, r24	; 0x02
     78a:	8a 81       	ldd	r24, Y+2	; 0x02
     78c:	9b 81       	ldd	r25, Y+3	; 0x03
}
     78e:	0f 90       	pop	r0
     790:	0f 90       	pop	r0
     792:	0f 90       	pop	r0
     794:	cf 91       	pop	r28
     796:	df 91       	pop	r29
     798:	08 95       	ret

0000079a <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     79a:	df 93       	push	r29
     79c:	cf 93       	push	r28
     79e:	0f 92       	push	r0
     7a0:	cd b7       	in	r28, 0x3d	; 61
     7a2:	de b7       	in	r29, 0x3e	; 62
     7a4:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     7a6:	e7 e2       	ldi	r30, 0x27	; 39
     7a8:	f0 e0       	ldi	r31, 0x00	; 0
     7aa:	89 81       	ldd	r24, Y+1	; 0x01
     7ac:	80 64       	ori	r24, 0x40	; 64
     7ae:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     7b0:	e6 e2       	ldi	r30, 0x26	; 38
     7b2:	f0 e0       	ldi	r31, 0x00	; 0
     7b4:	86 ed       	ldi	r24, 0xD6	; 214
     7b6:	80 83       	st	Z, r24
}
     7b8:	0f 90       	pop	r0
     7ba:	cf 91       	pop	r28
     7bc:	df 91       	pop	r29
     7be:	08 95       	ret

000007c0 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     7c0:	df 93       	push	r29
     7c2:	cf 93       	push	r28
     7c4:	00 d0       	rcall	.+0      	; 0x7c6 <task_ADC+0x6>
     7c6:	cd b7       	in	r28, 0x3d	; 61
     7c8:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     7ca:	e6 e2       	ldi	r30, 0x26	; 38
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	88 2f       	mov	r24, r24
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	80 74       	andi	r24, 0x40	; 64
     7d6:	90 70       	andi	r25, 0x00	; 0
     7d8:	00 97       	sbiw	r24, 0x00	; 0
     7da:	09 f0       	breq	.+2      	; 0x7de <task_ADC+0x1e>
     7dc:	91 c0       	rjmp	.+290    	; 0x900 <__stack+0xa1>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     7de:	80 91 79 01 	lds	r24, 0x0179
     7e2:	28 2f       	mov	r18, r24
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	3a 83       	std	Y+2, r19	; 0x02
     7e8:	29 83       	std	Y+1, r18	; 0x01
     7ea:	89 81       	ldd	r24, Y+1	; 0x01
     7ec:	9a 81       	ldd	r25, Y+2	; 0x02
     7ee:	83 30       	cpi	r24, 0x03	; 3
     7f0:	91 05       	cpc	r25, r1
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <task_ADC+0x36>
     7f4:	4a c0       	rjmp	.+148    	; 0x88a <__stack+0x2b>
     7f6:	29 81       	ldd	r18, Y+1	; 0x01
     7f8:	3a 81       	ldd	r19, Y+2	; 0x02
     7fa:	24 30       	cpi	r18, 0x04	; 4
     7fc:	31 05       	cpc	r19, r1
     7fe:	7c f4       	brge	.+30     	; 0x81e <task_ADC+0x5e>
     800:	89 81       	ldd	r24, Y+1	; 0x01
     802:	9a 81       	ldd	r25, Y+2	; 0x02
     804:	81 30       	cpi	r24, 0x01	; 1
     806:	91 05       	cpc	r25, r1
     808:	41 f1       	breq	.+80     	; 0x85a <task_ADC+0x9a>
     80a:	29 81       	ldd	r18, Y+1	; 0x01
     80c:	3a 81       	ldd	r19, Y+2	; 0x02
     80e:	22 30       	cpi	r18, 0x02	; 2
     810:	31 05       	cpc	r19, r1
     812:	7c f5       	brge	.+94     	; 0x872 <__stack+0x13>
     814:	89 81       	ldd	r24, Y+1	; 0x01
     816:	9a 81       	ldd	r25, Y+2	; 0x02
     818:	00 97       	sbiw	r24, 0x00	; 0
     81a:	99 f0       	breq	.+38     	; 0x842 <task_ADC+0x82>
     81c:	65 c0       	rjmp	.+202    	; 0x8e8 <__stack+0x89>
     81e:	29 81       	ldd	r18, Y+1	; 0x01
     820:	3a 81       	ldd	r19, Y+2	; 0x02
     822:	25 30       	cpi	r18, 0x05	; 5
     824:	31 05       	cpc	r19, r1
     826:	09 f4       	brne	.+2      	; 0x82a <task_ADC+0x6a>
     828:	48 c0       	rjmp	.+144    	; 0x8ba <__stack+0x5b>
     82a:	89 81       	ldd	r24, Y+1	; 0x01
     82c:	9a 81       	ldd	r25, Y+2	; 0x02
     82e:	85 30       	cpi	r24, 0x05	; 5
     830:	91 05       	cpc	r25, r1
     832:	bc f1       	brlt	.+110    	; 0x8a2 <__stack+0x43>
     834:	29 81       	ldd	r18, Y+1	; 0x01
     836:	3a 81       	ldd	r19, Y+2	; 0x02
     838:	26 30       	cpi	r18, 0x06	; 6
     83a:	31 05       	cpc	r19, r1
     83c:	09 f4       	brne	.+2      	; 0x840 <task_ADC+0x80>
     83e:	49 c0       	rjmp	.+146    	; 0x8d2 <__stack+0x73>
     840:	53 c0       	rjmp	.+166    	; 0x8e8 <__stack+0x89>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     842:	e4 e2       	ldi	r30, 0x24	; 36
     844:	f0 e0       	ldi	r31, 0x00	; 0
     846:	80 81       	ld	r24, Z
     848:	91 81       	ldd	r25, Z+1	; 0x01
     84a:	90 93 f9 01 	sts	0x01F9, r25
     84e:	80 93 f8 01 	sts	0x01F8, r24
     852:	86 e0       	ldi	r24, 0x06	; 6
     854:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     858:	47 c0       	rjmp	.+142    	; 0x8e8 <__stack+0x89>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     85a:	e4 e2       	ldi	r30, 0x24	; 36
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	80 81       	ld	r24, Z
     860:	91 81       	ldd	r25, Z+1	; 0x01
     862:	90 93 fe 01 	sts	0x01FE, r25
     866:	80 93 fd 01 	sts	0x01FD, r24
     86a:	85 e0       	ldi	r24, 0x05	; 5
     86c:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     870:	3b c0       	rjmp	.+118    	; 0x8e8 <__stack+0x89>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     872:	e4 e2       	ldi	r30, 0x24	; 36
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	80 81       	ld	r24, Z
     878:	91 81       	ldd	r25, Z+1	; 0x01
     87a:	90 93 ef 01 	sts	0x01EF, r25
     87e:	80 93 ee 01 	sts	0x01EE, r24
     882:	83 e0       	ldi	r24, 0x03	; 3
     884:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     888:	2f c0       	rjmp	.+94     	; 0x8e8 <__stack+0x89>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     88a:	e4 e2       	ldi	r30, 0x24	; 36
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	80 81       	ld	r24, Z
     890:	91 81       	ldd	r25, Z+1	; 0x01
     892:	90 93 b8 01 	sts	0x01B8, r25
     896:	80 93 b7 01 	sts	0x01B7, r24
     89a:	82 e0       	ldi	r24, 0x02	; 2
     89c:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     8a0:	23 c0       	rjmp	.+70     	; 0x8e8 <__stack+0x89>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     8a2:	e4 e2       	ldi	r30, 0x24	; 36
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	80 81       	ld	r24, Z
     8a8:	91 81       	ldd	r25, Z+1	; 0x01
     8aa:	90 93 de 01 	sts	0x01DE, r25
     8ae:	80 93 dd 01 	sts	0x01DD, r24
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     8b8:	17 c0       	rjmp	.+46     	; 0x8e8 <__stack+0x89>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     8ba:	e4 e2       	ldi	r30, 0x24	; 36
     8bc:	f0 e0       	ldi	r31, 0x00	; 0
     8be:	80 81       	ld	r24, Z
     8c0:	91 81       	ldd	r25, Z+1	; 0x01
     8c2:	90 93 ec 01 	sts	0x01EC, r25
     8c6:	80 93 eb 01 	sts	0x01EB, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
     8d0:	0b c0       	rjmp	.+22     	; 0x8e8 <__stack+0x89>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     8d2:	e4 e2       	ldi	r30, 0x24	; 36
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	80 81       	ld	r24, Z
     8d8:	91 81       	ldd	r25, Z+1	; 0x01
     8da:	90 93 b6 01 	sts	0x01B6, r25
     8de:	80 93 b5 01 	sts	0x01B5, r24
     8e2:	87 e0       	ldi	r24, 0x07	; 7
     8e4:	0e 94 cd 03 	call	0x79a	; 0x79a <startADC>
		}
		if(current_adc_channel == 6)
     8e8:	80 91 79 01 	lds	r24, 0x0179
     8ec:	86 30       	cpi	r24, 0x06	; 6
     8ee:	19 f4       	brne	.+6      	; 0x8f6 <__stack+0x97>
			current_adc_channel = 0;
     8f0:	10 92 79 01 	sts	0x0179, r1
     8f4:	05 c0       	rjmp	.+10     	; 0x900 <__stack+0xa1>
		else
			current_adc_channel++;
     8f6:	80 91 79 01 	lds	r24, 0x0179
     8fa:	8f 5f       	subi	r24, 0xFF	; 255
     8fc:	80 93 79 01 	sts	0x0179, r24
	}
}
     900:	0f 90       	pop	r0
     902:	0f 90       	pop	r0
     904:	cf 91       	pop	r28
     906:	df 91       	pop	r29
     908:	08 95       	ret

0000090a <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     90a:	1f 92       	push	r1
     90c:	0f 92       	push	r0
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	0f 92       	push	r0
     912:	11 24       	eor	r1, r1
     914:	8f 93       	push	r24
     916:	9f 93       	push	r25
     918:	df 93       	push	r29
     91a:	cf 93       	push	r28
     91c:	cd b7       	in	r28, 0x3d	; 61
     91e:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     920:	80 91 f3 01 	lds	r24, 0x01F3
     924:	90 91 f4 01 	lds	r25, 0x01F4
     928:	01 96       	adiw	r24, 0x01	; 1
     92a:	90 93 f4 01 	sts	0x01F4, r25
     92e:	80 93 f3 01 	sts	0x01F3, r24
	mleft_counter++;	
     932:	80 91 e9 01 	lds	r24, 0x01E9
     936:	90 91 ea 01 	lds	r25, 0x01EA
     93a:	01 96       	adiw	r24, 0x01	; 1
     93c:	90 93 ea 01 	sts	0x01EA, r25
     940:	80 93 e9 01 	sts	0x01E9, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     944:	cf 91       	pop	r28
     946:	df 91       	pop	r29
     948:	9f 91       	pop	r25
     94a:	8f 91       	pop	r24
     94c:	0f 90       	pop	r0
     94e:	0f be       	out	0x3f, r0	; 63
     950:	0f 90       	pop	r0
     952:	1f 90       	pop	r1
     954:	18 95       	reti

00000956 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     956:	1f 92       	push	r1
     958:	0f 92       	push	r0
     95a:	0f b6       	in	r0, 0x3f	; 63
     95c:	0f 92       	push	r0
     95e:	11 24       	eor	r1, r1
     960:	8f 93       	push	r24
     962:	9f 93       	push	r25
     964:	df 93       	push	r29
     966:	cf 93       	push	r28
     968:	cd b7       	in	r28, 0x3d	; 61
     96a:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     96c:	80 91 e5 01 	lds	r24, 0x01E5
     970:	90 91 e6 01 	lds	r25, 0x01E6
     974:	01 96       	adiw	r24, 0x01	; 1
     976:	90 93 e6 01 	sts	0x01E6, r25
     97a:	80 93 e5 01 	sts	0x01E5, r24
	mright_counter++;
     97e:	80 91 bf 01 	lds	r24, 0x01BF
     982:	90 91 c0 01 	lds	r25, 0x01C0
     986:	01 96       	adiw	r24, 0x01	; 1
     988:	90 93 c0 01 	sts	0x01C0, r25
     98c:	80 93 bf 01 	sts	0x01BF, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     990:	cf 91       	pop	r28
     992:	df 91       	pop	r29
     994:	9f 91       	pop	r25
     996:	8f 91       	pop	r24
     998:	0f 90       	pop	r0
     99a:	0f be       	out	0x3f, r0	; 63
     99c:	0f 90       	pop	r0
     99e:	1f 90       	pop	r1
     9a0:	18 95       	reti

000009a2 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     9a2:	df 93       	push	r29
     9a4:	cf 93       	push	r28
     9a6:	cd b7       	in	r28, 0x3d	; 61
     9a8:	de b7       	in	r29, 0x3e	; 62
     9aa:	cf 91       	pop	r28
     9ac:	df 91       	pop	r29
     9ae:	08 95       	ret

000009b0 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     9b0:	df 93       	push	r29
     9b2:	cf 93       	push	r28
     9b4:	00 d0       	rcall	.+0      	; 0x9b6 <MOTIONCONTROL_setStateChangedHandler+0x6>
     9b6:	cd b7       	in	r28, 0x3d	; 61
     9b8:	de b7       	in	r29, 0x3e	; 62
     9ba:	9a 83       	std	Y+2, r25	; 0x02
     9bc:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     9be:	89 81       	ldd	r24, Y+1	; 0x01
     9c0:	9a 81       	ldd	r25, Y+2	; 0x02
     9c2:	90 93 65 00 	sts	0x0065, r25
     9c6:	80 93 64 00 	sts	0x0064, r24
}
     9ca:	0f 90       	pop	r0
     9cc:	0f 90       	pop	r0
     9ce:	cf 91       	pop	r28
     9d0:	df 91       	pop	r29
     9d2:	08 95       	ret

000009d4 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     9d4:	df 93       	push	r29
     9d6:	cf 93       	push	r28
     9d8:	00 d0       	rcall	.+0      	; 0x9da <emergencyShutdown+0x6>
     9da:	cd b7       	in	r28, 0x3d	; 61
     9dc:	de b7       	in	r29, 0x3e	; 62
     9de:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     9e0:	f8 94       	cli
	IRCOMM_OFF();
     9e2:	a2 e3       	ldi	r26, 0x32	; 50
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	e2 e3       	ldi	r30, 0x32	; 50
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	80 81       	ld	r24, Z
     9ec:	8f 77       	andi	r24, 0x7F	; 127
     9ee:	8c 93       	st	X, r24
	setACSPwrOff();
     9f0:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <setACSPwrOff>
	mleft_power = 0;
     9f4:	10 92 ae 01 	sts	0x01AE, r1
     9f8:	10 92 ad 01 	sts	0x01AD, r1
	mright_power = 0;
     9fc:	10 92 be 01 	sts	0x01BE, r1
     a00:	10 92 bd 01 	sts	0x01BD, r1
	left_i = 0;
     a04:	10 92 a8 01 	sts	0x01A8, r1
     a08:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
     a0c:	10 92 e3 01 	sts	0x01E3, r1
     a10:	10 92 e2 01 	sts	0x01E2, r1
	mleft_ptmp = 0;
     a14:	10 92 fc 01 	sts	0x01FC, r1
	mright_ptmp = 0;
     a18:	10 92 da 01 	sts	0x01DA, r1
	OCR1AL = 0;
     a1c:	ea e4       	ldi	r30, 0x4A	; 74
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	10 82       	st	Z, r1
	OCR1BL = 0;
     a22:	e8 e4       	ldi	r30, 0x48	; 72
     a24:	f0 e0       	ldi	r31, 0x00	; 0
     a26:	10 82       	st	Z, r1
	TCCR1A = 0;
     a28:	ef e4       	ldi	r30, 0x4F	; 79
     a2a:	f0 e0       	ldi	r31, 0x00	; 0
     a2c:	10 82       	st	Z, r1
	powerOFF();
     a2e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     a32:	80 ef       	ldi	r24, 0xF0	; 240
     a34:	91 e0       	ldi	r25, 0x01	; 1
     a36:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     a3a:	85 eb       	ldi	r24, 0xB5	; 181
     a3c:	91 e0       	ldi	r25, 0x01	; 1
     a3e:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     a42:	8a 81       	ldd	r24, Y+2	; 0x02
     a44:	81 30       	cpi	r24, 0x01	; 1
     a46:	19 f0       	breq	.+6      	; 0xa4e <emergencyShutdown+0x7a>
     a48:	8a 81       	ldd	r24, Y+2	; 0x02
     a4a:	82 30       	cpi	r24, 0x02	; 2
     a4c:	e9 f4       	brne	.+58     	; 0xa88 <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     a4e:	8b e8       	ldi	r24, 0x8B	; 139
     a50:	91 e0       	ldi	r25, 0x01	; 1
     a52:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		writeString_P("Affected channel:"); 	
     a56:	89 e7       	ldi	r24, 0x79	; 121
     a58:	91 e0       	ldi	r25, 0x01	; 1
     a5a:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     a5e:	8a 81       	ldd	r24, Y+2	; 0x02
     a60:	81 30       	cpi	r24, 0x01	; 1
     a62:	29 f4       	brne	.+10     	; 0xa6e <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     a64:	84 e7       	ldi	r24, 0x74	; 116
     a66:	91 e0       	ldi	r25, 0x01	; 1
     a68:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
     a6c:	04 c0       	rjmp	.+8      	; 0xa76 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     a6e:	8e e6       	ldi	r24, 0x6E	; 110
     a70:	91 e0       	ldi	r25, 0x01	; 1
     a72:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     a76:	8d e3       	ldi	r24, 0x3D	; 61
     a78:	91 e0       	ldi	r25, 0x01	; 1
     a7a:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     a7e:	8e ef       	ldi	r24, 0xFE	; 254
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
     a86:	0f c0       	rjmp	.+30     	; 0xaa6 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     a88:	8a 81       	ldd	r24, Y+2	; 0x02
     a8a:	83 30       	cpi	r24, 0x03	; 3
     a8c:	61 f4       	brne	.+24     	; 0xaa6 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     a8e:	81 ee       	ldi	r24, 0xE1	; 225
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     a96:	81 eb       	ldi	r24, 0xB1	; 177
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     a9e:	8a e7       	ldi	r24, 0x7A	; 122
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     aa6:	84 e5       	ldi	r24, 0x54	; 84
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	0e 94 d9 14 	call	0x29b2	; 0x29b2 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     aae:	86 e3       	ldi	r24, 0x36	; 54
     ab0:	0e 94 de 02 	call	0x5bc	; 0x5bc <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     ab4:	8a e0       	ldi	r24, 0x0A	; 10
     ab6:	89 83       	std	Y+1, r24	; 0x01
     ab8:	07 c0       	rjmp	.+14     	; 0xac8 <emergencyShutdown+0xf4>
			delayCycles(32768);
     aba:	80 e0       	ldi	r24, 0x00	; 0
     abc:	90 e8       	ldi	r25, 0x80	; 128
     abe:	0e 94 b3 12 	call	0x2566	; 0x2566 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     ac2:	89 81       	ldd	r24, Y+1	; 0x01
     ac4:	81 50       	subi	r24, 0x01	; 1
     ac6:	89 83       	std	Y+1, r24	; 0x01
     ac8:	89 81       	ldd	r24, Y+1	; 0x01
     aca:	88 23       	and	r24, r24
     acc:	b1 f7       	brne	.-20     	; 0xaba <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     ace:	80 e0       	ldi	r24, 0x00	; 0
     ad0:	0e 94 de 02 	call	0x5bc	; 0x5bc <setLEDs>
		for(dly = 10; dly; dly--)
     ad4:	8a e0       	ldi	r24, 0x0A	; 10
     ad6:	89 83       	std	Y+1, r24	; 0x01
     ad8:	07 c0       	rjmp	.+14     	; 0xae8 <emergencyShutdown+0x114>
			delayCycles(65535);
     ada:	8f ef       	ldi	r24, 0xFF	; 255
     adc:	9f ef       	ldi	r25, 0xFF	; 255
     ade:	0e 94 b3 12 	call	0x2566	; 0x2566 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     ae2:	89 81       	ldd	r24, Y+1	; 0x01
     ae4:	81 50       	subi	r24, 0x01	; 1
     ae6:	89 83       	std	Y+1, r24	; 0x01
     ae8:	89 81       	ldd	r24, Y+1	; 0x01
     aea:	88 23       	and	r24, r24
     aec:	b1 f7       	brne	.-20     	; 0xada <emergencyShutdown+0x106>
     aee:	df cf       	rjmp	.-66     	; 0xaae <emergencyShutdown+0xda>

00000af0 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     af0:	df 93       	push	r29
     af2:	cf 93       	push	r28
     af4:	cd b7       	in	r28, 0x3d	; 61
     af6:	de b7       	in	r29, 0x3e	; 62
     af8:	28 97       	sbiw	r28, 0x08	; 8
     afa:	0f b6       	in	r0, 0x3f	; 63
     afc:	f8 94       	cli
     afe:	de bf       	out	0x3e, r29	; 62
     b00:	0f be       	out	0x3f, r0	; 63
     b02:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     b04:	80 91 d9 01 	lds	r24, 0x01D9
     b08:	82 33       	cpi	r24, 0x32	; 50
     b0a:	08 f4       	brcc	.+2      	; 0xb0e <task_motionControl+0x1e>
     b0c:	7e c0       	rjmp	.+252    	; 0xc0a <task_motionControl+0x11a>
		overcurrent_timer = 0;
     b0e:	10 92 d9 01 	sts	0x01D9, r1
		if(!overcurrent_timeout) {
     b12:	80 91 d6 01 	lds	r24, 0x01D6
     b16:	88 23       	and	r24, r24
     b18:	09 f0       	breq	.+2      	; 0xb1c <task_motionControl+0x2c>
     b1a:	43 c0       	rjmp	.+134    	; 0xba2 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     b1c:	80 91 fd 01 	lds	r24, 0x01FD
     b20:	90 91 fe 01 	lds	r25, 0x01FE
     b24:	23 e0       	ldi	r18, 0x03	; 3
     b26:	83 30       	cpi	r24, 0x03	; 3
     b28:	92 07       	cpc	r25, r18
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <task_motionControl+0x4c>
     b2c:	80 91 ee 01 	lds	r24, 0x01EE
     b30:	90 91 ef 01 	lds	r25, 0x01EF
     b34:	43 e0       	ldi	r20, 0x03	; 3
     b36:	83 30       	cpi	r24, 0x03	; 3
     b38:	94 07       	cpc	r25, r20
     b3a:	f0 f0       	brcs	.+60     	; 0xb78 <task_motionControl+0x88>
				overcurrent_errors++;
     b3c:	80 91 d8 01 	lds	r24, 0x01D8
     b40:	8f 5f       	subi	r24, 0xFF	; 255
     b42:	80 93 d8 01 	sts	0x01D8, r24
				overcurrent_timeout = 10; 
     b46:	8a e0       	ldi	r24, 0x0A	; 10
     b48:	80 93 d6 01 	sts	0x01D6, r24
				mleft_power = 0;
     b4c:	10 92 ae 01 	sts	0x01AE, r1
     b50:	10 92 ad 01 	sts	0x01AD, r1
				mright_power = 0;				
     b54:	10 92 be 01 	sts	0x01BE, r1
     b58:	10 92 bd 01 	sts	0x01BD, r1
				left_i = 0;
     b5c:	10 92 a8 01 	sts	0x01A8, r1
     b60:	10 92 a7 01 	sts	0x01A7, r1
				right_i = 0;
     b64:	10 92 e3 01 	sts	0x01E3, r1
     b68:	10 92 e2 01 	sts	0x01E2, r1
				motion_status.overcurrent = true;
     b6c:	80 91 94 01 	lds	r24, 0x0194
     b70:	84 60       	ori	r24, 0x04	; 4
     b72:	80 93 94 01 	sts	0x0194, r24
     b76:	59 c2       	rjmp	.+1202   	; 0x102a <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     b78:	80 91 94 01 	lds	r24, 0x0194
     b7c:	8b 7f       	andi	r24, 0xFB	; 251
     b7e:	80 93 94 01 	sts	0x0194, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     b82:	80 91 a3 01 	lds	r24, 0x01A3
     b86:	85 36       	cpi	r24, 0x65	; 101
     b88:	28 f0       	brcs	.+10     	; 0xb94 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     b8a:	10 92 d8 01 	sts	0x01D8, r1
				overcurrent_error_clear = 0;
     b8e:	10 92 a3 01 	sts	0x01A3, r1
     b92:	07 c0       	rjmp	.+14     	; 0xba2 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     b94:	80 91 d8 01 	lds	r24, 0x01D8
     b98:	83 30       	cpi	r24, 0x03	; 3
     b9a:	18 f0       	brcs	.+6      	; 0xba2 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     b9c:	83 e0       	ldi	r24, 0x03	; 3
     b9e:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     ba2:	80 91 fd 01 	lds	r24, 0x01FD
     ba6:	90 91 fe 01 	lds	r25, 0x01FE
     baa:	86 39       	cpi	r24, 0x96	; 150
     bac:	91 05       	cpc	r25, r1
     bae:	98 f4       	brcc	.+38     	; 0xbd6 <task_motionControl+0xe6>
     bb0:	80 91 af 01 	lds	r24, 0x01AF
     bb4:	90 91 b0 01 	lds	r25, 0x01B0
     bb8:	00 97       	sbiw	r24, 0x00	; 0
     bba:	69 f4       	brne	.+26     	; 0xbd6 <task_motionControl+0xe6>
     bbc:	80 91 9d 01 	lds	r24, 0x019D
     bc0:	90 91 9e 01 	lds	r25, 0x019E
     bc4:	00 97       	sbiw	r24, 0x00	; 0
     bc6:	39 f0       	breq	.+14     	; 0xbd6 <task_motionControl+0xe6>
     bc8:	80 91 fc 01 	lds	r24, 0x01FC
     bcc:	87 39       	cpi	r24, 0x97	; 151
     bce:	18 f0       	brcs	.+6      	; 0xbd6 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     bd6:	80 91 ee 01 	lds	r24, 0x01EE
     bda:	90 91 ef 01 	lds	r25, 0x01EF
     bde:	86 39       	cpi	r24, 0x96	; 150
     be0:	91 05       	cpc	r25, r1
     be2:	98 f4       	brcc	.+38     	; 0xc0a <task_motionControl+0x11a>
     be4:	80 91 f1 01 	lds	r24, 0x01F1
     be8:	90 91 f2 01 	lds	r25, 0x01F2
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	69 f4       	brne	.+26     	; 0xc0a <task_motionControl+0x11a>
     bf0:	80 91 9b 01 	lds	r24, 0x019B
     bf4:	90 91 9c 01 	lds	r25, 0x019C
     bf8:	00 97       	sbiw	r24, 0x00	; 0
     bfa:	39 f0       	breq	.+14     	; 0xc0a <task_motionControl+0x11a>
     bfc:	80 91 da 01 	lds	r24, 0x01DA
     c00:	87 39       	cpi	r24, 0x97	; 151
     c02:	18 f0       	brcs	.+6      	; 0xc0a <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     c04:	82 e0       	ldi	r24, 0x02	; 2
     c06:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     c0a:	80 91 ab 01 	lds	r24, 0x01AB
     c0e:	88 23       	and	r24, r24
     c10:	09 f4       	brne	.+2      	; 0xc14 <task_motionControl+0x124>
     c12:	fc c1       	rjmp	.+1016   	; 0x100c <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     c14:	80 91 d6 01 	lds	r24, 0x01D6
     c18:	88 23       	and	r24, r24
     c1a:	09 f0       	breq	.+2      	; 0xc1e <task_motionControl+0x12e>
     c1c:	f0 c1       	rjmp	.+992    	; 0xffe <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     c1e:	80 91 d8 01 	lds	r24, 0x01D8
     c22:	88 23       	and	r24, r24
     c24:	31 f0       	breq	.+12     	; 0xc32 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     c26:	80 91 a3 01 	lds	r24, 0x01A3
     c2a:	8f 5f       	subi	r24, 0xFF	; 255
     c2c:	80 93 a3 01 	sts	0x01A3, r24
     c30:	02 c0       	rjmp	.+4      	; 0xc36 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     c32:	10 92 a3 01 	sts	0x01A3, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     c36:	80 91 94 01 	lds	r24, 0x0194
     c3a:	82 70       	andi	r24, 0x02	; 2
     c3c:	88 23       	and	r24, r24
     c3e:	09 f4       	brne	.+2      	; 0xc42 <task_motionControl+0x152>
     c40:	3f c0       	rjmp	.+126    	; 0xcc0 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     c42:	20 91 f3 01 	lds	r18, 0x01F3
     c46:	30 91 f4 01 	lds	r19, 0x01F4
     c4a:	80 91 99 01 	lds	r24, 0x0199
     c4e:	90 91 9a 01 	lds	r25, 0x019A
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	90 f0       	brcs	.+36     	; 0xc7c <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     c58:	10 92 9e 01 	sts	0x019E, r1
     c5c:	10 92 9d 01 	sts	0x019D, r1
					left_i = 0;
     c60:	10 92 a8 01 	sts	0x01A8, r1
     c64:	10 92 a7 01 	sts	0x01A7, r1
					mleft_power = 0;		
     c68:	10 92 ae 01 	sts	0x01AE, r1
     c6c:	10 92 ad 01 	sts	0x01AD, r1
					motion_status.move_R = false;
     c70:	80 91 94 01 	lds	r24, 0x0194
     c74:	8d 7f       	andi	r24, 0xFD	; 253
     c76:	80 93 94 01 	sts	0x0194, r24
     c7a:	22 c0       	rjmp	.+68     	; 0xcc0 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     c7c:	20 91 f3 01 	lds	r18, 0x01F3
     c80:	30 91 f4 01 	lds	r19, 0x01F4
     c84:	80 91 b1 01 	lds	r24, 0x01B1
     c88:	90 91 b2 01 	lds	r25, 0x01B2
     c8c:	28 17       	cp	r18, r24
     c8e:	39 07       	cpc	r19, r25
     c90:	b8 f0       	brcs	.+46     	; 0xcc0 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     c92:	80 91 9d 01 	lds	r24, 0x019D
     c96:	90 91 9e 01 	lds	r25, 0x019E
     c9a:	96 95       	lsr	r25
     c9c:	87 95       	ror	r24
     c9e:	90 93 9e 01 	sts	0x019E, r25
     ca2:	80 93 9d 01 	sts	0x019D, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     ca6:	80 91 9d 01 	lds	r24, 0x019D
     caa:	90 91 9e 01 	lds	r25, 0x019E
     cae:	86 31       	cpi	r24, 0x16	; 22
     cb0:	91 05       	cpc	r25, r1
     cb2:	30 f4       	brcc	.+12     	; 0xcc0 <task_motionControl+0x1d0>
     cb4:	86 e1       	ldi	r24, 0x16	; 22
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	90 93 9e 01 	sts	0x019E, r25
     cbc:	80 93 9d 01 	sts	0x019D, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     cc0:	80 91 94 01 	lds	r24, 0x0194
     cc4:	81 70       	andi	r24, 0x01	; 1
     cc6:	88 23       	and	r24, r24
     cc8:	09 f4       	brne	.+2      	; 0xccc <task_motionControl+0x1dc>
     cca:	3f c0       	rjmp	.+126    	; 0xd4a <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     ccc:	20 91 e5 01 	lds	r18, 0x01E5
     cd0:	30 91 e6 01 	lds	r19, 0x01E6
     cd4:	80 91 bb 01 	lds	r24, 0x01BB
     cd8:	90 91 bc 01 	lds	r25, 0x01BC
     cdc:	28 17       	cp	r18, r24
     cde:	39 07       	cpc	r19, r25
     ce0:	90 f0       	brcs	.+36     	; 0xd06 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     ce2:	10 92 9c 01 	sts	0x019C, r1
     ce6:	10 92 9b 01 	sts	0x019B, r1
					right_i = 0;
     cea:	10 92 e3 01 	sts	0x01E3, r1
     cee:	10 92 e2 01 	sts	0x01E2, r1
					mright_power = 0;
     cf2:	10 92 be 01 	sts	0x01BE, r1
     cf6:	10 92 bd 01 	sts	0x01BD, r1
					motion_status.move_L = false;
     cfa:	80 91 94 01 	lds	r24, 0x0194
     cfe:	8e 7f       	andi	r24, 0xFE	; 254
     d00:	80 93 94 01 	sts	0x0194, r24
     d04:	22 c0       	rjmp	.+68     	; 0xd4a <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     d06:	20 91 e5 01 	lds	r18, 0x01E5
     d0a:	30 91 e6 01 	lds	r19, 0x01E6
     d0e:	80 91 e7 01 	lds	r24, 0x01E7
     d12:	90 91 e8 01 	lds	r25, 0x01E8
     d16:	28 17       	cp	r18, r24
     d18:	39 07       	cpc	r19, r25
     d1a:	b8 f0       	brcs	.+46     	; 0xd4a <task_motionControl+0x25a>
					mright_des_speed /= 2;
     d1c:	80 91 9b 01 	lds	r24, 0x019B
     d20:	90 91 9c 01 	lds	r25, 0x019C
     d24:	96 95       	lsr	r25
     d26:	87 95       	ror	r24
     d28:	90 93 9c 01 	sts	0x019C, r25
     d2c:	80 93 9b 01 	sts	0x019B, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     d30:	80 91 9b 01 	lds	r24, 0x019B
     d34:	90 91 9c 01 	lds	r25, 0x019C
     d38:	86 31       	cpi	r24, 0x16	; 22
     d3a:	91 05       	cpc	r25, r1
     d3c:	30 f4       	brcc	.+12     	; 0xd4a <task_motionControl+0x25a>
     d3e:	86 e1       	ldi	r24, 0x16	; 22
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	90 93 9c 01 	sts	0x019C, r25
     d46:	80 93 9b 01 	sts	0x019B, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     d4a:	90 91 74 01 	lds	r25, 0x0174
     d4e:	80 91 76 01 	lds	r24, 0x0176
     d52:	98 17       	cp	r25, r24
     d54:	39 f4       	brne	.+14     	; 0xd64 <task_motionControl+0x274>
     d56:	90 91 75 01 	lds	r25, 0x0175
     d5a:	80 91 77 01 	lds	r24, 0x0177
     d5e:	98 17       	cp	r25, r24
     d60:	09 f4       	brne	.+2      	; 0xd64 <task_motionControl+0x274>
     d62:	64 c0       	rjmp	.+200    	; 0xe2c <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     d64:	80 91 9d 01 	lds	r24, 0x019D
     d68:	90 91 9e 01 	lds	r25, 0x019E
     d6c:	00 97       	sbiw	r24, 0x00	; 0
     d6e:	31 f4       	brne	.+12     	; 0xd7c <task_motionControl+0x28c>
     d70:	80 91 9b 01 	lds	r24, 0x019B
     d74:	90 91 9c 01 	lds	r25, 0x019C
     d78:	00 97       	sbiw	r24, 0x00	; 0
     d7a:	41 f1       	breq	.+80     	; 0xdcc <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     d7c:	80 91 9d 01 	lds	r24, 0x019D
     d80:	90 91 9e 01 	lds	r25, 0x019E
     d84:	90 93 a0 01 	sts	0x01A0, r25
     d88:	80 93 9f 01 	sts	0x019F, r24
					mright_des_speed_tmp = mright_des_speed; 
     d8c:	80 91 9b 01 	lds	r24, 0x019B
     d90:	90 91 9c 01 	lds	r25, 0x019C
     d94:	90 93 b4 01 	sts	0x01B4, r25
     d98:	80 93 b3 01 	sts	0x01B3, r24
					mleft_des_speed = 0;			
     d9c:	10 92 9e 01 	sts	0x019E, r1
     da0:	10 92 9d 01 	sts	0x019D, r1
					mright_des_speed = 0;
     da4:	10 92 9c 01 	sts	0x019C, r1
     da8:	10 92 9b 01 	sts	0x019B, r1
					mright_power=0; // Soft PWM adjust to 0
     dac:	10 92 be 01 	sts	0x01BE, r1
     db0:	10 92 bd 01 	sts	0x01BD, r1
					mleft_power=0;
     db4:	10 92 ae 01 	sts	0x01AE, r1
     db8:	10 92 ad 01 	sts	0x01AD, r1
					left_i = 0;
     dbc:	10 92 a8 01 	sts	0x01A8, r1
     dc0:	10 92 a7 01 	sts	0x01A7, r1
					right_i = 0;
     dc4:	10 92 e3 01 	sts	0x01E3, r1
     dc8:	10 92 e2 01 	sts	0x01E2, r1
				}
				if(!TCCR1A) {
     dcc:	ef e4       	ldi	r30, 0x4F	; 79
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	88 23       	and	r24, r24
     dd4:	59 f5       	brne	.+86     	; 0xe2c <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
     dd6:	80 91 74 01 	lds	r24, 0x0174
     dda:	90 91 75 01 	lds	r25, 0x0175
     dde:	69 2f       	mov	r22, r25
     de0:	0e 94 9b 0a 	call	0x1536	; 0x1536 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
     de4:	80 91 9f 01 	lds	r24, 0x019F
     de8:	90 91 a0 01 	lds	r25, 0x01A0
     dec:	90 93 9e 01 	sts	0x019E, r25
     df0:	80 93 9d 01 	sts	0x019D, r24
					mright_des_speed = mright_des_speed_tmp;
     df4:	80 91 b3 01 	lds	r24, 0x01B3
     df8:	90 91 b4 01 	lds	r25, 0x01B4
     dfc:	90 93 9c 01 	sts	0x019C, r25
     e00:	80 93 9b 01 	sts	0x019B, r24
					left_i = mleft_des_speed / 2;
     e04:	80 91 9d 01 	lds	r24, 0x019D
     e08:	90 91 9e 01 	lds	r25, 0x019E
     e0c:	96 95       	lsr	r25
     e0e:	87 95       	ror	r24
     e10:	90 93 a8 01 	sts	0x01A8, r25
     e14:	80 93 a7 01 	sts	0x01A7, r24
					right_i = mright_des_speed / 2;
     e18:	80 91 9b 01 	lds	r24, 0x019B
     e1c:	90 91 9c 01 	lds	r25, 0x019C
     e20:	96 95       	lsr	r25
     e22:	87 95       	ror	r24
     e24:	90 93 e3 01 	sts	0x01E3, r25
     e28:	80 93 e2 01 	sts	0x01E2, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
     e2c:	20 91 9d 01 	lds	r18, 0x019D
     e30:	30 91 9e 01 	lds	r19, 0x019E
     e34:	80 91 af 01 	lds	r24, 0x01AF
     e38:	90 91 b0 01 	lds	r25, 0x01B0
     e3c:	a9 01       	movw	r20, r18
     e3e:	48 1b       	sub	r20, r24
     e40:	59 0b       	sbc	r21, r25
     e42:	ca 01       	movw	r24, r20
     e44:	9c 83       	std	Y+4, r25	; 0x04
     e46:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
     e48:	20 91 a7 01 	lds	r18, 0x01A7
     e4c:	30 91 a8 01 	lds	r19, 0x01A8
     e50:	8b 81       	ldd	r24, Y+3	; 0x03
     e52:	9c 81       	ldd	r25, Y+4	; 0x04
     e54:	82 0f       	add	r24, r18
     e56:	93 1f       	adc	r25, r19
     e58:	90 93 a8 01 	sts	0x01A8, r25
     e5c:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
     e60:	80 91 a7 01 	lds	r24, 0x01A7
     e64:	90 91 a8 01 	lds	r25, 0x01A8
     e68:	51 e0       	ldi	r21, 0x01	; 1
     e6a:	85 3a       	cpi	r24, 0xA5	; 165
     e6c:	95 07       	cpc	r25, r21
     e6e:	34 f0       	brlt	.+12     	; 0xe7c <task_motionControl+0x38c>
     e70:	84 ea       	ldi	r24, 0xA4	; 164
     e72:	91 e0       	ldi	r25, 0x01	; 1
     e74:	90 93 a8 01 	sts	0x01A8, r25
     e78:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
     e7c:	80 91 a7 01 	lds	r24, 0x01A7
     e80:	90 91 a8 01 	lds	r25, 0x01A8
     e84:	2e ef       	ldi	r18, 0xFE	; 254
     e86:	8c 35       	cpi	r24, 0x5C	; 92
     e88:	92 07       	cpc	r25, r18
     e8a:	34 f4       	brge	.+12     	; 0xe98 <task_motionControl+0x3a8>
     e8c:	8c e5       	ldi	r24, 0x5C	; 92
     e8e:	9e ef       	ldi	r25, 0xFE	; 254
     e90:	90 93 a8 01 	sts	0x01A8, r25
     e94:	80 93 a7 01 	sts	0x01A7, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
     e98:	80 91 af 01 	lds	r24, 0x01AF
     e9c:	90 91 b0 01 	lds	r25, 0x01B0
     ea0:	00 97       	sbiw	r24, 0x00	; 0
     ea2:	51 f4       	brne	.+20     	; 0xeb8 <task_motionControl+0x3c8>
     ea4:	80 91 9d 01 	lds	r24, 0x019D
     ea8:	90 91 9e 01 	lds	r25, 0x019E
     eac:	00 97       	sbiw	r24, 0x00	; 0
     eae:	21 f4       	brne	.+8      	; 0xeb8 <task_motionControl+0x3c8>
				left_i = 0;
     eb0:	10 92 a8 01 	sts	0x01A8, r1
     eb4:	10 92 a7 01 	sts	0x01A7, r1
			mleft_power = left_i / 2; 
     eb8:	80 91 a7 01 	lds	r24, 0x01A7
     ebc:	90 91 a8 01 	lds	r25, 0x01A8
     ec0:	9e 83       	std	Y+6, r25	; 0x06
     ec2:	8d 83       	std	Y+5, r24	; 0x05
     ec4:	4d 81       	ldd	r20, Y+5	; 0x05
     ec6:	5e 81       	ldd	r21, Y+6	; 0x06
     ec8:	55 23       	and	r21, r21
     eca:	2c f4       	brge	.+10     	; 0xed6 <task_motionControl+0x3e6>
     ecc:	8d 81       	ldd	r24, Y+5	; 0x05
     ece:	9e 81       	ldd	r25, Y+6	; 0x06
     ed0:	01 96       	adiw	r24, 0x01	; 1
     ed2:	9e 83       	std	Y+6, r25	; 0x06
     ed4:	8d 83       	std	Y+5, r24	; 0x05
     ed6:	8d 81       	ldd	r24, Y+5	; 0x05
     ed8:	9e 81       	ldd	r25, Y+6	; 0x06
     eda:	95 95       	asr	r25
     edc:	87 95       	ror	r24
     ede:	90 93 ae 01 	sts	0x01AE, r25
     ee2:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power > 210) mleft_power = 210;
     ee6:	80 91 ad 01 	lds	r24, 0x01AD
     eea:	90 91 ae 01 	lds	r25, 0x01AE
     eee:	83 3d       	cpi	r24, 0xD3	; 211
     ef0:	91 05       	cpc	r25, r1
     ef2:	34 f0       	brlt	.+12     	; 0xf00 <task_motionControl+0x410>
     ef4:	82 ed       	ldi	r24, 0xD2	; 210
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	90 93 ae 01 	sts	0x01AE, r25
     efc:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power < 0) mleft_power = 0;
     f00:	80 91 ad 01 	lds	r24, 0x01AD
     f04:	90 91 ae 01 	lds	r25, 0x01AE
     f08:	99 23       	and	r25, r25
     f0a:	24 f4       	brge	.+8      	; 0xf14 <task_motionControl+0x424>
     f0c:	10 92 ae 01 	sts	0x01AE, r1
     f10:	10 92 ad 01 	sts	0x01AD, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
     f14:	20 91 9b 01 	lds	r18, 0x019B
     f18:	30 91 9c 01 	lds	r19, 0x019C
     f1c:	80 91 f1 01 	lds	r24, 0x01F1
     f20:	90 91 f2 01 	lds	r25, 0x01F2
     f24:	a9 01       	movw	r20, r18
     f26:	48 1b       	sub	r20, r24
     f28:	59 0b       	sbc	r21, r25
     f2a:	ca 01       	movw	r24, r20
     f2c:	9a 83       	std	Y+2, r25	; 0x02
     f2e:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
     f30:	20 91 e2 01 	lds	r18, 0x01E2
     f34:	30 91 e3 01 	lds	r19, 0x01E3
     f38:	89 81       	ldd	r24, Y+1	; 0x01
     f3a:	9a 81       	ldd	r25, Y+2	; 0x02
     f3c:	82 0f       	add	r24, r18
     f3e:	93 1f       	adc	r25, r19
     f40:	90 93 e3 01 	sts	0x01E3, r25
     f44:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
     f48:	80 91 e2 01 	lds	r24, 0x01E2
     f4c:	90 91 e3 01 	lds	r25, 0x01E3
     f50:	51 e0       	ldi	r21, 0x01	; 1
     f52:	85 3a       	cpi	r24, 0xA5	; 165
     f54:	95 07       	cpc	r25, r21
     f56:	34 f0       	brlt	.+12     	; 0xf64 <task_motionControl+0x474>
     f58:	84 ea       	ldi	r24, 0xA4	; 164
     f5a:	91 e0       	ldi	r25, 0x01	; 1
     f5c:	90 93 e3 01 	sts	0x01E3, r25
     f60:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
     f64:	80 91 e2 01 	lds	r24, 0x01E2
     f68:	90 91 e3 01 	lds	r25, 0x01E3
     f6c:	2e ef       	ldi	r18, 0xFE	; 254
     f6e:	8c 35       	cpi	r24, 0x5C	; 92
     f70:	92 07       	cpc	r25, r18
     f72:	34 f4       	brge	.+12     	; 0xf80 <task_motionControl+0x490>
     f74:	8c e5       	ldi	r24, 0x5C	; 92
     f76:	9e ef       	ldi	r25, 0xFE	; 254
     f78:	90 93 e3 01 	sts	0x01E3, r25
     f7c:	80 93 e2 01 	sts	0x01E2, r24
			if(mright_speed == 0 && mright_des_speed == 0)
     f80:	80 91 f1 01 	lds	r24, 0x01F1
     f84:	90 91 f2 01 	lds	r25, 0x01F2
     f88:	00 97       	sbiw	r24, 0x00	; 0
     f8a:	51 f4       	brne	.+20     	; 0xfa0 <task_motionControl+0x4b0>
     f8c:	80 91 9b 01 	lds	r24, 0x019B
     f90:	90 91 9c 01 	lds	r25, 0x019C
     f94:	00 97       	sbiw	r24, 0x00	; 0
     f96:	21 f4       	brne	.+8      	; 0xfa0 <task_motionControl+0x4b0>
				right_i = 0;
     f98:	10 92 e3 01 	sts	0x01E3, r1
     f9c:	10 92 e2 01 	sts	0x01E2, r1
			mright_power = right_i / 2;
     fa0:	80 91 e2 01 	lds	r24, 0x01E2
     fa4:	90 91 e3 01 	lds	r25, 0x01E3
     fa8:	98 87       	std	Y+8, r25	; 0x08
     faa:	8f 83       	std	Y+7, r24	; 0x07
     fac:	4f 81       	ldd	r20, Y+7	; 0x07
     fae:	58 85       	ldd	r21, Y+8	; 0x08
     fb0:	55 23       	and	r21, r21
     fb2:	2c f4       	brge	.+10     	; 0xfbe <task_motionControl+0x4ce>
     fb4:	8f 81       	ldd	r24, Y+7	; 0x07
     fb6:	98 85       	ldd	r25, Y+8	; 0x08
     fb8:	01 96       	adiw	r24, 0x01	; 1
     fba:	98 87       	std	Y+8, r25	; 0x08
     fbc:	8f 83       	std	Y+7, r24	; 0x07
     fbe:	8f 81       	ldd	r24, Y+7	; 0x07
     fc0:	98 85       	ldd	r25, Y+8	; 0x08
     fc2:	95 95       	asr	r25
     fc4:	87 95       	ror	r24
     fc6:	90 93 be 01 	sts	0x01BE, r25
     fca:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power > 210) mright_power = 210;
     fce:	80 91 bd 01 	lds	r24, 0x01BD
     fd2:	90 91 be 01 	lds	r25, 0x01BE
     fd6:	83 3d       	cpi	r24, 0xD3	; 211
     fd8:	91 05       	cpc	r25, r1
     fda:	34 f0       	brlt	.+12     	; 0xfe8 <task_motionControl+0x4f8>
     fdc:	82 ed       	ldi	r24, 0xD2	; 210
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	90 93 be 01 	sts	0x01BE, r25
     fe4:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power < 0) mright_power = 0;
     fe8:	80 91 bd 01 	lds	r24, 0x01BD
     fec:	90 91 be 01 	lds	r25, 0x01BE
     ff0:	99 23       	and	r25, r25
     ff2:	54 f4       	brge	.+20     	; 0x1008 <task_motionControl+0x518>
     ff4:	10 92 be 01 	sts	0x01BE, r1
     ff8:	10 92 bd 01 	sts	0x01BD, r1
     ffc:	05 c0       	rjmp	.+10     	; 0x1008 <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
     ffe:	80 91 d6 01 	lds	r24, 0x01D6
    1002:	81 50       	subi	r24, 0x01	; 1
    1004:	80 93 d6 01 	sts	0x01D6, r24
		motor_control = false;
    1008:	10 92 ab 01 	sts	0x01AB, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    100c:	90 91 94 01 	lds	r25, 0x0194
    1010:	80 91 f7 01 	lds	r24, 0x01F7
    1014:	98 17       	cp	r25, r24
    1016:	49 f0       	breq	.+18     	; 0x102a <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    1018:	80 91 94 01 	lds	r24, 0x0194
    101c:	80 93 f7 01 	sts	0x01F7, r24
		MOTIONCONTROL_stateChangedHandler();
    1020:	e0 91 64 00 	lds	r30, 0x0064
    1024:	f0 91 65 00 	lds	r31, 0x0065
    1028:	09 95       	icall
	}
}
    102a:	28 96       	adiw	r28, 0x08	; 8
    102c:	0f b6       	in	r0, 0x3f	; 63
    102e:	f8 94       	cli
    1030:	de bf       	out	0x3e, r29	; 62
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	cd bf       	out	0x3d, r28	; 61
    1036:	cf 91       	pop	r28
    1038:	df 91       	pop	r29
    103a:	08 95       	ret

0000103c <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    103c:	df 93       	push	r29
    103e:	cf 93       	push	r28
    1040:	00 d0       	rcall	.+0      	; 0x1042 <moveAtSpeed+0x6>
    1042:	cd b7       	in	r28, 0x3d	; 61
    1044:	de b7       	in	r29, 0x3e	; 62
    1046:	89 83       	std	Y+1, r24	; 0x01
    1048:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    104a:	89 81       	ldd	r24, Y+1	; 0x01
    104c:	89 3c       	cpi	r24, 0xC9	; 201
    104e:	10 f0       	brcs	.+4      	; 0x1054 <moveAtSpeed+0x18>
    1050:	88 ec       	ldi	r24, 0xC8	; 200
    1052:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    1054:	8a 81       	ldd	r24, Y+2	; 0x02
    1056:	89 3c       	cpi	r24, 0xC9	; 201
    1058:	10 f0       	brcs	.+4      	; 0x105e <moveAtSpeed+0x22>
    105a:	88 ec       	ldi	r24, 0xC8	; 200
    105c:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    105e:	89 81       	ldd	r24, Y+1	; 0x01
    1060:	88 2f       	mov	r24, r24
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	90 93 9e 01 	sts	0x019E, r25
    1068:	80 93 9d 01 	sts	0x019D, r24
	mright_des_speed = desired_speed_right;
    106c:	8a 81       	ldd	r24, Y+2	; 0x02
    106e:	88 2f       	mov	r24, r24
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	90 93 9c 01 	sts	0x019C, r25
    1076:	80 93 9b 01 	sts	0x019B, r24
}
    107a:	0f 90       	pop	r0
    107c:	0f 90       	pop	r0
    107e:	cf 91       	pop	r28
    1080:	df 91       	pop	r29
    1082:	08 95       	ret

00001084 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    1084:	df 93       	push	r29
    1086:	cf 93       	push	r28
    1088:	00 d0       	rcall	.+0      	; 0x108a <changeDirection+0x6>
    108a:	00 d0       	rcall	.+0      	; 0x108c <changeDirection+0x8>
    108c:	0f 92       	push	r0
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	80 93 78 01 	sts	0x0178, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    109a:	89 81       	ldd	r24, Y+1	; 0x01
    109c:	81 30       	cpi	r24, 0x01	; 1
    109e:	19 f0       	breq	.+6      	; 0x10a6 <changeDirection+0x22>
    10a0:	89 81       	ldd	r24, Y+1	; 0x01
    10a2:	82 30       	cpi	r24, 0x02	; 2
    10a4:	29 f4       	brne	.+10     	; 0x10b0 <changeDirection+0x2c>
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	9d 83       	std	Y+5, r25	; 0x05
    10ac:	8c 83       	std	Y+4, r24	; 0x04
    10ae:	02 c0       	rjmp	.+4      	; 0x10b4 <changeDirection+0x30>
    10b0:	1d 82       	std	Y+5, r1	; 0x05
    10b2:	1c 82       	std	Y+4, r1	; 0x04
    10b4:	8c 81       	ldd	r24, Y+4	; 0x04
    10b6:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    10ba:	89 81       	ldd	r24, Y+1	; 0x01
    10bc:	81 30       	cpi	r24, 0x01	; 1
    10be:	19 f0       	breq	.+6      	; 0x10c6 <changeDirection+0x42>
    10c0:	89 81       	ldd	r24, Y+1	; 0x01
    10c2:	83 30       	cpi	r24, 0x03	; 3
    10c4:	29 f4       	brne	.+10     	; 0x10d0 <changeDirection+0x4c>
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	9b 83       	std	Y+3, r25	; 0x03
    10cc:	8a 83       	std	Y+2, r24	; 0x02
    10ce:	02 c0       	rjmp	.+4      	; 0x10d4 <changeDirection+0x50>
    10d0:	1b 82       	std	Y+3, r1	; 0x03
    10d2:	1a 82       	std	Y+2, r1	; 0x02
    10d4:	8a 81       	ldd	r24, Y+2	; 0x02
    10d6:	80 93 75 01 	sts	0x0175, r24
}
    10da:	0f 90       	pop	r0
    10dc:	0f 90       	pop	r0
    10de:	0f 90       	pop	r0
    10e0:	0f 90       	pop	r0
    10e2:	0f 90       	pop	r0
    10e4:	cf 91       	pop	r28
    10e6:	df 91       	pop	r29
    10e8:	08 95       	ret

000010ea <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    10ea:	df 93       	push	r29
    10ec:	cf 93       	push	r28
    10ee:	cd b7       	in	r28, 0x3d	; 61
    10f0:	de b7       	in	r29, 0x3e	; 62
    10f2:	2a 97       	sbiw	r28, 0x0a	; 10
    10f4:	0f b6       	in	r0, 0x3f	; 63
    10f6:	f8 94       	cli
    10f8:	de bf       	out	0x3e, r29	; 62
    10fa:	0f be       	out	0x3f, r0	; 63
    10fc:	cd bf       	out	0x3d, r28	; 61
    10fe:	9c 83       	std	Y+4, r25	; 0x04
    1100:	8b 83       	std	Y+3, r24	; 0x03
    1102:	7e 83       	std	Y+6, r23	; 0x06
    1104:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    1106:	1a 86       	std	Y+10, r1	; 0x0a
    1108:	8b 81       	ldd	r24, Y+3	; 0x03
    110a:	9c 81       	ldd	r25, Y+4	; 0x04
    110c:	99 23       	and	r25, r25
    110e:	14 f4       	brge	.+4      	; 0x1114 <moveAtSpeedDirection+0x2a>
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	8a 87       	std	Y+10, r24	; 0x0a
    1114:	8a 85       	ldd	r24, Y+10	; 0x0a
    1116:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = desired_speed_right < 0;
    111a:	19 86       	std	Y+9, r1	; 0x09
    111c:	8d 81       	ldd	r24, Y+5	; 0x05
    111e:	9e 81       	ldd	r25, Y+6	; 0x06
    1120:	99 23       	and	r25, r25
    1122:	14 f4       	brge	.+4      	; 0x1128 <moveAtSpeedDirection+0x3e>
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	89 87       	std	Y+9, r24	; 0x09
    1128:	89 85       	ldd	r24, Y+9	; 0x09
    112a:	80 93 75 01 	sts	0x0175, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	9c 81       	ldd	r25, Y+4	; 0x04
    1132:	18 16       	cp	r1, r24
    1134:	19 06       	cpc	r1, r25
    1136:	1c f4       	brge	.+6      	; 0x113e <moveAtSpeedDirection+0x54>
    1138:	8b 81       	ldd	r24, Y+3	; 0x03
    113a:	88 87       	std	Y+8, r24	; 0x08
    113c:	03 c0       	rjmp	.+6      	; 0x1144 <moveAtSpeedDirection+0x5a>
    113e:	8b 81       	ldd	r24, Y+3	; 0x03
    1140:	81 95       	neg	r24
    1142:	88 87       	std	Y+8, r24	; 0x08
    1144:	88 85       	ldd	r24, Y+8	; 0x08
    1146:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    1148:	8b 81       	ldd	r24, Y+3	; 0x03
    114a:	9c 81       	ldd	r25, Y+4	; 0x04
    114c:	18 16       	cp	r1, r24
    114e:	19 06       	cpc	r1, r25
    1150:	1c f4       	brge	.+6      	; 0x1158 <moveAtSpeedDirection+0x6e>
    1152:	8d 81       	ldd	r24, Y+5	; 0x05
    1154:	8f 83       	std	Y+7, r24	; 0x07
    1156:	03 c0       	rjmp	.+6      	; 0x115e <moveAtSpeedDirection+0x74>
    1158:	8d 81       	ldd	r24, Y+5	; 0x05
    115a:	81 95       	neg	r24
    115c:	8f 83       	std	Y+7, r24	; 0x07
    115e:	8f 81       	ldd	r24, Y+7	; 0x07
    1160:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    1162:	8a 81       	ldd	r24, Y+2	; 0x02
    1164:	69 81       	ldd	r22, Y+1	; 0x01
    1166:	0e 94 1e 08 	call	0x103c	; 0x103c <moveAtSpeed>
}
    116a:	2a 96       	adiw	r28, 0x0a	; 10
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	f8 94       	cli
    1170:	de bf       	out	0x3e, r29	; 62
    1172:	0f be       	out	0x3f, r0	; 63
    1174:	cd bf       	out	0x3d, r28	; 61
    1176:	cf 91       	pop	r28
    1178:	df 91       	pop	r29
    117a:	08 95       	ret

0000117c <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    117c:	df 93       	push	r29
    117e:	cf 93       	push	r28
    1180:	00 d0       	rcall	.+0      	; 0x1182 <isMovementComplete+0x6>
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    1186:	80 91 94 01 	lds	r24, 0x0194
    118a:	81 70       	andi	r24, 0x01	; 1
    118c:	88 23       	and	r24, r24
    118e:	51 f4       	brne	.+20     	; 0x11a4 <isMovementComplete+0x28>
    1190:	80 91 94 01 	lds	r24, 0x0194
    1194:	82 70       	andi	r24, 0x02	; 2
    1196:	88 23       	and	r24, r24
    1198:	29 f4       	brne	.+10     	; 0x11a4 <isMovementComplete+0x28>
    119a:	81 e0       	ldi	r24, 0x01	; 1
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	9a 83       	std	Y+2, r25	; 0x02
    11a0:	89 83       	std	Y+1, r24	; 0x01
    11a2:	02 c0       	rjmp	.+4      	; 0x11a8 <isMovementComplete+0x2c>
    11a4:	1a 82       	std	Y+2, r1	; 0x02
    11a6:	19 82       	std	Y+1, r1	; 0x01
    11a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    11aa:	0f 90       	pop	r0
    11ac:	0f 90       	pop	r0
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	08 95       	ret

000011b4 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    11b4:	df 93       	push	r29
    11b6:	cf 93       	push	r28
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    11bc:	10 92 9e 01 	sts	0x019E, r1
    11c0:	10 92 9d 01 	sts	0x019D, r1
	mright_des_speed = 0;
    11c4:	10 92 9c 01 	sts	0x019C, r1
    11c8:	10 92 9b 01 	sts	0x019B, r1
	left_i = 0;
    11cc:	10 92 a8 01 	sts	0x01A8, r1
    11d0:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
    11d4:	10 92 e3 01 	sts	0x01E3, r1
    11d8:	10 92 e2 01 	sts	0x01E2, r1
	motion_status.move_L = false;
    11dc:	80 91 94 01 	lds	r24, 0x0194
    11e0:	8e 7f       	andi	r24, 0xFE	; 254
    11e2:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = false;
    11e6:	80 91 94 01 	lds	r24, 0x0194
    11ea:	8d 7f       	andi	r24, 0xFD	; 253
    11ec:	80 93 94 01 	sts	0x0194, r24
	motion_status_tmp = motion_status.byte;
    11f0:	80 91 94 01 	lds	r24, 0x0194
    11f4:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    11f8:	e0 91 64 00 	lds	r30, 0x0064
    11fc:	f0 91 65 00 	lds	r31, 0x0065
    1200:	09 95       	icall
}
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	00 d0       	rcall	.+0      	; 0x120e <move+0x6>
    120e:	00 d0       	rcall	.+0      	; 0x1210 <move+0x8>
    1210:	0f 92       	push	r0
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	89 83       	std	Y+1, r24	; 0x01
    1218:	6a 83       	std	Y+2, r22	; 0x02
    121a:	5c 83       	std	Y+4, r21	; 0x04
    121c:	4b 83       	std	Y+3, r20	; 0x03
    121e:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    1220:	80 91 94 01 	lds	r24, 0x0194
    1224:	81 60       	ori	r24, 0x01	; 1
    1226:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    122a:	80 91 94 01 	lds	r24, 0x0194
    122e:	82 60       	ori	r24, 0x02	; 2
    1230:	80 93 94 01 	sts	0x0194, r24
	preDecelerate_L = 0;
    1234:	10 92 e8 01 	sts	0x01E8, r1
    1238:	10 92 e7 01 	sts	0x01E7, r1
	preDecelerate_R = 0;
    123c:	10 92 b2 01 	sts	0x01B2, r1
    1240:	10 92 b1 01 	sts	0x01B1, r1
	if(desired_speed > 22) {
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	87 31       	cpi	r24, 0x17	; 23
    1248:	d0 f0       	brcs	.+52     	; 0x127e <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    124a:	89 81       	ldd	r24, Y+1	; 0x01
    124c:	28 2f       	mov	r18, r24
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	86 ef       	ldi	r24, 0xF6	; 246
    1252:	9f ef       	ldi	r25, 0xFF	; 255
    1254:	82 1b       	sub	r24, r18
    1256:	93 0b       	sbc	r25, r19
    1258:	88 0f       	add	r24, r24
    125a:	99 1f       	adc	r25, r25
    125c:	9c 01       	movw	r18, r24
    125e:	8b 81       	ldd	r24, Y+3	; 0x03
    1260:	9c 81       	ldd	r25, Y+4	; 0x04
    1262:	82 0f       	add	r24, r18
    1264:	93 1f       	adc	r25, r19
    1266:	90 93 e8 01 	sts	0x01E8, r25
    126a:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    126e:	80 91 e7 01 	lds	r24, 0x01E7
    1272:	90 91 e8 01 	lds	r25, 0x01E8
    1276:	90 93 b2 01 	sts	0x01B2, r25
    127a:	80 93 b1 01 	sts	0x01B1, r24
	}
	preStop_L = distance - 2;
    127e:	8b 81       	ldd	r24, Y+3	; 0x03
    1280:	9c 81       	ldd	r25, Y+4	; 0x04
    1282:	02 97       	sbiw	r24, 0x02	; 2
    1284:	90 93 bc 01 	sts	0x01BC, r25
    1288:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = preStop_L;
    128c:	80 91 bb 01 	lds	r24, 0x01BB
    1290:	90 91 bc 01 	lds	r25, 0x01BC
    1294:	90 93 9a 01 	sts	0x019A, r25
    1298:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    129c:	8b 81       	ldd	r24, Y+3	; 0x03
    129e:	9c 81       	ldd	r25, Y+4	; 0x04
    12a0:	88 32       	cpi	r24, 0x28	; 40
    12a2:	91 05       	cpc	r25, r1
    12a4:	00 f5       	brcc	.+64     	; 0x12e6 <move+0xde>
		distance = 40; 
    12a6:	88 e2       	ldi	r24, 0x28	; 40
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	9c 83       	std	Y+4, r25	; 0x04
    12ac:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    12ae:	84 e1       	ldi	r24, 0x14	; 20
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	90 93 bc 01 	sts	0x01BC, r25
    12b6:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = preStop_L;
    12ba:	80 91 bb 01 	lds	r24, 0x01BB
    12be:	90 91 bc 01 	lds	r25, 0x01BC
    12c2:	90 93 9a 01 	sts	0x019A, r25
    12c6:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    12ca:	8a e0       	ldi	r24, 0x0A	; 10
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	90 93 e8 01 	sts	0x01E8, r25
    12d2:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    12d6:	80 91 e7 01 	lds	r24, 0x01E7
    12da:	90 91 e8 01 	lds	r25, 0x01E8
    12de:	90 93 b2 01 	sts	0x01B2, r25
    12e2:	80 93 b1 01 	sts	0x01B1, r24
	}
	if(distance < 400 && desired_speed > 40) {
    12e6:	8b 81       	ldd	r24, Y+3	; 0x03
    12e8:	9c 81       	ldd	r25, Y+4	; 0x04
    12ea:	21 e0       	ldi	r18, 0x01	; 1
    12ec:	80 39       	cpi	r24, 0x90	; 144
    12ee:	92 07       	cpc	r25, r18
    12f0:	e0 f4       	brcc	.+56     	; 0x132a <move+0x122>
    12f2:	89 81       	ldd	r24, Y+1	; 0x01
    12f4:	89 32       	cpi	r24, 0x29	; 41
    12f6:	c8 f0       	brcs	.+50     	; 0x132a <move+0x122>
		desired_speed = 40; 
    12f8:	88 e2       	ldi	r24, 0x28	; 40
    12fa:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    12fc:	8b 81       	ldd	r24, Y+3	; 0x03
    12fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1300:	9c 01       	movw	r18, r24
    1302:	36 95       	lsr	r19
    1304:	27 95       	ror	r18
    1306:	36 95       	lsr	r19
    1308:	27 95       	ror	r18
    130a:	8b 81       	ldd	r24, Y+3	; 0x03
    130c:	9c 81       	ldd	r25, Y+4	; 0x04
    130e:	82 1b       	sub	r24, r18
    1310:	93 0b       	sbc	r25, r19
    1312:	90 93 e8 01 	sts	0x01E8, r25
    1316:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    131a:	80 91 e7 01 	lds	r24, 0x01E7
    131e:	90 91 e8 01 	lds	r25, 0x01E8
    1322:	90 93 b2 01 	sts	0x01B2, r25
    1326:	80 93 b1 01 	sts	0x01B1, r24
	}
    mleft_dist = 0; 
    132a:	10 92 f4 01 	sts	0x01F4, r1
    132e:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    1332:	10 92 e6 01 	sts	0x01E6, r1
    1336:	10 92 e5 01 	sts	0x01E5, r1
	moveAtSpeed(desired_speed,desired_speed);
    133a:	89 81       	ldd	r24, Y+1	; 0x01
    133c:	69 81       	ldd	r22, Y+1	; 0x01
    133e:	0e 94 1e 08 	call	0x103c	; 0x103c <moveAtSpeed>
	changeDirection(dir);
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	0e 94 42 08 	call	0x1084	; 0x1084 <changeDirection>
	
	distanceToMove_L = distance;
    1348:	8b 81       	ldd	r24, Y+3	; 0x03
    134a:	9c 81       	ldd	r25, Y+4	; 0x04
    134c:	90 93 c4 01 	sts	0x01C4, r25
    1350:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    1354:	8b 81       	ldd	r24, Y+3	; 0x03
    1356:	9c 81       	ldd	r25, Y+4	; 0x04
    1358:	90 93 a5 01 	sts	0x01A5, r25
    135c:	80 93 a4 01 	sts	0x01A4, r24

	motion_status_tmp = motion_status.byte;
    1360:	80 91 94 01 	lds	r24, 0x0194
    1364:	80 93 f7 01 	sts	0x01F7, r24
	
	motion_status_tmp = motion_status.byte;
    1368:	80 91 94 01 	lds	r24, 0x0194
    136c:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    1370:	e0 91 64 00 	lds	r30, 0x0064
    1374:	f0 91 65 00 	lds	r31, 0x0065
    1378:	09 95       	icall
	
	if(blocking)
    137a:	8d 81       	ldd	r24, Y+5	; 0x05
    137c:	88 23       	and	r24, r24
    137e:	39 f0       	breq	.+14     	; 0x138e <move+0x186>
    1380:	02 c0       	rjmp	.+4      	; 0x1386 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    1382:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    1386:	0e 94 be 08 	call	0x117c	; 0x117c <isMovementComplete>
    138a:	88 23       	and	r24, r24
    138c:	d1 f3       	breq	.-12     	; 0x1382 <move+0x17a>
			task_RP6System();
}
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	0f 90       	pop	r0
    1396:	0f 90       	pop	r0
    1398:	cf 91       	pop	r28
    139a:	df 91       	pop	r29
    139c:	08 95       	ret

0000139e <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    139e:	df 93       	push	r29
    13a0:	cf 93       	push	r28
    13a2:	cd b7       	in	r28, 0x3d	; 61
    13a4:	de b7       	in	r29, 0x3e	; 62
    13a6:	27 97       	sbiw	r28, 0x07	; 7
    13a8:	0f b6       	in	r0, 0x3f	; 63
    13aa:	f8 94       	cli
    13ac:	de bf       	out	0x3e, r29	; 62
    13ae:	0f be       	out	0x3f, r0	; 63
    13b0:	cd bf       	out	0x3d, r28	; 61
    13b2:	8b 83       	std	Y+3, r24	; 0x03
    13b4:	6c 83       	std	Y+4, r22	; 0x04
    13b6:	5e 83       	std	Y+6, r21	; 0x06
    13b8:	4d 83       	std	Y+5, r20	; 0x05
    13ba:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    13bc:	80 91 94 01 	lds	r24, 0x0194
    13c0:	81 60       	ori	r24, 0x01	; 1
    13c2:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    13c6:	80 91 94 01 	lds	r24, 0x0194
    13ca:	82 60       	ori	r24, 0x02	; 2
    13cc:	80 93 94 01 	sts	0x0194, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    13d0:	8d 81       	ldd	r24, Y+5	; 0x05
    13d2:	9e 81       	ldd	r25, Y+6	; 0x06
    13d4:	cc 01       	movw	r24, r24
    13d6:	a0 e0       	ldi	r26, 0x00	; 0
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	20 eb       	ldi	r18, 0xB0	; 176
    13dc:	32 e0       	ldi	r19, 0x02	; 2
    13de:	40 e0       	ldi	r20, 0x00	; 0
    13e0:	50 e0       	ldi	r21, 0x00	; 0
    13e2:	bc 01       	movw	r22, r24
    13e4:	cd 01       	movw	r24, r26
    13e6:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <__mulsi3>
    13ea:	dc 01       	movw	r26, r24
    13ec:	cb 01       	movw	r24, r22
    13ee:	24 e6       	ldi	r18, 0x64	; 100
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	40 e0       	ldi	r20, 0x00	; 0
    13f4:	50 e0       	ldi	r21, 0x00	; 0
    13f6:	bc 01       	movw	r22, r24
    13f8:	cd 01       	movw	r24, r26
    13fa:	0e 94 10 1c 	call	0x3820	; 0x3820 <__udivmodsi4>
    13fe:	da 01       	movw	r26, r20
    1400:	c9 01       	movw	r24, r18
    1402:	9a 83       	std	Y+2, r25	; 0x02
    1404:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    1406:	89 81       	ldd	r24, Y+1	; 0x01
    1408:	9a 81       	ldd	r25, Y+2	; 0x02
    140a:	84 56       	subi	r24, 0x64	; 100
    140c:	90 40       	sbci	r25, 0x00	; 0
    140e:	90 93 e8 01 	sts	0x01E8, r25
    1412:	80 93 e7 01 	sts	0x01E7, r24
	preDecelerate_R = distance - 100;
    1416:	89 81       	ldd	r24, Y+1	; 0x01
    1418:	9a 81       	ldd	r25, Y+2	; 0x02
    141a:	84 56       	subi	r24, 0x64	; 100
    141c:	90 40       	sbci	r25, 0x00	; 0
    141e:	90 93 b2 01 	sts	0x01B2, r25
    1422:	80 93 b1 01 	sts	0x01B1, r24
	preStop_L = distance;
    1426:	89 81       	ldd	r24, Y+1	; 0x01
    1428:	9a 81       	ldd	r25, Y+2	; 0x02
    142a:	90 93 bc 01 	sts	0x01BC, r25
    142e:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = distance;
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	9a 81       	ldd	r25, Y+2	; 0x02
    1436:	90 93 9a 01 	sts	0x019A, r25
    143a:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    143e:	89 81       	ldd	r24, Y+1	; 0x01
    1440:	9a 81       	ldd	r25, Y+2	; 0x02
    1442:	88 32       	cpi	r24, 0x28	; 40
    1444:	91 05       	cpc	r25, r1
    1446:	e0 f4       	brcc	.+56     	; 0x1480 <rotate+0xe2>
		distance = 40; 
    1448:	88 e2       	ldi	r24, 0x28	; 40
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	9a 83       	std	Y+2, r25	; 0x02
    144e:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    1450:	84 e1       	ldi	r24, 0x14	; 20
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	90 93 bc 01 	sts	0x01BC, r25
    1458:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = 20;
    145c:	84 e1       	ldi	r24, 0x14	; 20
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	90 93 9a 01 	sts	0x019A, r25
    1464:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    1468:	8a e0       	ldi	r24, 0x0A	; 10
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	90 93 e8 01 	sts	0x01E8, r25
    1470:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = 10;
    1474:	8a e0       	ldi	r24, 0x0A	; 10
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	90 93 b2 01 	sts	0x01B2, r25
    147c:	80 93 b1 01 	sts	0x01B1, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    1480:	8b 81       	ldd	r24, Y+3	; 0x03
    1482:	6b 81       	ldd	r22, Y+3	; 0x03
    1484:	0e 94 1e 08 	call	0x103c	; 0x103c <moveAtSpeed>
	changeDirection(dir);
    1488:	8c 81       	ldd	r24, Y+4	; 0x04
    148a:	0e 94 42 08 	call	0x1084	; 0x1084 <changeDirection>
	
    mleft_dist = 0; 
    148e:	10 92 f4 01 	sts	0x01F4, r1
    1492:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    1496:	10 92 e6 01 	sts	0x01E6, r1
    149a:	10 92 e5 01 	sts	0x01E5, r1
	distanceToMove_L = distance;
    149e:	89 81       	ldd	r24, Y+1	; 0x01
    14a0:	9a 81       	ldd	r25, Y+2	; 0x02
    14a2:	90 93 c4 01 	sts	0x01C4, r25
    14a6:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    14aa:	89 81       	ldd	r24, Y+1	; 0x01
    14ac:	9a 81       	ldd	r25, Y+2	; 0x02
    14ae:	90 93 a5 01 	sts	0x01A5, r25
    14b2:	80 93 a4 01 	sts	0x01A4, r24
	
	motion_status_tmp = motion_status.byte;
    14b6:	80 91 94 01 	lds	r24, 0x0194
    14ba:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    14be:	e0 91 64 00 	lds	r30, 0x0064
    14c2:	f0 91 65 00 	lds	r31, 0x0065
    14c6:	09 95       	icall
	if(blocking)
    14c8:	8f 81       	ldd	r24, Y+7	; 0x07
    14ca:	88 23       	and	r24, r24
    14cc:	39 f0       	breq	.+14     	; 0x14dc <rotate+0x13e>
    14ce:	02 c0       	rjmp	.+4      	; 0x14d4 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    14d0:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    14d4:	0e 94 be 08 	call	0x117c	; 0x117c <isMovementComplete>
    14d8:	88 23       	and	r24, r24
    14da:	d1 f3       	breq	.-12     	; 0x14d0 <rotate+0x132>
			task_RP6System();
}
    14dc:	27 96       	adiw	r28, 0x07	; 7
    14de:	0f b6       	in	r0, 0x3f	; 63
    14e0:	f8 94       	cli
    14e2:	de bf       	out	0x3e, r29	; 62
    14e4:	0f be       	out	0x3f, r0	; 63
    14e6:	cd bf       	out	0x3d, r28	; 61
    14e8:	cf 91       	pop	r28
    14ea:	df 91       	pop	r29
    14ec:	08 95       	ret

000014ee <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    14ee:	df 93       	push	r29
    14f0:	cf 93       	push	r28
    14f2:	00 d0       	rcall	.+0      	; 0x14f4 <setMotorPower+0x6>
    14f4:	cd b7       	in	r28, 0x3d	; 61
    14f6:	de b7       	in	r29, 0x3e	; 62
    14f8:	89 83       	std	Y+1, r24	; 0x01
    14fa:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    14fc:	89 81       	ldd	r24, Y+1	; 0x01
    14fe:	83 3d       	cpi	r24, 0xD3	; 211
    1500:	10 f0       	brcs	.+4      	; 0x1506 <setMotorPower+0x18>
    1502:	82 ed       	ldi	r24, 0xD2	; 210
    1504:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    1506:	8a 81       	ldd	r24, Y+2	; 0x02
    1508:	83 3d       	cpi	r24, 0xD3	; 211
    150a:	10 f0       	brcs	.+4      	; 0x1510 <setMotorPower+0x22>
    150c:	82 ed       	ldi	r24, 0xD2	; 210
    150e:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    1510:	8a 81       	ldd	r24, Y+2	; 0x02
    1512:	88 2f       	mov	r24, r24
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	90 93 be 01 	sts	0x01BE, r25
    151a:	80 93 bd 01 	sts	0x01BD, r24
	mleft_power = left_power;
    151e:	89 81       	ldd	r24, Y+1	; 0x01
    1520:	88 2f       	mov	r24, r24
    1522:	90 e0       	ldi	r25, 0x00	; 0
    1524:	90 93 ae 01 	sts	0x01AE, r25
    1528:	80 93 ad 01 	sts	0x01AD, r24
}
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	08 95       	ret

00001536 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	00 d0       	rcall	.+0      	; 0x153c <setMotorDir+0x6>
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	89 83       	std	Y+1, r24	; 0x01
    1542:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	80 93 76 01 	sts	0x0176, r24
	mright_dir = right_dir;
    154a:	8a 81       	ldd	r24, Y+2	; 0x02
    154c:	80 93 77 01 	sts	0x0177, r24
	mleft_des_dir = left_dir;
    1550:	89 81       	ldd	r24, Y+1	; 0x01
    1552:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = right_dir;
    1556:	8a 81       	ldd	r24, Y+2	; 0x02
    1558:	80 93 75 01 	sts	0x0175, r24
	if(left_dir)
    155c:	89 81       	ldd	r24, Y+1	; 0x01
    155e:	88 23       	and	r24, r24
    1560:	41 f0       	breq	.+16     	; 0x1572 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    1562:	a5 e3       	ldi	r26, 0x35	; 53
    1564:	b0 e0       	ldi	r27, 0x00	; 0
    1566:	e5 e3       	ldi	r30, 0x35	; 53
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	84 60       	ori	r24, 0x04	; 4
    156e:	8c 93       	st	X, r24
    1570:	07 c0       	rjmp	.+14     	; 0x1580 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    1572:	a5 e3       	ldi	r26, 0x35	; 53
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e5 e3       	ldi	r30, 0x35	; 53
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	8b 7f       	andi	r24, 0xFB	; 251
    157e:	8c 93       	st	X, r24
	if(right_dir)
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	88 23       	and	r24, r24
    1584:	41 f0       	breq	.+16     	; 0x1596 <setMotorDir+0x60>
		PORTC |= DIR_R;
    1586:	a5 e3       	ldi	r26, 0x35	; 53
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	e5 e3       	ldi	r30, 0x35	; 53
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	88 60       	ori	r24, 0x08	; 8
    1592:	8c 93       	st	X, r24
    1594:	07 c0       	rjmp	.+14     	; 0x15a4 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    1596:	a5 e3       	ldi	r26, 0x35	; 53
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e5 e3       	ldi	r30, 0x35	; 53
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	87 7f       	andi	r24, 0xF7	; 247
    15a2:	8c 93       	st	X, r24
}
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	cf 91       	pop	r28
    15aa:	df 91       	pop	r29
    15ac:	08 95       	ret

000015ae <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    15ae:	df 93       	push	r29
    15b0:	cf 93       	push	r28
    15b2:	00 d0       	rcall	.+0      	; 0x15b4 <IRCOMM_sendRC5+0x6>
    15b4:	cd b7       	in	r28, 0x3d	; 61
    15b6:	de b7       	in	r29, 0x3e	; 62
    15b8:	89 83       	std	Y+1, r24	; 0x01
    15ba:	6a 83       	std	Y+2, r22	; 0x02
    15bc:	07 c0       	rjmp	.+14     	; 0x15cc <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    15be:	a9 e5       	ldi	r26, 0x59	; 89
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	e9 e5       	ldi	r30, 0x59	; 89
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	80 68       	ori	r24, 0x80	; 128
    15ca:	8c 93       	st	X, r24
    15cc:	80 91 a2 01 	lds	r24, 0x01A2
    15d0:	88 23       	and	r24, r24
    15d2:	a9 f7       	brne	.-22     	; 0x15be <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	88 2f       	mov	r24, r24
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	8f 73       	andi	r24, 0x3F	; 63
    15dc:	90 70       	andi	r25, 0x00	; 0
    15de:	9c 01       	movw	r18, r24
    15e0:	00 24       	eor	r0, r0
    15e2:	36 95       	lsr	r19
    15e4:	27 95       	ror	r18
    15e6:	07 94       	ror	r0
    15e8:	36 95       	lsr	r19
    15ea:	27 95       	ror	r18
    15ec:	07 94       	ror	r0
    15ee:	32 2f       	mov	r19, r18
    15f0:	20 2d       	mov	r18, r0
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	88 2f       	mov	r24, r24
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	8f 73       	andi	r24, 0x3F	; 63
    15fa:	90 70       	andi	r25, 0x00	; 0
    15fc:	82 2b       	or	r24, r18
    15fe:	93 2b       	or	r25, r19
    1600:	90 63       	ori	r25, 0x30	; 48
    1602:	90 93 c2 01 	sts	0x01C2, r25
    1606:	80 93 c1 01 	sts	0x01C1, r24
	sysStatACS.ircomm_transmit = true;
    160a:	80 91 a1 01 	lds	r24, 0x01A1
    160e:	80 64       	ori	r24, 0x40	; 64
    1610:	80 93 a1 01 	sts	0x01A1, r24
}
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	08 95       	ret

0000161e <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    161e:	1f 92       	push	r1
    1620:	0f 92       	push	r0
    1622:	0f b6       	in	r0, 0x3f	; 63
    1624:	0f 92       	push	r0
    1626:	11 24       	eor	r1, r1
    1628:	8f 93       	push	r24
    162a:	9f 93       	push	r25
    162c:	af 93       	push	r26
    162e:	bf 93       	push	r27
    1630:	ef 93       	push	r30
    1632:	ff 93       	push	r31
    1634:	df 93       	push	r29
    1636:	cf 93       	push	r28
    1638:	cd b7       	in	r28, 0x3d	; 61
    163a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    163c:	80 91 66 00 	lds	r24, 0x0066
    1640:	82 30       	cpi	r24, 0x02	; 2
    1642:	08 f0       	brcs	.+2      	; 0x1646 <__vector_4+0x28>
    1644:	65 c0       	rjmp	.+202    	; 0x1710 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    1646:	80 91 7a 01 	lds	r24, 0x017A
    164a:	88 23       	and	r24, r24
    164c:	d9 f1       	breq	.+118    	; 0x16c4 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    164e:	80 91 7a 01 	lds	r24, 0x017A
    1652:	8c 33       	cpi	r24, 0x3C	; 60
    1654:	c8 f4       	brcc	.+50     	; 0x1688 <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    1656:	80 91 db 01 	lds	r24, 0x01DB
    165a:	90 91 dc 01 	lds	r25, 0x01DC
    165e:	80 70       	andi	r24, 0x00	; 0
    1660:	90 74       	andi	r25, 0x40	; 64
    1662:	00 97       	sbiw	r24, 0x00	; 0
    1664:	49 f0       	breq	.+18     	; 0x1678 <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    1666:	a2 e3       	ldi	r26, 0x32	; 50
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	e2 e3       	ldi	r30, 0x32	; 50
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	90 81       	ld	r25, Z
    1670:	80 e8       	ldi	r24, 0x80	; 128
    1672:	89 27       	eor	r24, r25
    1674:	8c 93       	st	X, r24
    1676:	20 c0       	rjmp	.+64     	; 0x16b8 <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    1678:	a2 e3       	ldi	r26, 0x32	; 50
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	e2 e3       	ldi	r30, 0x32	; 50
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	8f 77       	andi	r24, 0x7F	; 127
    1684:	8c 93       	st	X, r24
    1686:	18 c0       	rjmp	.+48     	; 0x16b8 <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    1688:	80 91 db 01 	lds	r24, 0x01DB
    168c:	90 91 dc 01 	lds	r25, 0x01DC
    1690:	80 70       	andi	r24, 0x00	; 0
    1692:	90 74       	andi	r25, 0x40	; 64
    1694:	00 97       	sbiw	r24, 0x00	; 0
    1696:	41 f0       	breq	.+16     	; 0x16a8 <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    1698:	a2 e3       	ldi	r26, 0x32	; 50
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	e2 e3       	ldi	r30, 0x32	; 50
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	8f 77       	andi	r24, 0x7F	; 127
    16a4:	8c 93       	st	X, r24
    16a6:	08 c0       	rjmp	.+16     	; 0x16b8 <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    16a8:	a2 e3       	ldi	r26, 0x32	; 50
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	e2 e3       	ldi	r30, 0x32	; 50
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	90 81       	ld	r25, Z
    16b2:	80 e8       	ldi	r24, 0x80	; 128
    16b4:	89 27       	eor	r24, r25
    16b6:	8c 93       	st	X, r24
			ircomm_pulse--;
    16b8:	80 91 7a 01 	lds	r24, 0x017A
    16bc:	81 50       	subi	r24, 0x01	; 1
    16be:	80 93 7a 01 	sts	0x017A, r24
    16c2:	54 c0       	rjmp	.+168    	; 0x176c <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    16c4:	80 91 a2 01 	lds	r24, 0x01A2
    16c8:	88 23       	and	r24, r24
    16ca:	d1 f0       	breq	.+52     	; 0x1700 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    16cc:	a2 e3       	ldi	r26, 0x32	; 50
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	e2 e3       	ldi	r30, 0x32	; 50
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	8f 77       	andi	r24, 0x7F	; 127
    16d8:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    16da:	80 91 db 01 	lds	r24, 0x01DB
    16de:	90 91 dc 01 	lds	r25, 0x01DC
    16e2:	88 0f       	add	r24, r24
    16e4:	99 1f       	adc	r25, r25
    16e6:	90 93 dc 01 	sts	0x01DC, r25
    16ea:	80 93 db 01 	sts	0x01DB, r24
			ircomm_pulse = 120;
    16ee:	88 e7       	ldi	r24, 0x78	; 120
    16f0:	80 93 7a 01 	sts	0x017A, r24
			ircomm_send--;
    16f4:	80 91 a2 01 	lds	r24, 0x01A2
    16f8:	81 50       	subi	r24, 0x01	; 1
    16fa:	80 93 a2 01 	sts	0x01A2, r24
    16fe:	36 c0       	rjmp	.+108    	; 0x176c <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1700:	a2 e3       	ldi	r26, 0x32	; 50
    1702:	b0 e0       	ldi	r27, 0x00	; 0
    1704:	e2 e3       	ldi	r30, 0x32	; 50
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	80 81       	ld	r24, Z
    170a:	8f 77       	andi	r24, 0x7F	; 127
    170c:	8c 93       	st	X, r24
    170e:	2e c0       	rjmp	.+92     	; 0x176c <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    1710:	80 91 a6 01 	lds	r24, 0x01A6
    1714:	88 23       	and	r24, r24
    1716:	e1 f0       	breq	.+56     	; 0x1750 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    1718:	80 91 a1 01 	lds	r24, 0x01A1
    171c:	81 70       	andi	r24, 0x01	; 1
    171e:	88 23       	and	r24, r24
    1720:	49 f4       	brne	.+18     	; 0x1734 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    1722:	a8 e3       	ldi	r26, 0x38	; 56
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e8 e3       	ldi	r30, 0x38	; 56
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	90 81       	ld	r25, Z
    172c:	80 e4       	ldi	r24, 0x40	; 64
    172e:	89 27       	eor	r24, r25
    1730:	8c 93       	st	X, r24
    1732:	08 c0       	rjmp	.+16     	; 0x1744 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    1734:	a5 e3       	ldi	r26, 0x35	; 53
    1736:	b0 e0       	ldi	r27, 0x00	; 0
    1738:	e5 e3       	ldi	r30, 0x35	; 53
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	90 81       	ld	r25, Z
    173e:	80 e8       	ldi	r24, 0x80	; 128
    1740:	89 27       	eor	r24, r25
    1742:	8c 93       	st	X, r24
		acs_pulse--;
    1744:	80 91 a6 01 	lds	r24, 0x01A6
    1748:	81 50       	subi	r24, 0x01	; 1
    174a:	80 93 a6 01 	sts	0x01A6, r24
    174e:	0e c0       	rjmp	.+28     	; 0x176c <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    1750:	a8 e3       	ldi	r26, 0x38	; 56
    1752:	b0 e0       	ldi	r27, 0x00	; 0
    1754:	e8 e3       	ldi	r30, 0x38	; 56
    1756:	f0 e0       	ldi	r31, 0x00	; 0
    1758:	80 81       	ld	r24, Z
    175a:	80 64       	ori	r24, 0x40	; 64
    175c:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    175e:	a5 e3       	ldi	r26, 0x35	; 53
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	e5 e3       	ldi	r30, 0x35	; 53
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	80 68       	ori	r24, 0x80	; 128
    176a:	8c 93       	st	X, r24
	}
}
    176c:	cf 91       	pop	r28
    176e:	df 91       	pop	r29
    1770:	ff 91       	pop	r31
    1772:	ef 91       	pop	r30
    1774:	bf 91       	pop	r27
    1776:	af 91       	pop	r26
    1778:	9f 91       	pop	r25
    177a:	8f 91       	pop	r24
    177c:	0f 90       	pop	r0
    177e:	0f be       	out	0x3f, r0	; 63
    1780:	0f 90       	pop	r0
    1782:	1f 90       	pop	r1
    1784:	18 95       	reti

00001786 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    1786:	1f 92       	push	r1
    1788:	0f 92       	push	r0
    178a:	0f b6       	in	r0, 0x3f	; 63
    178c:	0f 92       	push	r0
    178e:	11 24       	eor	r1, r1
    1790:	8f 93       	push	r24
    1792:	9f 93       	push	r25
    1794:	ef 93       	push	r30
    1796:	ff 93       	push	r31
    1798:	df 93       	push	r29
    179a:	cf 93       	push	r28
    179c:	0f 92       	push	r0
    179e:	cd b7       	in	r28, 0x3d	; 61
    17a0:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    17a2:	80 91 66 00 	lds	r24, 0x0066
    17a6:	83 30       	cpi	r24, 0x03	; 3
    17a8:	21 f0       	breq	.+8      	; 0x17b2 <__vector_3+0x2c>
    17aa:	80 91 66 00 	lds	r24, 0x0066
    17ae:	86 30       	cpi	r24, 0x06	; 6
    17b0:	c1 f4       	brne	.+48     	; 0x17e2 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    17b2:	80 91 a1 01 	lds	r24, 0x01A1
    17b6:	80 71       	andi	r24, 0x10	; 16
    17b8:	88 23       	and	r24, r24
    17ba:	99 f4       	brne	.+38     	; 0x17e2 <__vector_3+0x5c>
    17bc:	80 91 a1 01 	lds	r24, 0x01A1
    17c0:	80 72       	andi	r24, 0x20	; 32
    17c2:	88 23       	and	r24, r24
    17c4:	71 f0       	breq	.+28     	; 0x17e2 <__vector_3+0x5c>
    17c6:	e6 e3       	ldi	r30, 0x36	; 54
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	80 81       	ld	r24, Z
    17cc:	88 2f       	mov	r24, r24
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	84 70       	andi	r24, 0x04	; 4
    17d2:	90 70       	andi	r25, 0x00	; 0
    17d4:	00 97       	sbiw	r24, 0x00	; 0
    17d6:	29 f4       	brne	.+10     	; 0x17e2 <__vector_3+0x5c>
			acs_event_counter++;
    17d8:	80 91 f6 01 	lds	r24, 0x01F6
    17dc:	8f 5f       	subi	r24, 0xFF	; 255
    17de:	80 93 f6 01 	sts	0x01F6, r24
	sysStatACS.pin = (PINB & ACS);
    17e2:	e6 e3       	ldi	r30, 0x36	; 54
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	80 91 a1 01 	lds	r24, 0x01A1
    17ec:	8d 7f       	andi	r24, 0xFD	; 253
    17ee:	80 93 a1 01 	sts	0x01A1, r24
}
    17f2:	0f 90       	pop	r0
    17f4:	cf 91       	pop	r28
    17f6:	df 91       	pop	r29
    17f8:	ff 91       	pop	r31
    17fa:	ef 91       	pop	r30
    17fc:	9f 91       	pop	r25
    17fe:	8f 91       	pop	r24
    1800:	0f 90       	pop	r0
    1802:	0f be       	out	0x3f, r0	; 63
    1804:	0f 90       	pop	r0
    1806:	1f 90       	pop	r1
    1808:	18 95       	reti

0000180a <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    180a:	df 93       	push	r29
    180c:	cf 93       	push	r28
    180e:	00 d0       	rcall	.+0      	; 0x1810 <IRCOMM_RC5dataReady_DUMMY+0x6>
    1810:	cd b7       	in	r28, 0x3d	; 61
    1812:	de b7       	in	r29, 0x3e	; 62
    1814:	9a 83       	std	Y+2, r25	; 0x02
    1816:	89 83       	std	Y+1, r24	; 0x01
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	cf 91       	pop	r28
    181e:	df 91       	pop	r29
    1820:	08 95       	ret

00001822 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    1822:	df 93       	push	r29
    1824:	cf 93       	push	r28
    1826:	00 d0       	rcall	.+0      	; 0x1828 <IRCOMM_setRC5DataReadyHandler+0x6>
    1828:	cd b7       	in	r28, 0x3d	; 61
    182a:	de b7       	in	r29, 0x3e	; 62
    182c:	9a 83       	std	Y+2, r25	; 0x02
    182e:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    1830:	89 81       	ldd	r24, Y+1	; 0x01
    1832:	9a 81       	ldd	r25, Y+2	; 0x02
    1834:	90 93 68 00 	sts	0x0068, r25
    1838:	80 93 67 00 	sts	0x0067, r24
}
    183c:	0f 90       	pop	r0
    183e:	0f 90       	pop	r0
    1840:	cf 91       	pop	r28
    1842:	df 91       	pop	r29
    1844:	08 95       	ret

00001846 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    1846:	df 93       	push	r29
    1848:	cf 93       	push	r28
    184a:	cd b7       	in	r28, 0x3d	; 61
    184c:	de b7       	in	r29, 0x3e	; 62
    184e:	cf 91       	pop	r28
    1850:	df 91       	pop	r29
    1852:	08 95       	ret

00001854 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    1854:	df 93       	push	r29
    1856:	cf 93       	push	r28
    1858:	00 d0       	rcall	.+0      	; 0x185a <ACS_setStateChangedHandler+0x6>
    185a:	cd b7       	in	r28, 0x3d	; 61
    185c:	de b7       	in	r29, 0x3e	; 62
    185e:	9a 83       	std	Y+2, r25	; 0x02
    1860:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    1862:	89 81       	ldd	r24, Y+1	; 0x01
    1864:	9a 81       	ldd	r25, Y+2	; 0x02
    1866:	90 93 6a 00 	sts	0x006A, r25
    186a:	80 93 69 00 	sts	0x0069, r24
}
    186e:	0f 90       	pop	r0
    1870:	0f 90       	pop	r0
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    1878:	df 93       	push	r29
    187a:	cf 93       	push	r28
    187c:	cd b7       	in	r28, 0x3d	; 61
    187e:	de b7       	in	r29, 0x3e	; 62
    1880:	2e 97       	sbiw	r28, 0x0e	; 14
    1882:	0f b6       	in	r0, 0x3f	; 63
    1884:	f8 94       	cli
    1886:	de bf       	out	0x3e, r29	; 62
    1888:	0f be       	out	0x3f, r0	; 63
    188a:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    188c:	80 91 b9 01 	lds	r24, 0x01B9
    1890:	90 91 ba 01 	lds	r25, 0x01BA
    1894:	82 30       	cpi	r24, 0x02	; 2
    1896:	91 05       	cpc	r25, r1
    1898:	08 f4       	brcc	.+2      	; 0x189c <task_ACS+0x24>
    189a:	4d c2       	rjmp	.+1178   	; 0x1d36 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    189c:	80 91 a1 01 	lds	r24, 0x01A1
    18a0:	80 71       	andi	r24, 0x10	; 16
    18a2:	88 23       	and	r24, r24
    18a4:	09 f0       	breq	.+2      	; 0x18a8 <task_ACS+0x30>
    18a6:	24 c2       	rjmp	.+1096   	; 0x1cf0 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    18a8:	80 91 66 00 	lds	r24, 0x0066
    18ac:	28 2f       	mov	r18, r24
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	3e 87       	std	Y+14, r19	; 0x0e
    18b2:	2d 87       	std	Y+13, r18	; 0x0d
    18b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    18b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    18b8:	82 30       	cpi	r24, 0x02	; 2
    18ba:	91 05       	cpc	r25, r1
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <task_ACS+0x48>
    18be:	b9 c0       	rjmp	.+370    	; 0x1a32 <task_ACS+0x1ba>
    18c0:	2d 85       	ldd	r18, Y+13	; 0x0d
    18c2:	3e 85       	ldd	r19, Y+14	; 0x0e
    18c4:	23 30       	cpi	r18, 0x03	; 3
    18c6:	31 05       	cpc	r19, r1
    18c8:	54 f4       	brge	.+20     	; 0x18de <task_ACS+0x66>
    18ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    18cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    18ce:	00 97       	sbiw	r24, 0x00	; 0
    18d0:	c9 f0       	breq	.+50     	; 0x1904 <task_ACS+0x8c>
    18d2:	2d 85       	ldd	r18, Y+13	; 0x0d
    18d4:	3e 85       	ldd	r19, Y+14	; 0x0e
    18d6:	21 30       	cpi	r18, 0x01	; 1
    18d8:	31 05       	cpc	r19, r1
    18da:	89 f1       	breq	.+98     	; 0x193e <task_ACS+0xc6>
    18dc:	0f c2       	rjmp	.+1054   	; 0x1cfc <task_ACS+0x484>
    18de:	8d 85       	ldd	r24, Y+13	; 0x0d
    18e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    18e2:	85 30       	cpi	r24, 0x05	; 5
    18e4:	91 05       	cpc	r25, r1
    18e6:	09 f4       	brne	.+2      	; 0x18ea <task_ACS+0x72>
    18e8:	54 c1       	rjmp	.+680    	; 0x1b92 <task_ACS+0x31a>
    18ea:	2d 85       	ldd	r18, Y+13	; 0x0d
    18ec:	3e 85       	ldd	r19, Y+14	; 0x0e
    18ee:	26 30       	cpi	r18, 0x06	; 6
    18f0:	31 05       	cpc	r19, r1
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <task_ACS+0x7e>
    18f4:	83 c1       	rjmp	.+774    	; 0x1bfc <task_ACS+0x384>
    18f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    18f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    18fa:	83 30       	cpi	r24, 0x03	; 3
    18fc:	91 05       	cpc	r25, r1
    18fe:	09 f4       	brne	.+2      	; 0x1902 <task_ACS+0x8a>
    1900:	cd c0       	rjmp	.+410    	; 0x1a9c <task_ACS+0x224>
    1902:	fc c1       	rjmp	.+1016   	; 0x1cfc <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1904:	a9 e5       	ldi	r26, 0x59	; 89
    1906:	b0 e0       	ldi	r27, 0x00	; 0
    1908:	e9 e5       	ldi	r30, 0x59	; 89
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	80 81       	ld	r24, Z
    190e:	8f 77       	andi	r24, 0x7F	; 127
    1910:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1912:	a2 e3       	ldi	r26, 0x32	; 50
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	e2 e3       	ldi	r30, 0x32	; 50
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	8f 77       	andi	r24, 0x7F	; 127
    191e:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1920:	a8 e3       	ldi	r26, 0x38	; 56
    1922:	b0 e0       	ldi	r27, 0x00	; 0
    1924:	e8 e3       	ldi	r30, 0x38	; 56
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	80 81       	ld	r24, Z
    192a:	80 64       	ori	r24, 0x40	; 64
    192c:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    192e:	a5 e3       	ldi	r26, 0x35	; 53
    1930:	b0 e0       	ldi	r27, 0x00	; 0
    1932:	e5 e3       	ldi	r30, 0x35	; 53
    1934:	f0 e0       	ldi	r31, 0x00	; 0
    1936:	80 81       	ld	r24, Z
    1938:	80 68       	ori	r24, 0x80	; 128
    193a:	8c 93       	st	X, r24
    193c:	df c1       	rjmp	.+958    	; 0x1cfc <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    193e:	80 91 a2 01 	lds	r24, 0x01A2
    1942:	88 23       	and	r24, r24
    1944:	09 f0       	breq	.+2      	; 0x1948 <task_ACS+0xd0>
    1946:	4d c0       	rjmp	.+154    	; 0x19e2 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    1948:	80 91 a1 01 	lds	r24, 0x01A1
    194c:	80 74       	andi	r24, 0x40	; 64
    194e:	88 23       	and	r24, r24
    1950:	c1 f0       	breq	.+48     	; 0x1982 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    1952:	80 91 c1 01 	lds	r24, 0x01C1
    1956:	90 91 c2 01 	lds	r25, 0x01C2
    195a:	90 93 dc 01 	sts	0x01DC, r25
    195e:	80 93 db 01 	sts	0x01DB, r24
							ircomm_send = 14;
    1962:	8e e0       	ldi	r24, 0x0E	; 14
    1964:	80 93 a2 01 	sts	0x01A2, r24
							sysStatACS.ircomm_transmit = false;
    1968:	80 91 a1 01 	lds	r24, 0x01A1
    196c:	8f 7b       	andi	r24, 0xBF	; 191
    196e:	80 93 a1 01 	sts	0x01A1, r24
							TIMSK |= (1 << OCIE2);
    1972:	a9 e5       	ldi	r26, 0x59	; 89
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	e9 e5       	ldi	r30, 0x59	; 89
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	80 68       	ori	r24, 0x80	; 128
    197e:	8c 93       	st	X, r24
    1980:	1c c0       	rjmp	.+56     	; 0x19ba <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1982:	a9 e5       	ldi	r26, 0x59	; 89
    1984:	b0 e0       	ldi	r27, 0x00	; 0
    1986:	e9 e5       	ldi	r30, 0x59	; 89
    1988:	f0 e0       	ldi	r31, 0x00	; 0
    198a:	80 81       	ld	r24, Z
    198c:	8f 77       	andi	r24, 0x7F	; 127
    198e:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1990:	a2 e3       	ldi	r26, 0x32	; 50
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e2 e3       	ldi	r30, 0x32	; 50
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	8f 77       	andi	r24, 0x7F	; 127
    199c:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    199e:	a8 e3       	ldi	r26, 0x38	; 56
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e8 e3       	ldi	r30, 0x38	; 56
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	80 64       	ori	r24, 0x40	; 64
    19aa:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    19ac:	a5 e3       	ldi	r26, 0x35	; 53
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e5 e3       	ldi	r30, 0x35	; 53
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	80 68       	ori	r24, 0x80	; 128
    19b8:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    19ba:	90 91 7f 01 	lds	r25, 0x017F
    19be:	9c 87       	std	Y+12, r25	; 0x0c
    19c0:	1b 86       	std	Y+11, r1	; 0x0b
    19c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    19c4:	24 31       	cpi	r18, 0x14	; 20
    19c6:	10 f0       	brcs	.+4      	; 0x19cc <task_ACS+0x154>
    19c8:	31 e0       	ldi	r19, 0x01	; 1
    19ca:	3b 87       	std	Y+11, r19	; 0x0b
    19cc:	8c 85       	ldd	r24, Y+12	; 0x0c
    19ce:	8f 5f       	subi	r24, 0xFF	; 255
    19d0:	80 93 7f 01 	sts	0x017F, r24
    19d4:	8b 85       	ldd	r24, Y+11	; 0x0b
    19d6:	88 23       	and	r24, r24
    19d8:	59 f0       	breq	.+22     	; 0x19f0 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    19da:	82 e0       	ldi	r24, 0x02	; 2
    19dc:	80 93 66 00 	sts	0x0066, r24
    19e0:	07 c0       	rjmp	.+14     	; 0x19f0 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    19e2:	a9 e5       	ldi	r26, 0x59	; 89
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e9 e5       	ldi	r30, 0x59	; 89
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	80 68       	ori	r24, 0x80	; 128
    19ee:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    19f0:	80 91 a1 01 	lds	r24, 0x01A1
    19f4:	88 70       	andi	r24, 0x08	; 8
    19f6:	88 23       	and	r24, r24
    19f8:	09 f4       	brne	.+2      	; 0x19fc <task_ACS+0x184>
    19fa:	80 c1       	rjmp	.+768    	; 0x1cfc <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    19fc:	e0 91 67 00 	lds	r30, 0x0067
    1a00:	f0 91 68 00 	lds	r31, 0x0068
    1a04:	80 91 fa 01 	lds	r24, 0x01FA
    1a08:	90 91 fb 01 	lds	r25, 0x01FB
    1a0c:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1a0e:	80 91 fa 01 	lds	r24, 0x01FA
    1a12:	90 91 fb 01 	lds	r25, 0x01FB
    1a16:	90 93 aa 01 	sts	0x01AA, r25
    1a1a:	80 93 a9 01 	sts	0x01A9, r24
						IRCOMM_RC5_data_ok.data = 0;
    1a1e:	10 92 fb 01 	sts	0x01FB, r1
    1a22:	10 92 fa 01 	sts	0x01FA, r1
						sysStatACS.rc5_data_received = false;
    1a26:	80 91 a1 01 	lds	r24, 0x01A1
    1a2a:	87 7f       	andi	r24, 0xF7	; 247
    1a2c:	80 93 a1 01 	sts	0x01A1, r24
    1a30:	65 c1       	rjmp	.+714    	; 0x1cfc <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1a32:	a9 e5       	ldi	r26, 0x59	; 89
    1a34:	b0 e0       	ldi	r27, 0x00	; 0
    1a36:	e9 e5       	ldi	r30, 0x59	; 89
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	80 81       	ld	r24, Z
    1a3c:	8f 77       	andi	r24, 0x7F	; 127
    1a3e:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1a40:	a2 e3       	ldi	r26, 0x32	; 50
    1a42:	b0 e0       	ldi	r27, 0x00	; 0
    1a44:	e2 e3       	ldi	r30, 0x32	; 50
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	8f 77       	andi	r24, 0x7F	; 127
    1a4c:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1a4e:	a8 e3       	ldi	r26, 0x38	; 56
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e8 e3       	ldi	r30, 0x38	; 56
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	80 64       	ori	r24, 0x40	; 64
    1a5a:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1a5c:	a5 e3       	ldi	r26, 0x35	; 53
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e5 e3       	ldi	r30, 0x35	; 53
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	80 68       	ori	r24, 0x80	; 128
    1a68:	8c 93       	st	X, r24
					acs_pulse = 0;
    1a6a:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1a6e:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1a72:	10 92 7e 01 	sts	0x017E, r1
    1a76:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1a7a:	80 91 a1 01 	lds	r24, 0x01A1
    1a7e:	8e 7f       	andi	r24, 0xFE	; 254
    1a80:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1a84:	80 91 a1 01 	lds	r24, 0x01A1
    1a88:	80 62       	ori	r24, 0x20	; 32
    1a8a:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3; 
    1a8e:	83 e0       	ldi	r24, 0x03	; 3
    1a90:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1a94:	83 e0       	ldi	r24, 0x03	; 3
    1a96:	80 93 66 00 	sts	0x0066, r24
    1a9a:	30 c1       	rjmp	.+608    	; 0x1cfc <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1a9c:	80 91 a6 01 	lds	r24, 0x01A6
    1aa0:	88 23       	and	r24, r24
    1aa2:	e1 f4       	brne	.+56     	; 0x1adc <task_ACS+0x264>
    1aa4:	90 91 7f 01 	lds	r25, 0x017F
    1aa8:	9a 87       	std	Y+10, r25	; 0x0a
    1aaa:	19 86       	std	Y+9, r1	; 0x09
    1aac:	2a 85       	ldd	r18, Y+10	; 0x0a
    1aae:	23 30       	cpi	r18, 0x03	; 3
    1ab0:	10 f0       	brcs	.+4      	; 0x1ab6 <task_ACS+0x23e>
    1ab2:	31 e0       	ldi	r19, 0x01	; 1
    1ab4:	39 87       	std	Y+9, r19	; 0x09
    1ab6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ab8:	8f 5f       	subi	r24, 0xFF	; 255
    1aba:	80 93 7f 01 	sts	0x017F, r24
    1abe:	89 85       	ldd	r24, Y+9	; 0x09
    1ac0:	88 23       	and	r24, r24
    1ac2:	61 f0       	breq	.+24     	; 0x1adc <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1ac4:	a9 e5       	ldi	r26, 0x59	; 89
    1ac6:	b0 e0       	ldi	r27, 0x00	; 0
    1ac8:	e9 e5       	ldi	r30, 0x59	; 89
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	80 68       	ori	r24, 0x80	; 128
    1ad0:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1ad2:	88 e2       	ldi	r24, 0x28	; 40
    1ad4:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1ad8:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1adc:	80 91 d7 01 	lds	r24, 0x01D7
    1ae0:	88 23       	and	r24, r24
    1ae2:	69 f0       	breq	.+26     	; 0x1afe <task_ACS+0x286>
    1ae4:	80 91 f6 01 	lds	r24, 0x01F6
    1ae8:	82 30       	cpi	r24, 0x02	; 2
    1aea:	48 f0       	brcs	.+18     	; 0x1afe <task_ACS+0x286>
						acs_event_counter = 0;
    1aec:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1af0:	81 e0       	ldi	r24, 0x01	; 1
    1af2:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1af6:	85 e0       	ldi	r24, 0x05	; 5
    1af8:	80 93 66 00 	sts	0x0066, r24
    1afc:	ff c0       	rjmp	.+510    	; 0x1cfc <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1afe:	80 91 f6 01 	lds	r24, 0x01F6
    1b02:	86 30       	cpi	r24, 0x06	; 6
    1b04:	48 f0       	brcs	.+18     	; 0x1b18 <task_ACS+0x2a0>
						acs_event_counter = 0;
    1b06:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1b0a:	81 e0       	ldi	r24, 0x01	; 1
    1b0c:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1b10:	85 e0       	ldi	r24, 0x05	; 5
    1b12:	80 93 66 00 	sts	0x0066, r24
    1b16:	f2 c0       	rjmp	.+484    	; 0x1cfc <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1b18:	20 91 7d 01 	lds	r18, 0x017D
    1b1c:	30 91 7e 01 	lds	r19, 0x017E
    1b20:	38 87       	std	Y+8, r19	; 0x08
    1b22:	2f 83       	std	Y+7, r18	; 0x07
    1b24:	1e 82       	std	Y+6, r1	; 0x06
    1b26:	8f 81       	ldd	r24, Y+7	; 0x07
    1b28:	98 85       	ldd	r25, Y+8	; 0x08
    1b2a:	8e 30       	cpi	r24, 0x0E	; 14
    1b2c:	91 05       	cpc	r25, r1
    1b2e:	10 f0       	brcs	.+4      	; 0x1b34 <task_ACS+0x2bc>
    1b30:	91 e0       	ldi	r25, 0x01	; 1
    1b32:	9e 83       	std	Y+6, r25	; 0x06
    1b34:	8f 81       	ldd	r24, Y+7	; 0x07
    1b36:	98 85       	ldd	r25, Y+8	; 0x08
    1b38:	01 96       	adiw	r24, 0x01	; 1
    1b3a:	90 93 7e 01 	sts	0x017E, r25
    1b3e:	80 93 7d 01 	sts	0x017D, r24
    1b42:	2e 81       	ldd	r18, Y+6	; 0x06
    1b44:	22 23       	and	r18, r18
    1b46:	09 f4       	brne	.+2      	; 0x1b4a <task_ACS+0x2d2>
    1b48:	d9 c0       	rjmp	.+434    	; 0x1cfc <task_ACS+0x484>
						obstacle_left = false;
    1b4a:	10 92 d7 01 	sts	0x01D7, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1b4e:	85 e0       	ldi	r24, 0x05	; 5
    1b50:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1b54:	a9 e5       	ldi	r26, 0x59	; 89
    1b56:	b0 e0       	ldi	r27, 0x00	; 0
    1b58:	e9 e5       	ldi	r30, 0x59	; 89
    1b5a:	f0 e0       	ldi	r31, 0x00	; 0
    1b5c:	80 81       	ld	r24, Z
    1b5e:	8f 77       	andi	r24, 0x7F	; 127
    1b60:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1b62:	a2 e3       	ldi	r26, 0x32	; 50
    1b64:	b0 e0       	ldi	r27, 0x00	; 0
    1b66:	e2 e3       	ldi	r30, 0x32	; 50
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	8f 77       	andi	r24, 0x7F	; 127
    1b6e:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1b70:	a8 e3       	ldi	r26, 0x38	; 56
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	e8 e3       	ldi	r30, 0x38	; 56
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	80 64       	ori	r24, 0x40	; 64
    1b7c:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1b7e:	a5 e3       	ldi	r26, 0x35	; 53
    1b80:	b0 e0       	ldi	r27, 0x00	; 0
    1b82:	e5 e3       	ldi	r30, 0x35	; 53
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	80 81       	ld	r24, Z
    1b88:	80 68       	ori	r24, 0x80	; 128
    1b8a:	8c 93       	st	X, r24
						acs_pulse = 0;
    1b8c:	10 92 a6 01 	sts	0x01A6, r1
    1b90:	b5 c0       	rjmp	.+362    	; 0x1cfc <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1b92:	a9 e5       	ldi	r26, 0x59	; 89
    1b94:	b0 e0       	ldi	r27, 0x00	; 0
    1b96:	e9 e5       	ldi	r30, 0x59	; 89
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	80 81       	ld	r24, Z
    1b9c:	8f 77       	andi	r24, 0x7F	; 127
    1b9e:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1ba0:	a2 e3       	ldi	r26, 0x32	; 50
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	e2 e3       	ldi	r30, 0x32	; 50
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	8f 77       	andi	r24, 0x7F	; 127
    1bac:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1bae:	a8 e3       	ldi	r26, 0x38	; 56
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	e8 e3       	ldi	r30, 0x38	; 56
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	80 64       	ori	r24, 0x40	; 64
    1bba:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1bbc:	a5 e3       	ldi	r26, 0x35	; 53
    1bbe:	b0 e0       	ldi	r27, 0x00	; 0
    1bc0:	e5 e3       	ldi	r30, 0x35	; 53
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	80 81       	ld	r24, Z
    1bc6:	80 68       	ori	r24, 0x80	; 128
    1bc8:	8c 93       	st	X, r24
					acs_pulse = 0;
    1bca:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1bce:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1bd2:	10 92 7e 01 	sts	0x017E, r1
    1bd6:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1bda:	80 91 a1 01 	lds	r24, 0x01A1
    1bde:	81 60       	ori	r24, 0x01	; 1
    1be0:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1be4:	80 91 a1 01 	lds	r24, 0x01A1
    1be8:	80 62       	ori	r24, 0x20	; 32
    1bea:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3;
    1bee:	83 e0       	ldi	r24, 0x03	; 3
    1bf0:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1bf4:	86 e0       	ldi	r24, 0x06	; 6
    1bf6:	80 93 66 00 	sts	0x0066, r24
    1bfa:	80 c0       	rjmp	.+256    	; 0x1cfc <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1bfc:	80 91 a6 01 	lds	r24, 0x01A6
    1c00:	88 23       	and	r24, r24
    1c02:	e1 f4       	brne	.+56     	; 0x1c3c <task_ACS+0x3c4>
    1c04:	30 91 7f 01 	lds	r19, 0x017F
    1c08:	3d 83       	std	Y+5, r19	; 0x05
    1c0a:	1c 82       	std	Y+4, r1	; 0x04
    1c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c0e:	83 30       	cpi	r24, 0x03	; 3
    1c10:	10 f0       	brcs	.+4      	; 0x1c16 <task_ACS+0x39e>
    1c12:	91 e0       	ldi	r25, 0x01	; 1
    1c14:	9c 83       	std	Y+4, r25	; 0x04
    1c16:	8d 81       	ldd	r24, Y+5	; 0x05
    1c18:	8f 5f       	subi	r24, 0xFF	; 255
    1c1a:	80 93 7f 01 	sts	0x017F, r24
    1c1e:	2c 81       	ldd	r18, Y+4	; 0x04
    1c20:	22 23       	and	r18, r18
    1c22:	61 f0       	breq	.+24     	; 0x1c3c <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1c24:	a9 e5       	ldi	r26, 0x59	; 89
    1c26:	b0 e0       	ldi	r27, 0x00	; 0
    1c28:	e9 e5       	ldi	r30, 0x59	; 89
    1c2a:	f0 e0       	ldi	r31, 0x00	; 0
    1c2c:	80 81       	ld	r24, Z
    1c2e:	80 68       	ori	r24, 0x80	; 128
    1c30:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1c32:	88 e2       	ldi	r24, 0x28	; 40
    1c34:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1c38:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1c3c:	80 91 e0 01 	lds	r24, 0x01E0
    1c40:	88 23       	and	r24, r24
    1c42:	69 f0       	breq	.+26     	; 0x1c5e <task_ACS+0x3e6>
    1c44:	80 91 f6 01 	lds	r24, 0x01F6
    1c48:	82 30       	cpi	r24, 0x02	; 2
    1c4a:	48 f0       	brcs	.+18     	; 0x1c5e <task_ACS+0x3e6>
						acs_event_counter = 0;
    1c4c:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1c50:	81 e0       	ldi	r24, 0x01	; 1
    1c52:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1c56:	81 e0       	ldi	r24, 0x01	; 1
    1c58:	80 93 66 00 	sts	0x0066, r24
    1c5c:	4f c0       	rjmp	.+158    	; 0x1cfc <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1c5e:	80 91 f6 01 	lds	r24, 0x01F6
    1c62:	86 30       	cpi	r24, 0x06	; 6
    1c64:	48 f0       	brcs	.+18     	; 0x1c78 <task_ACS+0x400>
						acs_event_counter = 0;
    1c66:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1c6a:	81 e0       	ldi	r24, 0x01	; 1
    1c6c:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1c70:	81 e0       	ldi	r24, 0x01	; 1
    1c72:	80 93 66 00 	sts	0x0066, r24
    1c76:	42 c0       	rjmp	.+132    	; 0x1cfc <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1c78:	80 91 7d 01 	lds	r24, 0x017D
    1c7c:	90 91 7e 01 	lds	r25, 0x017E
    1c80:	9b 83       	std	Y+3, r25	; 0x03
    1c82:	8a 83       	std	Y+2, r24	; 0x02
    1c84:	19 82       	std	Y+1, r1	; 0x01
    1c86:	2a 81       	ldd	r18, Y+2	; 0x02
    1c88:	3b 81       	ldd	r19, Y+3	; 0x03
    1c8a:	2e 30       	cpi	r18, 0x0E	; 14
    1c8c:	31 05       	cpc	r19, r1
    1c8e:	10 f0       	brcs	.+4      	; 0x1c94 <task_ACS+0x41c>
    1c90:	31 e0       	ldi	r19, 0x01	; 1
    1c92:	39 83       	std	Y+1, r19	; 0x01
    1c94:	8a 81       	ldd	r24, Y+2	; 0x02
    1c96:	9b 81       	ldd	r25, Y+3	; 0x03
    1c98:	01 96       	adiw	r24, 0x01	; 1
    1c9a:	90 93 7e 01 	sts	0x017E, r25
    1c9e:	80 93 7d 01 	sts	0x017D, r24
    1ca2:	89 81       	ldd	r24, Y+1	; 0x01
    1ca4:	88 23       	and	r24, r24
    1ca6:	51 f1       	breq	.+84     	; 0x1cfc <task_ACS+0x484>
						obstacle_right = false;
    1ca8:	10 92 e0 01 	sts	0x01E0, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1cac:	81 e0       	ldi	r24, 0x01	; 1
    1cae:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1cb2:	a9 e5       	ldi	r26, 0x59	; 89
    1cb4:	b0 e0       	ldi	r27, 0x00	; 0
    1cb6:	e9 e5       	ldi	r30, 0x59	; 89
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	80 81       	ld	r24, Z
    1cbc:	8f 77       	andi	r24, 0x7F	; 127
    1cbe:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1cc0:	a2 e3       	ldi	r26, 0x32	; 50
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	e2 e3       	ldi	r30, 0x32	; 50
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	80 81       	ld	r24, Z
    1cca:	8f 77       	andi	r24, 0x7F	; 127
    1ccc:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1cce:	a8 e3       	ldi	r26, 0x38	; 56
    1cd0:	b0 e0       	ldi	r27, 0x00	; 0
    1cd2:	e8 e3       	ldi	r30, 0x38	; 56
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	80 64       	ori	r24, 0x40	; 64
    1cda:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1cdc:	a5 e3       	ldi	r26, 0x35	; 53
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e5 e3       	ldi	r30, 0x35	; 53
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	80 68       	ori	r24, 0x80	; 128
    1ce8:	8c 93       	st	X, r24
						acs_pulse = 0;
    1cea:	10 92 a6 01 	sts	0x01A6, r1
    1cee:	06 c0       	rjmp	.+12     	; 0x1cfc <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1cf0:	10 92 7e 01 	sts	0x017E, r1
    1cf4:	10 92 7d 01 	sts	0x017D, r1
			acs_counter = 0;
    1cf8:	10 92 7f 01 	sts	0x017F, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1cfc:	90 91 7c 01 	lds	r25, 0x017C
    1d00:	80 91 d7 01 	lds	r24, 0x01D7
    1d04:	98 17       	cp	r25, r24
    1d06:	31 f4       	brne	.+12     	; 0x1d14 <task_ACS+0x49c>
    1d08:	90 91 7b 01 	lds	r25, 0x017B
    1d0c:	80 91 e0 01 	lds	r24, 0x01E0
    1d10:	98 17       	cp	r25, r24
    1d12:	69 f0       	breq	.+26     	; 0x1d2e <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1d14:	80 91 d7 01 	lds	r24, 0x01D7
    1d18:	80 93 7c 01 	sts	0x017C, r24
			acs_r_tmp = obstacle_right;
    1d1c:	80 91 e0 01 	lds	r24, 0x01E0
    1d20:	80 93 7b 01 	sts	0x017B, r24
			ACS_stateChangedHandler();
    1d24:	e0 91 69 00 	lds	r30, 0x0069
    1d28:	f0 91 6a 00 	lds	r31, 0x006A
    1d2c:	09 95       	icall
		}
		acs_timer = 0;
    1d2e:	10 92 ba 01 	sts	0x01BA, r1
    1d32:	10 92 b9 01 	sts	0x01B9, r1
	}
}
    1d36:	2e 96       	adiw	r28, 0x0e	; 14
    1d38:	0f b6       	in	r0, 0x3f	; 63
    1d3a:	f8 94       	cli
    1d3c:	de bf       	out	0x3e, r29	; 62
    1d3e:	0f be       	out	0x3f, r0	; 63
    1d40:	cd bf       	out	0x3d, r28	; 61
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	cd b7       	in	r28, 0x3d	; 61
    1d4e:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1d50:	10 92 66 00 	sts	0x0066, r1
	TIMSK &= ~(1 << OCIE2);
    1d54:	a9 e5       	ldi	r26, 0x59	; 89
    1d56:	b0 e0       	ldi	r27, 0x00	; 0
    1d58:	e9 e5       	ldi	r30, 0x59	; 89
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	8f 77       	andi	r24, 0x7F	; 127
    1d60:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1d62:	a2 e3       	ldi	r26, 0x32	; 50
    1d64:	b0 e0       	ldi	r27, 0x00	; 0
    1d66:	e2 e3       	ldi	r30, 0x32	; 50
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	80 81       	ld	r24, Z
    1d6c:	8f 77       	andi	r24, 0x7F	; 127
    1d6e:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1d70:	a8 e3       	ldi	r26, 0x38	; 56
    1d72:	b0 e0       	ldi	r27, 0x00	; 0
    1d74:	e8 e3       	ldi	r30, 0x38	; 56
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	80 81       	ld	r24, Z
    1d7a:	80 64       	ori	r24, 0x40	; 64
    1d7c:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1d7e:	a5 e3       	ldi	r26, 0x35	; 53
    1d80:	b0 e0       	ldi	r27, 0x00	; 0
    1d82:	e5 e3       	ldi	r30, 0x35	; 53
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	80 81       	ld	r24, Z
    1d88:	80 68       	ori	r24, 0x80	; 128
    1d8a:	8c 93       	st	X, r24
	obstacle_right = false;
    1d8c:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1d90:	10 92 d7 01 	sts	0x01D7, r1
}
    1d94:	cf 91       	pop	r28
    1d96:	df 91       	pop	r29
    1d98:	08 95       	ret

00001d9a <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    1d9a:	df 93       	push	r29
    1d9c:	cf 93       	push	r28
    1d9e:	cd b7       	in	r28, 0x3d	; 61
    1da0:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    1da2:	a9 e5       	ldi	r26, 0x59	; 89
    1da4:	b0 e0       	ldi	r27, 0x00	; 0
    1da6:	e9 e5       	ldi	r30, 0x59	; 89
    1da8:	f0 e0       	ldi	r31, 0x00	; 0
    1daa:	80 81       	ld	r24, Z
    1dac:	8f 77       	andi	r24, 0x7F	; 127
    1dae:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1db0:	a2 e3       	ldi	r26, 0x32	; 50
    1db2:	b0 e0       	ldi	r27, 0x00	; 0
    1db4:	e2 e3       	ldi	r30, 0x32	; 50
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	80 81       	ld	r24, Z
    1dba:	8f 77       	andi	r24, 0x7F	; 127
    1dbc:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1dbe:	a8 e3       	ldi	r26, 0x38	; 56
    1dc0:	b0 e0       	ldi	r27, 0x00	; 0
    1dc2:	e8 e3       	ldi	r30, 0x38	; 56
    1dc4:	f0 e0       	ldi	r31, 0x00	; 0
    1dc6:	80 81       	ld	r24, Z
    1dc8:	80 64       	ori	r24, 0x40	; 64
    1dca:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1dcc:	a5 e3       	ldi	r26, 0x35	; 53
    1dce:	b0 e0       	ldi	r27, 0x00	; 0
    1dd0:	e5 e3       	ldi	r30, 0x35	; 53
    1dd2:	f0 e0       	ldi	r31, 0x00	; 0
    1dd4:	80 81       	ld	r24, Z
    1dd6:	80 68       	ori	r24, 0x80	; 128
    1dd8:	8c 93       	st	X, r24
	obstacle_right = false;
    1dda:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1dde:	10 92 d7 01 	sts	0x01D7, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    1de2:	81 e0       	ldi	r24, 0x01	; 1
    1de4:	80 93 66 00 	sts	0x0066, r24
}
    1de8:	cf 91       	pop	r28
    1dea:	df 91       	pop	r29
    1dec:	08 95       	ret

00001dee <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    1dee:	df 93       	push	r29
    1df0:	cf 93       	push	r28
    1df2:	cd b7       	in	r28, 0x3d	; 61
    1df4:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1df6:	a1 e3       	ldi	r26, 0x31	; 49
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	e1 e3       	ldi	r30, 0x31	; 49
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	8f 7b       	andi	r24, 0xBF	; 191
    1e02:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1e04:	a2 e3       	ldi	r26, 0x32	; 50
    1e06:	b0 e0       	ldi	r27, 0x00	; 0
    1e08:	e2 e3       	ldi	r30, 0x32	; 50
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	8f 7b       	andi	r24, 0xBF	; 191
    1e10:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1e12:	a7 e3       	ldi	r26, 0x37	; 55
    1e14:	b0 e0       	ldi	r27, 0x00	; 0
    1e16:	e7 e3       	ldi	r30, 0x37	; 55
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	80 81       	ld	r24, Z
    1e1c:	87 7f       	andi	r24, 0xF7	; 247
    1e1e:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1e20:	a8 e3       	ldi	r26, 0x38	; 56
    1e22:	b0 e0       	ldi	r27, 0x00	; 0
    1e24:	e8 e3       	ldi	r30, 0x38	; 56
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	80 81       	ld	r24, Z
    1e2a:	87 7f       	andi	r24, 0xF7	; 247
    1e2c:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    1e2e:	a8 e3       	ldi	r26, 0x38	; 56
    1e30:	b0 e0       	ldi	r27, 0x00	; 0
    1e32:	e8 e3       	ldi	r30, 0x38	; 56
    1e34:	f0 e0       	ldi	r31, 0x00	; 0
    1e36:	80 81       	ld	r24, Z
    1e38:	8f 7b       	andi	r24, 0xBF	; 191
    1e3a:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    1e3c:	a5 e3       	ldi	r26, 0x35	; 53
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	e5 e3       	ldi	r30, 0x35	; 53
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	80 81       	ld	r24, Z
    1e46:	8f 77       	andi	r24, 0x7F	; 127
    1e48:	8c 93       	st	X, r24
}
    1e4a:	cf 91       	pop	r28
    1e4c:	df 91       	pop	r29
    1e4e:	08 95       	ret

00001e50 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    1e50:	df 93       	push	r29
    1e52:	cf 93       	push	r28
    1e54:	cd b7       	in	r28, 0x3d	; 61
    1e56:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1e58:	a1 e3       	ldi	r26, 0x31	; 49
    1e5a:	b0 e0       	ldi	r27, 0x00	; 0
    1e5c:	e1 e3       	ldi	r30, 0x31	; 49
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	80 81       	ld	r24, Z
    1e62:	80 64       	ori	r24, 0x40	; 64
    1e64:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1e66:	a2 e3       	ldi	r26, 0x32	; 50
    1e68:	b0 e0       	ldi	r27, 0x00	; 0
    1e6a:	e2 e3       	ldi	r30, 0x32	; 50
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	80 81       	ld	r24, Z
    1e70:	80 64       	ori	r24, 0x40	; 64
    1e72:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1e74:	a7 e3       	ldi	r26, 0x37	; 55
    1e76:	b0 e0       	ldi	r27, 0x00	; 0
    1e78:	e7 e3       	ldi	r30, 0x37	; 55
    1e7a:	f0 e0       	ldi	r31, 0x00	; 0
    1e7c:	80 81       	ld	r24, Z
    1e7e:	87 7f       	andi	r24, 0xF7	; 247
    1e80:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1e82:	a8 e3       	ldi	r26, 0x38	; 56
    1e84:	b0 e0       	ldi	r27, 0x00	; 0
    1e86:	e8 e3       	ldi	r30, 0x38	; 56
    1e88:	f0 e0       	ldi	r31, 0x00	; 0
    1e8a:	80 81       	ld	r24, Z
    1e8c:	87 7f       	andi	r24, 0xF7	; 247
    1e8e:	8c 93       	st	X, r24
}
    1e90:	cf 91       	pop	r28
    1e92:	df 91       	pop	r29
    1e94:	08 95       	ret

00001e96 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    1e96:	df 93       	push	r29
    1e98:	cf 93       	push	r28
    1e9a:	cd b7       	in	r28, 0x3d	; 61
    1e9c:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1e9e:	a1 e3       	ldi	r26, 0x31	; 49
    1ea0:	b0 e0       	ldi	r27, 0x00	; 0
    1ea2:	e1 e3       	ldi	r30, 0x31	; 49
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	80 81       	ld	r24, Z
    1ea8:	8f 7b       	andi	r24, 0xBF	; 191
    1eaa:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1eac:	a2 e3       	ldi	r26, 0x32	; 50
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	e2 e3       	ldi	r30, 0x32	; 50
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	80 81       	ld	r24, Z
    1eb6:	8f 7b       	andi	r24, 0xBF	; 191
    1eb8:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1eba:	a7 e3       	ldi	r26, 0x37	; 55
    1ebc:	b0 e0       	ldi	r27, 0x00	; 0
    1ebe:	e7 e3       	ldi	r30, 0x37	; 55
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	88 60       	ori	r24, 0x08	; 8
    1ec6:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1ec8:	a8 e3       	ldi	r26, 0x38	; 56
    1eca:	b0 e0       	ldi	r27, 0x00	; 0
    1ecc:	e8 e3       	ldi	r30, 0x38	; 56
    1ece:	f0 e0       	ldi	r31, 0x00	; 0
    1ed0:	80 81       	ld	r24, Z
    1ed2:	88 60       	ori	r24, 0x08	; 8
    1ed4:	8c 93       	st	X, r24
}
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	08 95       	ret

00001edc <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    1edc:	df 93       	push	r29
    1ede:	cf 93       	push	r28
    1ee0:	cd b7       	in	r28, 0x3d	; 61
    1ee2:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1ee4:	a1 e3       	ldi	r26, 0x31	; 49
    1ee6:	b0 e0       	ldi	r27, 0x00	; 0
    1ee8:	e1 e3       	ldi	r30, 0x31	; 49
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	80 81       	ld	r24, Z
    1eee:	80 64       	ori	r24, 0x40	; 64
    1ef0:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1ef2:	a2 e3       	ldi	r26, 0x32	; 50
    1ef4:	b0 e0       	ldi	r27, 0x00	; 0
    1ef6:	e2 e3       	ldi	r30, 0x32	; 50
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	80 81       	ld	r24, Z
    1efc:	80 64       	ori	r24, 0x40	; 64
    1efe:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1f00:	a7 e3       	ldi	r26, 0x37	; 55
    1f02:	b0 e0       	ldi	r27, 0x00	; 0
    1f04:	e7 e3       	ldi	r30, 0x37	; 55
    1f06:	f0 e0       	ldi	r31, 0x00	; 0
    1f08:	80 81       	ld	r24, Z
    1f0a:	88 60       	ori	r24, 0x08	; 8
    1f0c:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1f0e:	a8 e3       	ldi	r26, 0x38	; 56
    1f10:	b0 e0       	ldi	r27, 0x00	; 0
    1f12:	e8 e3       	ldi	r30, 0x38	; 56
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	80 81       	ld	r24, Z
    1f18:	88 60       	ori	r24, 0x08	; 8
    1f1a:	8c 93       	st	X, r24
}
    1f1c:	cf 91       	pop	r28
    1f1e:	df 91       	pop	r29
    1f20:	08 95       	ret

00001f22 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    1f22:	df 93       	push	r29
    1f24:	cf 93       	push	r28
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    1f2a:	a8 e3       	ldi	r26, 0x38	; 56
    1f2c:	b0 e0       	ldi	r27, 0x00	; 0
    1f2e:	e8 e3       	ldi	r30, 0x38	; 56
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	80 81       	ld	r24, Z
    1f34:	80 61       	ori	r24, 0x10	; 16
    1f36:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1f38:	80 91 ac 01 	lds	r24, 0x01AC
    1f3c:	84 30       	cpi	r24, 0x04	; 4
    1f3e:	18 f4       	brcc	.+6      	; 0x1f46 <powerON+0x24>
			leds_on = 3;
    1f40:	83 e0       	ldi	r24, 0x03	; 3
    1f42:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1f46:	cf 91       	pop	r28
    1f48:	df 91       	pop	r29
    1f4a:	08 95       	ret

00001f4c <powerOFF>:

void powerOFF(void)
{
    1f4c:	df 93       	push	r29
    1f4e:	cf 93       	push	r28
    1f50:	00 d0       	rcall	.+0      	; 0x1f52 <powerOFF+0x6>
    1f52:	cd b7       	in	r28, 0x3d	; 61
    1f54:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    1f56:	a8 e3       	ldi	r26, 0x38	; 56
    1f58:	b0 e0       	ldi	r27, 0x00	; 0
    1f5a:	e8 e3       	ldi	r30, 0x38	; 56
    1f5c:	f0 e0       	ldi	r31, 0x00	; 0
    1f5e:	80 81       	ld	r24, Z
    1f60:	8f 7e       	andi	r24, 0xEF	; 239
    1f62:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1f64:	80 91 ac 01 	lds	r24, 0x01AC
    1f68:	84 30       	cpi	r24, 0x04	; 4
    1f6a:	90 f4       	brcc	.+36     	; 0x1f90 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    1f6c:	80 91 ac 01 	lds	r24, 0x01AC
    1f70:	88 23       	and	r24, r24
    1f72:	21 f4       	brne	.+8      	; 0x1f7c <powerOFF+0x30>
    1f74:	80 91 97 01 	lds	r24, 0x0197
    1f78:	88 23       	and	r24, r24
    1f7a:	29 f0       	breq	.+10     	; 0x1f86 <powerOFF+0x3a>
    1f7c:	81 e0       	ldi	r24, 0x01	; 1
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	9a 83       	std	Y+2, r25	; 0x02
    1f82:	89 83       	std	Y+1, r24	; 0x01
    1f84:	02 c0       	rjmp	.+4      	; 0x1f8a <powerOFF+0x3e>
    1f86:	1a 82       	std	Y+2, r1	; 0x02
    1f88:	19 82       	std	Y+1, r1	; 0x01
    1f8a:	89 81       	ldd	r24, Y+1	; 0x01
    1f8c:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1f90:	0f 90       	pop	r0
    1f92:	0f 90       	pop	r0
    1f94:	cf 91       	pop	r28
    1f96:	df 91       	pop	r29
    1f98:	08 95       	ret

00001f9a <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    1f9a:	1f 92       	push	r1
    1f9c:	0f 92       	push	r0
    1f9e:	0f b6       	in	r0, 0x3f	; 63
    1fa0:	0f 92       	push	r0
    1fa2:	11 24       	eor	r1, r1
    1fa4:	2f 93       	push	r18
    1fa6:	3f 93       	push	r19
    1fa8:	5f 93       	push	r21
    1faa:	6f 93       	push	r22
    1fac:	7f 93       	push	r23
    1fae:	8f 93       	push	r24
    1fb0:	9f 93       	push	r25
    1fb2:	af 93       	push	r26
    1fb4:	bf 93       	push	r27
    1fb6:	ef 93       	push	r30
    1fb8:	ff 93       	push	r31
    1fba:	df 93       	push	r29
    1fbc:	cf 93       	push	r28
    1fbe:	cd b7       	in	r28, 0x3d	; 61
    1fc0:	de b7       	in	r29, 0x3e	; 62
    1fc2:	2b 97       	sbiw	r28, 0x0b	; 11
    1fc4:	de bf       	out	0x3e, r29	; 62
    1fc6:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    1fc8:	80 91 92 01 	lds	r24, 0x0192
    1fcc:	90 91 93 01 	lds	r25, 0x0193
    1fd0:	01 96       	adiw	r24, 0x01	; 1
    1fd2:	90 93 93 01 	sts	0x0193, r25
    1fd6:	80 93 92 01 	sts	0x0192, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    1fda:	80 91 ed 01 	lds	r24, 0x01ED
    1fde:	8f 5f       	subi	r24, 0xFF	; 255
    1fe0:	80 93 ed 01 	sts	0x01ED, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    1fe4:	20 91 f0 01 	lds	r18, 0x01F0
    1fe8:	2b 87       	std	Y+11, r18	; 0x0b
    1fea:	1a 86       	std	Y+10, r1	; 0x0a
    1fec:	8b 85       	ldd	r24, Y+11	; 0x0b
    1fee:	89 30       	cpi	r24, 0x09	; 9
    1ff0:	10 f0       	brcs	.+4      	; 0x1ff6 <__vector_10+0x5c>
    1ff2:	91 e0       	ldi	r25, 0x01	; 1
    1ff4:	9a 87       	std	Y+10, r25	; 0x0a
    1ff6:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ff8:	8f 5f       	subi	r24, 0xFF	; 255
    1ffa:	80 93 f0 01 	sts	0x01F0, r24
    1ffe:	2a 85       	ldd	r18, Y+10	; 0x0a
    2000:	22 23       	and	r18, r18
    2002:	09 f4       	brne	.+2      	; 0x2006 <__vector_10+0x6c>
    2004:	ec c1       	rjmp	.+984    	; 0x23de <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    2006:	80 91 c5 01 	lds	r24, 0x01C5
    200a:	88 2f       	mov	r24, r24
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	81 70       	andi	r24, 0x01	; 1
    2010:	90 70       	andi	r25, 0x00	; 0
    2012:	88 23       	and	r24, r24
    2014:	49 f0       	breq	.+18     	; 0x2028 <__vector_10+0x8e>
			stopwatches.watch1++;
    2016:	80 91 c6 01 	lds	r24, 0x01C6
    201a:	90 91 c7 01 	lds	r25, 0x01C7
    201e:	01 96       	adiw	r24, 0x01	; 1
    2020:	90 93 c7 01 	sts	0x01C7, r25
    2024:	80 93 c6 01 	sts	0x01C6, r24
		if(stopwatches.watches & STOPWATCH2)
    2028:	80 91 c5 01 	lds	r24, 0x01C5
    202c:	88 2f       	mov	r24, r24
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	82 70       	andi	r24, 0x02	; 2
    2032:	90 70       	andi	r25, 0x00	; 0
    2034:	00 97       	sbiw	r24, 0x00	; 0
    2036:	49 f0       	breq	.+18     	; 0x204a <__vector_10+0xb0>
			stopwatches.watch2++;
    2038:	80 91 c8 01 	lds	r24, 0x01C8
    203c:	90 91 c9 01 	lds	r25, 0x01C9
    2040:	01 96       	adiw	r24, 0x01	; 1
    2042:	90 93 c9 01 	sts	0x01C9, r25
    2046:	80 93 c8 01 	sts	0x01C8, r24
		if(stopwatches.watches & STOPWATCH3)
    204a:	80 91 c5 01 	lds	r24, 0x01C5
    204e:	88 2f       	mov	r24, r24
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	84 70       	andi	r24, 0x04	; 4
    2054:	90 70       	andi	r25, 0x00	; 0
    2056:	00 97       	sbiw	r24, 0x00	; 0
    2058:	49 f0       	breq	.+18     	; 0x206c <__vector_10+0xd2>
			stopwatches.watch3++;
    205a:	80 91 ca 01 	lds	r24, 0x01CA
    205e:	90 91 cb 01 	lds	r25, 0x01CB
    2062:	01 96       	adiw	r24, 0x01	; 1
    2064:	90 93 cb 01 	sts	0x01CB, r25
    2068:	80 93 ca 01 	sts	0x01CA, r24
		if(stopwatches.watches & STOPWATCH4)
    206c:	80 91 c5 01 	lds	r24, 0x01C5
    2070:	88 2f       	mov	r24, r24
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	88 70       	andi	r24, 0x08	; 8
    2076:	90 70       	andi	r25, 0x00	; 0
    2078:	00 97       	sbiw	r24, 0x00	; 0
    207a:	49 f0       	breq	.+18     	; 0x208e <__vector_10+0xf4>
			stopwatches.watch4++;
    207c:	80 91 cc 01 	lds	r24, 0x01CC
    2080:	90 91 cd 01 	lds	r25, 0x01CD
    2084:	01 96       	adiw	r24, 0x01	; 1
    2086:	90 93 cd 01 	sts	0x01CD, r25
    208a:	80 93 cc 01 	sts	0x01CC, r24
		if(stopwatches.watches & STOPWATCH5)
    208e:	80 91 c5 01 	lds	r24, 0x01C5
    2092:	88 2f       	mov	r24, r24
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	80 71       	andi	r24, 0x10	; 16
    2098:	90 70       	andi	r25, 0x00	; 0
    209a:	00 97       	sbiw	r24, 0x00	; 0
    209c:	49 f0       	breq	.+18     	; 0x20b0 <__vector_10+0x116>
			stopwatches.watch5++;
    209e:	80 91 ce 01 	lds	r24, 0x01CE
    20a2:	90 91 cf 01 	lds	r25, 0x01CF
    20a6:	01 96       	adiw	r24, 0x01	; 1
    20a8:	90 93 cf 01 	sts	0x01CF, r25
    20ac:	80 93 ce 01 	sts	0x01CE, r24
		if(stopwatches.watches & STOPWATCH6)
    20b0:	80 91 c5 01 	lds	r24, 0x01C5
    20b4:	88 2f       	mov	r24, r24
    20b6:	90 e0       	ldi	r25, 0x00	; 0
    20b8:	80 72       	andi	r24, 0x20	; 32
    20ba:	90 70       	andi	r25, 0x00	; 0
    20bc:	00 97       	sbiw	r24, 0x00	; 0
    20be:	49 f0       	breq	.+18     	; 0x20d2 <__vector_10+0x138>
			stopwatches.watch6++;
    20c0:	80 91 d0 01 	lds	r24, 0x01D0
    20c4:	90 91 d1 01 	lds	r25, 0x01D1
    20c8:	01 96       	adiw	r24, 0x01	; 1
    20ca:	90 93 d1 01 	sts	0x01D1, r25
    20ce:	80 93 d0 01 	sts	0x01D0, r24
		if(stopwatches.watches & STOPWATCH7)
    20d2:	80 91 c5 01 	lds	r24, 0x01C5
    20d6:	88 2f       	mov	r24, r24
    20d8:	90 e0       	ldi	r25, 0x00	; 0
    20da:	80 74       	andi	r24, 0x40	; 64
    20dc:	90 70       	andi	r25, 0x00	; 0
    20de:	00 97       	sbiw	r24, 0x00	; 0
    20e0:	49 f0       	breq	.+18     	; 0x20f4 <__vector_10+0x15a>
			stopwatches.watch7++;
    20e2:	80 91 d2 01 	lds	r24, 0x01D2
    20e6:	90 91 d3 01 	lds	r25, 0x01D3
    20ea:	01 96       	adiw	r24, 0x01	; 1
    20ec:	90 93 d3 01 	sts	0x01D3, r25
    20f0:	80 93 d2 01 	sts	0x01D2, r24
		if(stopwatches.watches & STOPWATCH8)
    20f4:	80 91 c5 01 	lds	r24, 0x01C5
    20f8:	88 23       	and	r24, r24
    20fa:	4c f4       	brge	.+18     	; 0x210e <__vector_10+0x174>
			stopwatches.watch8++;
    20fc:	80 91 d4 01 	lds	r24, 0x01D4
    2100:	90 91 d5 01 	lds	r25, 0x01D5
    2104:	01 96       	adiw	r24, 0x01	; 1
    2106:	90 93 d5 01 	sts	0x01D5, r25
    210a:	80 93 d4 01 	sts	0x01D4, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    210e:	80 91 e1 01 	lds	r24, 0x01E1
    2112:	89 87       	std	Y+9, r24	; 0x09
    2114:	18 86       	std	Y+8, r1	; 0x08
    2116:	99 85       	ldd	r25, Y+9	; 0x09
    2118:	99 3c       	cpi	r25, 0xC9	; 201
    211a:	10 f0       	brcs	.+4      	; 0x2120 <__vector_10+0x186>
    211c:	21 e0       	ldi	r18, 0x01	; 1
    211e:	28 87       	std	Y+8, r18	; 0x08
    2120:	89 85       	ldd	r24, Y+9	; 0x09
    2122:	8f 5f       	subi	r24, 0xFF	; 255
    2124:	80 93 e1 01 	sts	0x01E1, r24
    2128:	88 85       	ldd	r24, Y+8	; 0x08
    212a:	88 23       	and	r24, r24
    212c:	e9 f0       	breq	.+58     	; 0x2168 <__vector_10+0x1ce>
			mright_speed = mright_counter;
    212e:	80 91 bf 01 	lds	r24, 0x01BF
    2132:	90 91 c0 01 	lds	r25, 0x01C0
    2136:	90 93 f2 01 	sts	0x01F2, r25
    213a:	80 93 f1 01 	sts	0x01F1, r24
			mleft_speed = mleft_counter;
    213e:	80 91 e9 01 	lds	r24, 0x01E9
    2142:	90 91 ea 01 	lds	r25, 0x01EA
    2146:	90 93 b0 01 	sts	0x01B0, r25
    214a:	80 93 af 01 	sts	0x01AF, r24
			mright_counter = 0;
    214e:	10 92 c0 01 	sts	0x01C0, r1
    2152:	10 92 bf 01 	sts	0x01BF, r1
			mleft_counter = 0;
    2156:	10 92 ea 01 	sts	0x01EA, r1
    215a:	10 92 e9 01 	sts	0x01E9, r1
			motor_control = true;
    215e:	81 e0       	ldi	r24, 0x01	; 1
    2160:	80 93 ab 01 	sts	0x01AB, r24
			speed_timer = 0;
    2164:	10 92 e1 01 	sts	0x01E1, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    2168:	80 91 ac 01 	lds	r24, 0x01AC
    216c:	83 30       	cpi	r24, 0x03	; 3
    216e:	08 f0       	brcs	.+2      	; 0x2172 <__vector_10+0x1d8>
    2170:	a3 c0       	rjmp	.+326    	; 0x22b8 <__vector_10+0x31e>
				if(leds_on == 2) {
    2172:	80 91 ac 01 	lds	r24, 0x01AC
    2176:	82 30       	cpi	r24, 0x02	; 2
    2178:	09 f0       	breq	.+2      	; 0x217c <__vector_10+0x1e2>
    217a:	6b c0       	rjmp	.+214    	; 0x2252 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    217c:	80 91 97 01 	lds	r24, 0x0197
    2180:	88 23       	and	r24, r24
    2182:	09 f0       	breq	.+2      	; 0x2186 <__vector_10+0x1ec>
    2184:	4b c0       	rjmp	.+150    	; 0x221c <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    2186:	80 91 84 01 	lds	r24, 0x0184
    218a:	90 91 85 01 	lds	r25, 0x0185
    218e:	9f 83       	std	Y+7, r25	; 0x07
    2190:	8e 83       	std	Y+6, r24	; 0x06
    2192:	28 ec       	ldi	r18, 0xC8	; 200
    2194:	30 e0       	ldi	r19, 0x00	; 0
    2196:	8e 81       	ldd	r24, Y+6	; 0x06
    2198:	9f 81       	ldd	r25, Y+7	; 0x07
    219a:	b9 01       	movw	r22, r18
    219c:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <__udivmodhi4>
    21a0:	1d 82       	std	Y+5, r1	; 0x05
    21a2:	00 97       	sbiw	r24, 0x00	; 0
    21a4:	11 f4       	brne	.+4      	; 0x21aa <__vector_10+0x210>
    21a6:	91 e0       	ldi	r25, 0x01	; 1
    21a8:	9d 83       	std	Y+5, r25	; 0x05
    21aa:	8e 81       	ldd	r24, Y+6	; 0x06
    21ac:	9f 81       	ldd	r25, Y+7	; 0x07
    21ae:	01 96       	adiw	r24, 0x01	; 1
    21b0:	90 93 85 01 	sts	0x0185, r25
    21b4:	80 93 84 01 	sts	0x0184, r24
    21b8:	2d 81       	ldd	r18, Y+5	; 0x05
    21ba:	22 23       	and	r18, r18
    21bc:	09 f4       	brne	.+2      	; 0x21c0 <__vector_10+0x226>
    21be:	7c c0       	rjmp	.+248    	; 0x22b8 <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    21c0:	80 91 84 01 	lds	r24, 0x0184
    21c4:	90 91 85 01 	lds	r25, 0x0185
    21c8:	2f e0       	ldi	r18, 0x0F	; 15
    21ca:	81 3a       	cpi	r24, 0xA1	; 161
    21cc:	92 07       	cpc	r25, r18
    21ce:	a8 f0       	brcs	.+42     	; 0x21fa <__vector_10+0x260>
								DDRB &= ~SL5; 
    21d0:	a7 e3       	ldi	r26, 0x37	; 55
    21d2:	b0 e0       	ldi	r27, 0x00	; 0
    21d4:	e7 e3       	ldi	r30, 0x37	; 55
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	80 81       	ld	r24, Z
    21da:	8d 7f       	andi	r24, 0xFD	; 253
    21dc:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    21de:	a8 e3       	ldi	r26, 0x38	; 56
    21e0:	b0 e0       	ldi	r27, 0x00	; 0
    21e2:	e8 e3       	ldi	r30, 0x38	; 56
    21e4:	f0 e0       	ldi	r31, 0x00	; 0
    21e6:	80 81       	ld	r24, Z
    21e8:	8d 7f       	andi	r24, 0xFD	; 253
    21ea:	8c 93       	st	X, r24
								leds_on = 0;
    21ec:	10 92 ac 01 	sts	0x01AC, r1
								leds_on_timer = 0;
    21f0:	10 92 85 01 	sts	0x0185, r1
    21f4:	10 92 84 01 	sts	0x0184, r1
    21f8:	5f c0       	rjmp	.+190    	; 0x22b8 <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    21fa:	a7 e3       	ldi	r26, 0x37	; 55
    21fc:	b0 e0       	ldi	r27, 0x00	; 0
    21fe:	e7 e3       	ldi	r30, 0x37	; 55
    2200:	f0 e0       	ldi	r31, 0x00	; 0
    2202:	90 81       	ld	r25, Z
    2204:	82 e0       	ldi	r24, 0x02	; 2
    2206:	89 27       	eor	r24, r25
    2208:	8c 93       	st	X, r24
								PORTB ^= SL5;
    220a:	a8 e3       	ldi	r26, 0x38	; 56
    220c:	b0 e0       	ldi	r27, 0x00	; 0
    220e:	e8 e3       	ldi	r30, 0x38	; 56
    2210:	f0 e0       	ldi	r31, 0x00	; 0
    2212:	90 81       	ld	r25, Z
    2214:	82 e0       	ldi	r24, 0x02	; 2
    2216:	89 27       	eor	r24, r25
    2218:	8c 93       	st	X, r24
    221a:	4e c0       	rjmp	.+156    	; 0x22b8 <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    221c:	80 91 97 01 	lds	r24, 0x0197
    2220:	80 71       	andi	r24, 0x10	; 16
    2222:	88 23       	and	r24, r24
    2224:	71 f4       	brne	.+28     	; 0x2242 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    2226:	a7 e3       	ldi	r26, 0x37	; 55
    2228:	b0 e0       	ldi	r27, 0x00	; 0
    222a:	e7 e3       	ldi	r30, 0x37	; 55
    222c:	f0 e0       	ldi	r31, 0x00	; 0
    222e:	80 81       	ld	r24, Z
    2230:	8d 7f       	andi	r24, 0xFD	; 253
    2232:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2234:	a8 e3       	ldi	r26, 0x38	; 56
    2236:	b0 e0       	ldi	r27, 0x00	; 0
    2238:	e8 e3       	ldi	r30, 0x38	; 56
    223a:	f0 e0       	ldi	r31, 0x00	; 0
    223c:	80 81       	ld	r24, Z
    223e:	8d 7f       	andi	r24, 0xFD	; 253
    2240:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    2242:	10 92 85 01 	sts	0x0185, r1
    2246:	10 92 84 01 	sts	0x0184, r1
						leds_on = 1;
    224a:	81 e0       	ldi	r24, 0x01	; 1
    224c:	80 93 ac 01 	sts	0x01AC, r24
    2250:	33 c0       	rjmp	.+102    	; 0x22b8 <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    2252:	80 91 84 01 	lds	r24, 0x0184
    2256:	90 91 85 01 	lds	r25, 0x0185
    225a:	2e e2       	ldi	r18, 0x2E	; 46
    225c:	81 3e       	cpi	r24, 0xE1	; 225
    225e:	92 07       	cpc	r25, r18
    2260:	10 f1       	brcs	.+68     	; 0x22a6 <__vector_10+0x30c>
					if(leds_on == 1) {
    2262:	80 91 ac 01 	lds	r24, 0x01AC
    2266:	81 30       	cpi	r24, 0x01	; 1
    2268:	b1 f4       	brne	.+44     	; 0x2296 <__vector_10+0x2fc>
						leds_on = 0;
    226a:	10 92 ac 01 	sts	0x01AC, r1
						if(!statusLEDs.LED5) {
    226e:	80 91 97 01 	lds	r24, 0x0197
    2272:	80 71       	andi	r24, 0x10	; 16
    2274:	88 23       	and	r24, r24
    2276:	91 f4       	brne	.+36     	; 0x229c <__vector_10+0x302>
							DDRB &= ~SL5; 
    2278:	a7 e3       	ldi	r26, 0x37	; 55
    227a:	b0 e0       	ldi	r27, 0x00	; 0
    227c:	e7 e3       	ldi	r30, 0x37	; 55
    227e:	f0 e0       	ldi	r31, 0x00	; 0
    2280:	80 81       	ld	r24, Z
    2282:	8d 7f       	andi	r24, 0xFD	; 253
    2284:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2286:	a8 e3       	ldi	r26, 0x38	; 56
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e8 e3       	ldi	r30, 0x38	; 56
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	80 81       	ld	r24, Z
    2290:	8d 7f       	andi	r24, 0xFD	; 253
    2292:	8c 93       	st	X, r24
    2294:	03 c0       	rjmp	.+6      	; 0x229c <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    2296:	82 e0       	ldi	r24, 0x02	; 2
    2298:	80 93 ac 01 	sts	0x01AC, r24
					leds_on_timer = 0;
    229c:	10 92 85 01 	sts	0x0185, r1
    22a0:	10 92 84 01 	sts	0x0184, r1
    22a4:	09 c0       	rjmp	.+18     	; 0x22b8 <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    22a6:	80 91 84 01 	lds	r24, 0x0184
    22aa:	90 91 85 01 	lds	r25, 0x0185
    22ae:	01 96       	adiw	r24, 0x01	; 1
    22b0:	90 93 85 01 	sts	0x0185, r25
    22b4:	80 93 84 01 	sts	0x0184, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    22b8:	80 91 b9 01 	lds	r24, 0x01B9
    22bc:	90 91 ba 01 	lds	r25, 0x01BA
    22c0:	83 30       	cpi	r24, 0x03	; 3
    22c2:	91 05       	cpc	r25, r1
    22c4:	48 f4       	brcc	.+18     	; 0x22d8 <__vector_10+0x33e>
			acs_timer++;	
    22c6:	80 91 b9 01 	lds	r24, 0x01B9
    22ca:	90 91 ba 01 	lds	r25, 0x01BA
    22ce:	01 96       	adiw	r24, 0x01	; 1
    22d0:	90 93 ba 01 	sts	0x01BA, r25
    22d4:	80 93 b9 01 	sts	0x01B9, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    22d8:	80 91 d9 01 	lds	r24, 0x01D9
    22dc:	87 33       	cpi	r24, 0x37	; 55
    22de:	28 f4       	brcc	.+10     	; 0x22ea <__vector_10+0x350>
			overcurrent_timer++;
    22e0:	80 91 d9 01 	lds	r24, 0x01D9
    22e4:	8f 5f       	subi	r24, 0xFF	; 255
    22e6:	80 93 d9 01 	sts	0x01D9, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    22ea:	80 91 e4 01 	lds	r24, 0x01E4
    22ee:	84 33       	cpi	r24, 0x34	; 52
    22f0:	28 f4       	brcc	.+10     	; 0x22fc <__vector_10+0x362>
			bumper_timer++;		
    22f2:	80 91 e4 01 	lds	r24, 0x01E4
    22f6:	8f 5f       	subi	r24, 0xFF	; 255
    22f8:	80 93 e4 01 	sts	0x01E4, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    22fc:	80 91 df 01 	lds	r24, 0x01DF
    2300:	8c 83       	std	Y+4, r24	; 0x04
    2302:	1b 82       	std	Y+3, r1	; 0x03
    2304:	9c 81       	ldd	r25, Y+4	; 0x04
    2306:	93 30       	cpi	r25, 0x03	; 3
    2308:	10 f0       	brcs	.+4      	; 0x230e <__vector_10+0x374>
    230a:	21 e0       	ldi	r18, 0x01	; 1
    230c:	2b 83       	std	Y+3, r18	; 0x03
    230e:	8c 81       	ldd	r24, Y+4	; 0x04
    2310:	8f 5f       	subi	r24, 0xFF	; 255
    2312:	80 93 df 01 	sts	0x01DF, r24
    2316:	8b 81       	ldd	r24, Y+3	; 0x03
    2318:	88 23       	and	r24, r24
    231a:	09 f4       	brne	.+2      	; 0x231e <__vector_10+0x384>
    231c:	5e c0       	rjmp	.+188    	; 0x23da <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    231e:	80 91 da 01 	lds	r24, 0x01DA
    2322:	28 2f       	mov	r18, r24
    2324:	30 e0       	ldi	r19, 0x00	; 0
    2326:	80 91 bd 01 	lds	r24, 0x01BD
    232a:	90 91 be 01 	lds	r25, 0x01BE
    232e:	28 17       	cp	r18, r24
    2330:	39 07       	cpc	r19, r25
    2332:	d9 f0       	breq	.+54     	; 0x236a <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    2334:	80 91 da 01 	lds	r24, 0x01DA
    2338:	28 2f       	mov	r18, r24
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	80 91 bd 01 	lds	r24, 0x01BD
    2340:	90 91 be 01 	lds	r25, 0x01BE
    2344:	28 17       	cp	r18, r24
    2346:	39 07       	cpc	r19, r25
    2348:	34 f4       	brge	.+12     	; 0x2356 <__vector_10+0x3bc>
					mright_ptmp++;
    234a:	80 91 da 01 	lds	r24, 0x01DA
    234e:	8f 5f       	subi	r24, 0xFF	; 255
    2350:	80 93 da 01 	sts	0x01DA, r24
    2354:	05 c0       	rjmp	.+10     	; 0x2360 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    2356:	80 91 da 01 	lds	r24, 0x01DA
    235a:	81 50       	subi	r24, 0x01	; 1
    235c:	80 93 da 01 	sts	0x01DA, r24
				OCR1AL = mright_ptmp;
    2360:	ea e4       	ldi	r30, 0x4A	; 74
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	80 91 da 01 	lds	r24, 0x01DA
    2368:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    236a:	80 91 fc 01 	lds	r24, 0x01FC
    236e:	28 2f       	mov	r18, r24
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	80 91 ad 01 	lds	r24, 0x01AD
    2376:	90 91 ae 01 	lds	r25, 0x01AE
    237a:	28 17       	cp	r18, r24
    237c:	39 07       	cpc	r19, r25
    237e:	d9 f0       	breq	.+54     	; 0x23b6 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    2380:	80 91 fc 01 	lds	r24, 0x01FC
    2384:	28 2f       	mov	r18, r24
    2386:	30 e0       	ldi	r19, 0x00	; 0
    2388:	80 91 ad 01 	lds	r24, 0x01AD
    238c:	90 91 ae 01 	lds	r25, 0x01AE
    2390:	28 17       	cp	r18, r24
    2392:	39 07       	cpc	r19, r25
    2394:	34 f4       	brge	.+12     	; 0x23a2 <__vector_10+0x408>
					mleft_ptmp++;
    2396:	80 91 fc 01 	lds	r24, 0x01FC
    239a:	8f 5f       	subi	r24, 0xFF	; 255
    239c:	80 93 fc 01 	sts	0x01FC, r24
    23a0:	05 c0       	rjmp	.+10     	; 0x23ac <__vector_10+0x412>
				else 
					mleft_ptmp--;
    23a2:	80 91 fc 01 	lds	r24, 0x01FC
    23a6:	81 50       	subi	r24, 0x01	; 1
    23a8:	80 93 fc 01 	sts	0x01FC, r24
				OCR1BL = mleft_ptmp;
    23ac:	e8 e4       	ldi	r30, 0x48	; 72
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 91 fc 01 	lds	r24, 0x01FC
    23b4:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    23b6:	80 91 fc 01 	lds	r24, 0x01FC
    23ba:	88 23       	and	r24, r24
    23bc:	21 f4       	brne	.+8      	; 0x23c6 <__vector_10+0x42c>
    23be:	80 91 da 01 	lds	r24, 0x01DA
    23c2:	88 23       	and	r24, r24
    23c4:	29 f0       	breq	.+10     	; 0x23d0 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    23c6:	ef e4       	ldi	r30, 0x4F	; 79
    23c8:	f0 e0       	ldi	r31, 0x00	; 0
    23ca:	82 ea       	ldi	r24, 0xA2	; 162
    23cc:	80 83       	st	Z, r24
    23ce:	03 c0       	rjmp	.+6      	; 0x23d6 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    23d0:	ef e4       	ldi	r30, 0x4F	; 79
    23d2:	f0 e0       	ldi	r31, 0x00	; 0
    23d4:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    23d6:	10 92 df 01 	sts	0x01DF, r1
		}

		ms_timer = 0;
    23da:	10 92 f0 01 	sts	0x01F0, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    23de:	80 91 a1 01 	lds	r24, 0x01A1
    23e2:	88 70       	andi	r24, 0x08	; 8
    23e4:	88 23       	and	r24, r24
    23e6:	09 f0       	breq	.+2      	; 0x23ea <__vector_10+0x450>
    23e8:	77 c0       	rjmp	.+238    	; 0x24d8 <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    23ea:	80 91 80 01 	lds	r24, 0x0180
    23ee:	90 91 81 01 	lds	r25, 0x0181
    23f2:	9a 83       	std	Y+2, r25	; 0x02
    23f4:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    23f6:	80 91 82 01 	lds	r24, 0x0182
    23fa:	8f 5f       	subi	r24, 0xFF	; 255
    23fc:	80 93 82 01 	sts	0x0182, r24
    2400:	80 91 82 01 	lds	r24, 0x0182
    2404:	86 31       	cpi	r24, 0x16	; 22
    2406:	f0 f0       	brcs	.+60     	; 0x2444 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    2408:	89 81       	ldd	r24, Y+1	; 0x01
    240a:	9a 81       	ldd	r25, Y+2	; 0x02
    240c:	80 70       	andi	r24, 0x00	; 0
    240e:	90 74       	andi	r25, 0x40	; 64
    2410:	00 97       	sbiw	r24, 0x00	; 0
    2412:	89 f4       	brne	.+34     	; 0x2436 <__vector_10+0x49c>
    2414:	89 81       	ldd	r24, Y+1	; 0x01
    2416:	9a 81       	ldd	r25, Y+2	; 0x02
    2418:	80 70       	andi	r24, 0x00	; 0
    241a:	90 72       	andi	r25, 0x20	; 32
    241c:	00 97       	sbiw	r24, 0x00	; 0
    241e:	59 f0       	breq	.+22     	; 0x2436 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    2420:	89 81       	ldd	r24, Y+1	; 0x01
    2422:	9a 81       	ldd	r25, Y+2	; 0x02
    2424:	90 93 fb 01 	sts	0x01FB, r25
    2428:	80 93 fa 01 	sts	0x01FA, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    242c:	80 91 a1 01 	lds	r24, 0x01A1
    2430:	88 60       	ori	r24, 0x08	; 8
    2432:	80 93 a1 01 	sts	0x01A1, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    2436:	80 91 a1 01 	lds	r24, 0x01A1
    243a:	8f 7e       	andi	r24, 0xEF	; 239
    243c:	80 93 a1 01 	sts	0x01A1, r24
			tmp = 0;
    2440:	1a 82       	std	Y+2, r1	; 0x02
    2442:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    2444:	e6 e3       	ldi	r30, 0x36	; 54
    2446:	f0 e0       	ldi	r31, 0x00	; 0
    2448:	90 81       	ld	r25, Z
    244a:	80 91 83 01 	lds	r24, 0x0183
    244e:	89 27       	eor	r24, r25
    2450:	88 2f       	mov	r24, r24
    2452:	90 e0       	ldi	r25, 0x00	; 0
    2454:	84 70       	andi	r24, 0x04	; 4
    2456:	90 70       	andi	r25, 0x00	; 0
    2458:	00 97       	sbiw	r24, 0x00	; 0
    245a:	c1 f1       	breq	.+112    	; 0x24cc <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    245c:	80 91 83 01 	lds	r24, 0x0183
    2460:	80 95       	com	r24
    2462:	80 93 83 01 	sts	0x0183, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    2466:	80 91 82 01 	lds	r24, 0x0182
    246a:	87 30       	cpi	r24, 0x07	; 7
    246c:	38 f4       	brcc	.+14     	; 0x247c <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    246e:	80 91 a1 01 	lds	r24, 0x01A1
    2472:	8f 7e       	andi	r24, 0xEF	; 239
    2474:	80 93 a1 01 	sts	0x01A1, r24
				tmp = 0;
    2478:	1a 82       	std	Y+2, r1	; 0x02
    247a:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    247c:	89 81       	ldd	r24, Y+1	; 0x01
    247e:	9a 81       	ldd	r25, Y+2	; 0x02
    2480:	00 97       	sbiw	r24, 0x00	; 0
    2482:	21 f0       	breq	.+8      	; 0x248c <__vector_10+0x4f2>
    2484:	80 91 82 01 	lds	r24, 0x0182
    2488:	8f 30       	cpi	r24, 0x0F	; 15
    248a:	00 f1       	brcs	.+64     	; 0x24cc <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    248c:	80 91 a1 01 	lds	r24, 0x01A1
    2490:	80 61       	ori	r24, 0x10	; 16
    2492:	80 93 a1 01 	sts	0x01A1, r24
				if(!(tmp & 0x4000))							// not to many bits
    2496:	89 81       	ldd	r24, Y+1	; 0x01
    2498:	9a 81       	ldd	r25, Y+2	; 0x02
    249a:	80 70       	andi	r24, 0x00	; 0
    249c:	90 74       	andi	r25, 0x40	; 64
    249e:	00 97       	sbiw	r24, 0x00	; 0
    24a0:	31 f4       	brne	.+12     	; 0x24ae <__vector_10+0x514>
					tmp <<= 1;								// shift
    24a2:	89 81       	ldd	r24, Y+1	; 0x01
    24a4:	9a 81       	ldd	r25, Y+2	; 0x02
    24a6:	88 0f       	add	r24, r24
    24a8:	99 1f       	adc	r25, r25
    24aa:	9a 83       	std	Y+2, r25	; 0x02
    24ac:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    24ae:	80 91 83 01 	lds	r24, 0x0183
    24b2:	88 2f       	mov	r24, r24
    24b4:	90 e0       	ldi	r25, 0x00	; 0
    24b6:	84 70       	andi	r24, 0x04	; 4
    24b8:	90 70       	andi	r25, 0x00	; 0
    24ba:	00 97       	sbiw	r24, 0x00	; 0
    24bc:	29 f4       	brne	.+10     	; 0x24c8 <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	81 60       	ori	r24, 0x01	; 1
    24c4:	9a 83       	std	Y+2, r25	; 0x02
    24c6:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    24c8:	10 92 82 01 	sts	0x0182, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    24cc:	89 81       	ldd	r24, Y+1	; 0x01
    24ce:	9a 81       	ldd	r25, Y+2	; 0x02
    24d0:	90 93 81 01 	sts	0x0181, r25
    24d4:	80 93 80 01 	sts	0x0180, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    24d8:	2b 96       	adiw	r28, 0x0b	; 11
    24da:	de bf       	out	0x3e, r29	; 62
    24dc:	cd bf       	out	0x3d, r28	; 61
    24de:	cf 91       	pop	r28
    24e0:	df 91       	pop	r29
    24e2:	ff 91       	pop	r31
    24e4:	ef 91       	pop	r30
    24e6:	bf 91       	pop	r27
    24e8:	af 91       	pop	r26
    24ea:	9f 91       	pop	r25
    24ec:	8f 91       	pop	r24
    24ee:	7f 91       	pop	r23
    24f0:	6f 91       	pop	r22
    24f2:	5f 91       	pop	r21
    24f4:	3f 91       	pop	r19
    24f6:	2f 91       	pop	r18
    24f8:	0f 90       	pop	r0
    24fa:	0f be       	out	0x3f, r0	; 63
    24fc:	0f 90       	pop	r0
    24fe:	1f 90       	pop	r1
    2500:	18 95       	reti

00002502 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2502:	df 93       	push	r29
    2504:	cf 93       	push	r28
    2506:	0f 92       	push	r0
    2508:	cd b7       	in	r28, 0x3d	; 61
    250a:	de b7       	in	r29, 0x3e	; 62
    250c:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    250e:	10 92 ed 01 	sts	0x01ED, r1
    2512:	90 91 ed 01 	lds	r25, 0x01ED
    2516:	89 81       	ldd	r24, Y+1	; 0x01
    2518:	98 17       	cp	r25, r24
    251a:	d8 f3       	brcs	.-10     	; 0x2512 <sleep+0x10>
}
    251c:	0f 90       	pop	r0
    251e:	cf 91       	pop	r28
    2520:	df 91       	pop	r29
    2522:	08 95       	ret

00002524 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    2524:	df 93       	push	r29
    2526:	cf 93       	push	r28
    2528:	00 d0       	rcall	.+0      	; 0x252a <mSleep+0x6>
    252a:	0f 92       	push	r0
    252c:	cd b7       	in	r28, 0x3d	; 61
    252e:	de b7       	in	r29, 0x3e	; 62
    2530:	9a 83       	std	Y+2, r25	; 0x02
    2532:	89 83       	std	Y+1, r24	; 0x01
    2534:	03 c0       	rjmp	.+6      	; 0x253c <mSleep+0x18>
	while (time--) sleep(10);
    2536:	8a e0       	ldi	r24, 0x0A	; 10
    2538:	0e 94 81 12 	call	0x2502	; 0x2502 <sleep>
    253c:	1b 82       	std	Y+3, r1	; 0x03
    253e:	89 81       	ldd	r24, Y+1	; 0x01
    2540:	9a 81       	ldd	r25, Y+2	; 0x02
    2542:	00 97       	sbiw	r24, 0x00	; 0
    2544:	11 f0       	breq	.+4      	; 0x254a <mSleep+0x26>
    2546:	81 e0       	ldi	r24, 0x01	; 1
    2548:	8b 83       	std	Y+3, r24	; 0x03
    254a:	89 81       	ldd	r24, Y+1	; 0x01
    254c:	9a 81       	ldd	r25, Y+2	; 0x02
    254e:	01 97       	sbiw	r24, 0x01	; 1
    2550:	9a 83       	std	Y+2, r25	; 0x02
    2552:	89 83       	std	Y+1, r24	; 0x01
    2554:	8b 81       	ldd	r24, Y+3	; 0x03
    2556:	88 23       	and	r24, r24
    2558:	71 f7       	brne	.-36     	; 0x2536 <mSleep+0x12>
}
    255a:	0f 90       	pop	r0
    255c:	0f 90       	pop	r0
    255e:	0f 90       	pop	r0
    2560:	cf 91       	pop	r28
    2562:	df 91       	pop	r29
    2564:	08 95       	ret

00002566 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    2566:	df 93       	push	r29
    2568:	cf 93       	push	r28
    256a:	00 d0       	rcall	.+0      	; 0x256c <delayCycles+0x6>
    256c:	0f 92       	push	r0
    256e:	cd b7       	in	r28, 0x3d	; 61
    2570:	de b7       	in	r29, 0x3e	; 62
    2572:	9a 83       	std	Y+2, r25	; 0x02
    2574:	89 83       	std	Y+1, r24	; 0x01
    2576:	01 c0       	rjmp	.+2      	; 0x257a <delayCycles+0x14>
	while(dly--) nop();
    2578:	00 00       	nop
    257a:	1b 82       	std	Y+3, r1	; 0x03
    257c:	89 81       	ldd	r24, Y+1	; 0x01
    257e:	9a 81       	ldd	r25, Y+2	; 0x02
    2580:	00 97       	sbiw	r24, 0x00	; 0
    2582:	11 f0       	breq	.+4      	; 0x2588 <delayCycles+0x22>
    2584:	81 e0       	ldi	r24, 0x01	; 1
    2586:	8b 83       	std	Y+3, r24	; 0x03
    2588:	89 81       	ldd	r24, Y+1	; 0x01
    258a:	9a 81       	ldd	r25, Y+2	; 0x02
    258c:	01 97       	sbiw	r24, 0x01	; 1
    258e:	9a 83       	std	Y+2, r25	; 0x02
    2590:	89 83       	std	Y+1, r24	; 0x01
    2592:	8b 81       	ldd	r24, Y+3	; 0x03
    2594:	88 23       	and	r24, r24
    2596:	81 f7       	brne	.-32     	; 0x2578 <delayCycles+0x12>
}
    2598:	0f 90       	pop	r0
    259a:	0f 90       	pop	r0
    259c:	0f 90       	pop	r0
    259e:	cf 91       	pop	r28
    25a0:	df 91       	pop	r29
    25a2:	08 95       	ret

000025a4 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    25a4:	df 93       	push	r29
    25a6:	cf 93       	push	r28
    25a8:	cd b7       	in	r28, 0x3d	; 61
    25aa:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    25ac:	aa e3       	ldi	r26, 0x3A	; 58
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	ea e3       	ldi	r30, 0x3A	; 58
    25b2:	f0 e0       	ldi	r31, 0x00	; 0
    25b4:	80 81       	ld	r24, Z
    25b6:	80 61       	ori	r24, 0x10	; 16
    25b8:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    25ba:	ab e3       	ldi	r26, 0x3B	; 59
    25bc:	b0 e0       	ldi	r27, 0x00	; 0
    25be:	eb e3       	ldi	r30, 0x3B	; 59
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	80 61       	ori	r24, 0x10	; 16
    25c6:	8c 93       	st	X, r24
}
    25c8:	cf 91       	pop	r28
    25ca:	df 91       	pop	r29
    25cc:	08 95       	ret

000025ce <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    25ce:	df 93       	push	r29
    25d0:	cf 93       	push	r28
    25d2:	cd b7       	in	r28, 0x3d	; 61
    25d4:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    25d6:	ab e3       	ldi	r26, 0x3B	; 59
    25d8:	b0 e0       	ldi	r27, 0x00	; 0
    25da:	eb e3       	ldi	r30, 0x3B	; 59
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	80 81       	ld	r24, Z
    25e0:	8f 7e       	andi	r24, 0xEF	; 239
    25e2:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    25e4:	aa e3       	ldi	r26, 0x3A	; 58
    25e6:	b0 e0       	ldi	r27, 0x00	; 0
    25e8:	ea e3       	ldi	r30, 0x3A	; 58
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	80 81       	ld	r24, Z
    25ee:	8f 7e       	andi	r24, 0xEF	; 239
    25f0:	8c 93       	st	X, r24
}
    25f2:	cf 91       	pop	r28
    25f4:	df 91       	pop	r29
    25f6:	08 95       	ret

000025f8 <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    25f8:	df 93       	push	r29
    25fa:	cf 93       	push	r28
    25fc:	cd b7       	in	r28, 0x3d	; 61
    25fe:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2600:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <task_ADC>
	task_ACS();
    2604:	0e 94 3c 0c 	call	0x1878	; 0x1878 <task_ACS>
	task_Bumpers();
    2608:	0e 94 68 03 	call	0x6d0	; 0x6d0 <task_Bumpers>
	task_motionControl();
    260c:	0e 94 78 05 	call	0xaf0	; 0xaf0 <task_motionControl>
}
    2610:	cf 91       	pop	r28
    2612:	df 91       	pop	r29
    2614:	08 95       	ret

00002616 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    2616:	df 93       	push	r29
    2618:	cf 93       	push	r28
    261a:	0f 92       	push	r0
    261c:	cd b7       	in	r28, 0x3d	; 61
    261e:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    2620:	eb e3       	ldi	r30, 0x3B	; 59
    2622:	f0 e0       	ldi	r31, 0x00	; 0
    2624:	10 82       	st	Z, r1
    2626:	e8 e3       	ldi	r30, 0x38	; 56
    2628:	f0 e0       	ldi	r31, 0x00	; 0
    262a:	10 82       	st	Z, r1
    262c:	e5 e3       	ldi	r30, 0x35	; 53
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	10 82       	st	Z, r1
    2632:	e2 e3       	ldi	r30, 0x32	; 50
    2634:	f0 e0       	ldi	r31, 0x00	; 0
    2636:	81 e0       	ldi	r24, 0x01	; 1
    2638:	80 83       	st	Z, r24
    263a:	ea e3       	ldi	r30, 0x3A	; 58
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	10 82       	st	Z, r1
    2640:	e7 e3       	ldi	r30, 0x37	; 55
    2642:	f0 e0       	ldi	r31, 0x00	; 0
    2644:	88 e5       	ldi	r24, 0x58	; 88
    2646:	80 83       	st	Z, r24
    2648:	e4 e3       	ldi	r30, 0x34	; 52
    264a:	f0 e0       	ldi	r31, 0x00	; 0
    264c:	8c e8       	ldi	r24, 0x8C	; 140
    264e:	80 83       	st	Z, r24
    2650:	e1 e3       	ldi	r30, 0x31	; 49
    2652:	f0 e0       	ldi	r31, 0x00	; 0
    2654:	82 ef       	ldi	r24, 0xF2	; 242
    2656:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    2658:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    265a:	a8 e3       	ldi	r26, 0x38	; 56
    265c:	b0 e0       	ldi	r27, 0x00	; 0
    265e:	e8 e3       	ldi	r30, 0x38	; 56
    2660:	f0 e0       	ldi	r31, 0x00	; 0
    2662:	80 81       	ld	r24, Z
    2664:	8f 7d       	andi	r24, 0xDF	; 223
    2666:	8c 93       	st	X, r24
    2668:	a7 e3       	ldi	r26, 0x37	; 55
    266a:	b0 e0       	ldi	r27, 0x00	; 0
    266c:	e7 e3       	ldi	r30, 0x37	; 55
    266e:	f0 e0       	ldi	r31, 0x00	; 0
    2670:	80 81       	ld	r24, Z
    2672:	80 62       	ori	r24, 0x20	; 32
    2674:	8c 93       	st	X, r24
    2676:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    2678:	a2 e3       	ldi	r26, 0x32	; 50
    267a:	b0 e0       	ldi	r27, 0x00	; 0
    267c:	e2 e3       	ldi	r30, 0x32	; 50
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	80 81       	ld	r24, Z
    2682:	8f 77       	andi	r24, 0x7F	; 127
    2684:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    2686:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    268a:	e0 e4       	ldi	r30, 0x40	; 64
    268c:	f0 e0       	ldi	r31, 0x00	; 0
    268e:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    2690:	e9 e2       	ldi	r30, 0x29	; 41
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	8c e0       	ldi	r24, 0x0C	; 12
    2696:	80 83       	st	Z, r24
	UCSRA = 0x00;
    2698:	eb e2       	ldi	r30, 0x2B	; 43
    269a:	f0 e0       	ldi	r31, 0x00	; 0
    269c:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    269e:	e0 e4       	ldi	r30, 0x40	; 64
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	86 e8       	ldi	r24, 0x86	; 134
    26a4:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    26a6:	ea e2       	ldi	r30, 0x2A	; 42
    26a8:	f0 e0       	ldi	r31, 0x00	; 0
    26aa:	88 e9       	ldi	r24, 0x98	; 152
    26ac:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    26ae:	e7 e2       	ldi	r30, 0x27	; 39
    26b0:	f0 e0       	ldi	r31, 0x00	; 0
    26b2:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    26b4:	e6 e2       	ldi	r30, 0x26	; 38
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	86 e1       	ldi	r24, 0x16	; 22
    26ba:	80 83       	st	Z, r24
	SFIOR = 0;
    26bc:	e0 e5       	ldi	r30, 0x50	; 80
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    26c2:	e5 e5       	ldi	r30, 0x55	; 85
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	85 e0       	ldi	r24, 0x05	; 5
    26c8:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    26ca:	eb e5       	ldi	r30, 0x5B	; 91
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 ee       	ldi	r24, 0xE0	; 224
    26d0:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    26d2:	e4 e5       	ldi	r30, 0x54	; 84
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    26d8:	e3 e5       	ldi	r30, 0x53	; 83
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	8a e0       	ldi	r24, 0x0A	; 10
    26de:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    26e0:	ec e5       	ldi	r30, 0x5C	; 92
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	83 e6       	ldi	r24, 0x63	; 99
    26e6:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    26e8:	ef e4       	ldi	r30, 0x4F	; 79
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	82 ea       	ldi	r24, 0xA2	; 162
    26ee:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    26f0:	ee e4       	ldi	r30, 0x4E	; 78
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	81 e1       	ldi	r24, 0x11	; 17
    26f6:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    26f8:	e6 e4       	ldi	r30, 0x46	; 70
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	82 ed       	ldi	r24, 0xD2	; 210
    26fe:	90 e0       	ldi	r25, 0x00	; 0
    2700:	91 83       	std	Z+1, r25	; 0x01
    2702:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    2704:	ea e4       	ldi	r30, 0x4A	; 74
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	10 82       	st	Z, r1
	OCR1BL = 0;
    270a:	e8 e4       	ldi	r30, 0x48	; 72
    270c:	f0 e0       	ldi	r31, 0x00	; 0
    270e:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    2710:	80 e0       	ldi	r24, 0x00	; 0
    2712:	60 e0       	ldi	r22, 0x00	; 0
    2714:	0e 94 9b 0a 	call	0x1536	; 0x1536 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    2718:	e5 e4       	ldi	r30, 0x45	; 69
    271a:	f0 e0       	ldi	r31, 0x00	; 0
    271c:	89 e0       	ldi	r24, 0x09	; 9
    271e:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    2720:	e3 e4       	ldi	r30, 0x43	; 67
    2722:	f0 e0       	ldi	r31, 0x00	; 0
    2724:	8e e6       	ldi	r24, 0x6E	; 110
    2726:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    2728:	e9 e5       	ldi	r30, 0x59	; 89
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	82 e0       	ldi	r24, 0x02	; 2
    272e:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    2730:	80 91 a1 01 	lds	r24, 0x01A1
    2734:	81 60       	ori	r24, 0x01	; 1
    2736:	80 93 a1 01 	sts	0x01A1, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    273a:	81 e0       	ldi	r24, 0x01	; 1
    273c:	80 93 66 00 	sts	0x0066, r24

	sei(); // Enable Global Interrupts
    2740:	78 94       	sei
}
    2742:	0f 90       	pop	r0
    2744:	cf 91       	pop	r28
    2746:	df 91       	pop	r29
    2748:	08 95       	ret

0000274a <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    274a:	df 93       	push	r29
    274c:	cf 93       	push	r28
    274e:	0f 92       	push	r0
    2750:	cd b7       	in	r28, 0x3d	; 61
    2752:	de b7       	in	r29, 0x3e	; 62
    2754:	89 83       	std	Y+1, r24	; 0x01
	cli();
    2756:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    2758:	e2 e2       	ldi	r30, 0x22	; 34
    275a:	f0 e0       	ldi	r31, 0x00	; 0
    275c:	89 81       	ldd	r24, Y+1	; 0x01
    275e:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    2760:	e3 e2       	ldi	r30, 0x23	; 35
    2762:	f0 e0       	ldi	r31, 0x00	; 0
    2764:	8f ef       	ldi	r24, 0xFF	; 255
    2766:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    2768:	e6 e5       	ldi	r30, 0x56	; 86
    276a:	f0 e0       	ldi	r31, 0x00	; 0
    276c:	84 e0       	ldi	r24, 0x04	; 4
    276e:	80 83       	st	Z, r24
	sei();
    2770:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2772:	e6 e5       	ldi	r30, 0x56	; 86
    2774:	f0 e0       	ldi	r31, 0x00	; 0
    2776:	85 ec       	ldi	r24, 0xC5	; 197
    2778:	80 83       	st	Z, r24
}
    277a:	0f 90       	pop	r0
    277c:	cf 91       	pop	r28
    277e:	df 91       	pop	r29
    2780:	08 95       	ret

00002782 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    2782:	1f 92       	push	r1
    2784:	0f 92       	push	r0
    2786:	0f b6       	in	r0, 0x3f	; 63
    2788:	0f 92       	push	r0
    278a:	11 24       	eor	r1, r1
    278c:	2f 93       	push	r18
    278e:	3f 93       	push	r19
    2790:	8f 93       	push	r24
    2792:	9f 93       	push	r25
    2794:	af 93       	push	r26
    2796:	bf 93       	push	r27
    2798:	ef 93       	push	r30
    279a:	ff 93       	push	r31
    279c:	df 93       	push	r29
    279e:	cf 93       	push	r28
    27a0:	00 d0       	rcall	.+0      	; 0x27a2 <__vector_19+0x20>
    27a2:	cd b7       	in	r28, 0x3d	; 61
    27a4:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    27a6:	e1 e2       	ldi	r30, 0x21	; 33
    27a8:	f0 e0       	ldi	r31, 0x00	; 0
    27aa:	80 81       	ld	r24, Z
    27ac:	28 2f       	mov	r18, r24
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	3a 83       	std	Y+2, r19	; 0x02
    27b2:	29 83       	std	Y+1, r18	; 0x01
    27b4:	89 81       	ldd	r24, Y+1	; 0x01
    27b6:	9a 81       	ldd	r25, Y+2	; 0x02
    27b8:	80 39       	cpi	r24, 0x90	; 144
    27ba:	91 05       	cpc	r25, r1
    27bc:	09 f4       	brne	.+2      	; 0x27c0 <__vector_19+0x3e>
    27be:	9c c0       	rjmp	.+312    	; 0x28f8 <__vector_19+0x176>
    27c0:	29 81       	ldd	r18, Y+1	; 0x01
    27c2:	3a 81       	ldd	r19, Y+2	; 0x02
    27c4:	21 39       	cpi	r18, 0x91	; 145
    27c6:	31 05       	cpc	r19, r1
    27c8:	9c f4       	brge	.+38     	; 0x27f0 <__vector_19+0x6e>
    27ca:	89 81       	ldd	r24, Y+1	; 0x01
    27cc:	9a 81       	ldd	r25, Y+2	; 0x02
    27ce:	80 37       	cpi	r24, 0x70	; 112
    27d0:	91 05       	cpc	r25, r1
    27d2:	09 f4       	brne	.+2      	; 0x27d6 <__vector_19+0x54>
    27d4:	89 c0       	rjmp	.+274    	; 0x28e8 <__vector_19+0x166>
    27d6:	29 81       	ldd	r18, Y+1	; 0x01
    27d8:	3a 81       	ldd	r19, Y+2	; 0x02
    27da:	20 38       	cpi	r18, 0x80	; 128
    27dc:	31 05       	cpc	r19, r1
    27de:	09 f4       	brne	.+2      	; 0x27e2 <__vector_19+0x60>
    27e0:	5a c0       	rjmp	.+180    	; 0x2896 <__vector_19+0x114>
    27e2:	89 81       	ldd	r24, Y+1	; 0x01
    27e4:	9a 81       	ldd	r25, Y+2	; 0x02
    27e6:	80 36       	cpi	r24, 0x60	; 96
    27e8:	91 05       	cpc	r25, r1
    27ea:	09 f4       	brne	.+2      	; 0x27ee <__vector_19+0x6c>
    27ec:	49 c0       	rjmp	.+146    	; 0x2880 <__vector_19+0xfe>
    27ee:	98 c0       	rjmp	.+304    	; 0x2920 <__vector_19+0x19e>
    27f0:	29 81       	ldd	r18, Y+1	; 0x01
    27f2:	3a 81       	ldd	r19, Y+2	; 0x02
    27f4:	28 3a       	cpi	r18, 0xA8	; 168
    27f6:	31 05       	cpc	r19, r1
    27f8:	b9 f0       	breq	.+46     	; 0x2828 <__vector_19+0xa6>
    27fa:	89 81       	ldd	r24, Y+1	; 0x01
    27fc:	9a 81       	ldd	r25, Y+2	; 0x02
    27fe:	89 3a       	cpi	r24, 0xA9	; 169
    2800:	91 05       	cpc	r25, r1
    2802:	3c f4       	brge	.+14     	; 0x2812 <__vector_19+0x90>
    2804:	29 81       	ldd	r18, Y+1	; 0x01
    2806:	3a 81       	ldd	r19, Y+2	; 0x02
    2808:	20 3a       	cpi	r18, 0xA0	; 160
    280a:	31 05       	cpc	r19, r1
    280c:	09 f4       	brne	.+2      	; 0x2810 <__vector_19+0x8e>
    280e:	7e c0       	rjmp	.+252    	; 0x290c <__vector_19+0x18a>
    2810:	87 c0       	rjmp	.+270    	; 0x2920 <__vector_19+0x19e>
    2812:	89 81       	ldd	r24, Y+1	; 0x01
    2814:	9a 81       	ldd	r25, Y+2	; 0x02
    2816:	88 3b       	cpi	r24, 0xB8	; 184
    2818:	91 05       	cpc	r25, r1
    281a:	61 f0       	breq	.+24     	; 0x2834 <__vector_19+0xb2>
    281c:	29 81       	ldd	r18, Y+1	; 0x01
    281e:	3a 81       	ldd	r19, Y+2	; 0x02
    2820:	20 3c       	cpi	r18, 0xC0	; 192
    2822:	31 05       	cpc	r19, r1
    2824:	f9 f0       	breq	.+62     	; 0x2864 <__vector_19+0xe2>
    2826:	7c c0       	rjmp	.+248    	; 0x2920 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    2828:	84 e0       	ldi	r24, 0x04	; 4
    282a:	80 93 8a 01 	sts	0x018A, r24
			I2CTWI_readBusy = 1;		
    282e:	81 e0       	ldi	r24, 0x01	; 1
    2830:	80 93 88 01 	sts	0x0188, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    2834:	80 91 8a 01 	lds	r24, 0x018A
    2838:	84 30       	cpi	r24, 0x04	; 4
    283a:	79 f4       	brne	.+30     	; 0x285a <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    283c:	a3 e2       	ldi	r26, 0x23	; 35
    283e:	b0 e0       	ldi	r27, 0x00	; 0
    2840:	20 91 8b 01 	lds	r18, 0x018B
    2844:	82 2f       	mov	r24, r18
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	fc 01       	movw	r30, r24
    284a:	e0 5f       	subi	r30, 0xF0	; 240
    284c:	fd 4f       	sbci	r31, 0xFD	; 253
    284e:	80 81       	ld	r24, Z
    2850:	8c 93       	st	X, r24
    2852:	82 2f       	mov	r24, r18
    2854:	8f 5f       	subi	r24, 0xFF	; 255
    2856:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    285a:	e6 e5       	ldi	r30, 0x56	; 86
    285c:	f0 e0       	ldi	r31, 0x00	; 0
    285e:	85 ec       	ldi	r24, 0xC5	; 197
    2860:	80 83       	st	Z, r24
    2862:	62 c0       	rjmp	.+196    	; 0x2928 <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    2864:	10 92 8a 01 	sts	0x018A, r1
			current_register = 0;
    2868:	10 92 8b 01 	sts	0x018B, r1
			I2CTWI_readBusy = 0;	
    286c:	10 92 88 01 	sts	0x0188, r1
			I2CTWI_dataWasRead = 1;
    2870:	81 e0       	ldi	r24, 0x01	; 1
    2872:	80 93 86 01 	sts	0x0186, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2876:	e6 e5       	ldi	r30, 0x56	; 86
    2878:	f0 e0       	ldi	r31, 0x00	; 0
    287a:	85 ec       	ldi	r24, 0xC5	; 197
    287c:	80 83       	st	Z, r24
    287e:	54 c0       	rjmp	.+168    	; 0x2928 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    2880:	81 e0       	ldi	r24, 0x01	; 1
    2882:	80 93 89 01 	sts	0x0189, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    2886:	82 e0       	ldi	r24, 0x02	; 2
    2888:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    288c:	e6 e5       	ldi	r30, 0x56	; 86
    288e:	f0 e0       	ldi	r31, 0x00	; 0
    2890:	85 ec       	ldi	r24, 0xC5	; 197
    2892:	80 83       	st	Z, r24
    2894:	49 c0       	rjmp	.+146    	; 0x2928 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    2896:	80 91 8a 01 	lds	r24, 0x018A
    289a:	82 30       	cpi	r24, 0x02	; 2
    289c:	69 f4       	brne	.+26     	; 0x28b8 <__vector_19+0x136>
				current_register = TWDR;
    289e:	e3 e2       	ldi	r30, 0x23	; 35
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	80 81       	ld	r24, Z
    28a4:	80 93 8b 01 	sts	0x018B, r24
				I2CTWI_dataReadFromReg = current_register;
    28a8:	80 91 8b 01 	lds	r24, 0x018B
    28ac:	80 93 87 01 	sts	0x0187, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    28b0:	83 e0       	ldi	r24, 0x03	; 3
    28b2:	80 93 8a 01 	sts	0x018A, r24
    28b6:	13 c0       	rjmp	.+38     	; 0x28de <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    28b8:	80 91 8a 01 	lds	r24, 0x018A
    28bc:	83 30       	cpi	r24, 0x03	; 3
    28be:	79 f4       	brne	.+30     	; 0x28de <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    28c0:	30 91 8b 01 	lds	r19, 0x018B
    28c4:	83 2f       	mov	r24, r19
    28c6:	90 e0       	ldi	r25, 0x00	; 0
    28c8:	e3 e2       	ldi	r30, 0x23	; 35
    28ca:	f0 e0       	ldi	r31, 0x00	; 0
    28cc:	20 81       	ld	r18, Z
    28ce:	fc 01       	movw	r30, r24
    28d0:	e0 50       	subi	r30, 0x00	; 0
    28d2:	fe 4f       	sbci	r31, 0xFE	; 254
    28d4:	20 83       	st	Z, r18
    28d6:	83 2f       	mov	r24, r19
    28d8:	8f 5f       	subi	r24, 0xFF	; 255
    28da:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    28de:	e6 e5       	ldi	r30, 0x56	; 86
    28e0:	f0 e0       	ldi	r31, 0x00	; 0
    28e2:	85 ec       	ldi	r24, 0xC5	; 197
    28e4:	80 83       	st	Z, r24
    28e6:	20 c0       	rjmp	.+64     	; 0x2928 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    28e8:	81 e0       	ldi	r24, 0x01	; 1
    28ea:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    28ee:	e6 e5       	ldi	r30, 0x56	; 86
    28f0:	f0 e0       	ldi	r31, 0x00	; 0
    28f2:	85 ec       	ldi	r24, 0xC5	; 197
    28f4:	80 83       	st	Z, r24
    28f6:	18 c0       	rjmp	.+48     	; 0x2928 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    28f8:	e3 e2       	ldi	r30, 0x23	; 35
    28fa:	f0 e0       	ldi	r31, 0x00	; 0
    28fc:	80 81       	ld	r24, Z
    28fe:	80 93 ff 01 	sts	0x01FF, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2902:	e6 e5       	ldi	r30, 0x56	; 86
    2904:	f0 e0       	ldi	r31, 0x00	; 0
    2906:	85 ec       	ldi	r24, 0xC5	; 197
    2908:	80 83       	st	Z, r24
    290a:	0e c0       	rjmp	.+28     	; 0x2928 <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    290c:	85 e0       	ldi	r24, 0x05	; 5
    290e:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2912:	e6 e5       	ldi	r30, 0x56	; 86
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	85 ec       	ldi	r24, 0xC5	; 197
    2918:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    291a:	10 92 89 01 	sts	0x0189, r1
    291e:	04 c0       	rjmp	.+8      	; 0x2928 <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    2920:	e6 e5       	ldi	r30, 0x56	; 86
    2922:	f0 e0       	ldi	r31, 0x00	; 0
    2924:	84 e8       	ldi	r24, 0x84	; 132
    2926:	80 83       	st	Z, r24
		break;
	}
}
    2928:	0f 90       	pop	r0
    292a:	0f 90       	pop	r0
    292c:	cf 91       	pop	r28
    292e:	df 91       	pop	r29
    2930:	ff 91       	pop	r31
    2932:	ef 91       	pop	r30
    2934:	bf 91       	pop	r27
    2936:	af 91       	pop	r26
    2938:	9f 91       	pop	r25
    293a:	8f 91       	pop	r24
    293c:	3f 91       	pop	r19
    293e:	2f 91       	pop	r18
    2940:	0f 90       	pop	r0
    2942:	0f be       	out	0x3f, r0	; 63
    2944:	0f 90       	pop	r0
    2946:	1f 90       	pop	r1
    2948:	18 95       	reti

0000294a <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    294a:	df 93       	push	r29
    294c:	cf 93       	push	r28
    294e:	0f 92       	push	r0
    2950:	cd b7       	in	r28, 0x3d	; 61
    2952:	de b7       	in	r29, 0x3e	; 62
    2954:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    2956:	eb e2       	ldi	r30, 0x2B	; 43
    2958:	f0 e0       	ldi	r31, 0x00	; 0
    295a:	80 81       	ld	r24, Z
    295c:	88 2f       	mov	r24, r24
    295e:	90 e0       	ldi	r25, 0x00	; 0
    2960:	80 72       	andi	r24, 0x20	; 32
    2962:	90 70       	andi	r25, 0x00	; 0
    2964:	00 97       	sbiw	r24, 0x00	; 0
    2966:	b9 f3       	breq	.-18     	; 0x2956 <writeChar+0xc>
    UDR = (uint8_t)ch;
    2968:	ec e2       	ldi	r30, 0x2C	; 44
    296a:	f0 e0       	ldi	r31, 0x00	; 0
    296c:	89 81       	ldd	r24, Y+1	; 0x01
    296e:	80 83       	st	Z, r24
}
    2970:	0f 90       	pop	r0
    2972:	cf 91       	pop	r28
    2974:	df 91       	pop	r29
    2976:	08 95       	ret

00002978 <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    2978:	df 93       	push	r29
    297a:	cf 93       	push	r28
    297c:	00 d0       	rcall	.+0      	; 0x297e <writeString+0x6>
    297e:	cd b7       	in	r28, 0x3d	; 61
    2980:	de b7       	in	r29, 0x3e	; 62
    2982:	9a 83       	std	Y+2, r25	; 0x02
    2984:	89 83       	std	Y+1, r24	; 0x01
    2986:	0b c0       	rjmp	.+22     	; 0x299e <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2988:	e9 81       	ldd	r30, Y+1	; 0x01
    298a:	fa 81       	ldd	r31, Y+2	; 0x02
    298c:	20 81       	ld	r18, Z
    298e:	89 81       	ldd	r24, Y+1	; 0x01
    2990:	9a 81       	ldd	r25, Y+2	; 0x02
    2992:	01 96       	adiw	r24, 0x01	; 1
    2994:	9a 83       	std	Y+2, r25	; 0x02
    2996:	89 83       	std	Y+1, r24	; 0x01
    2998:	82 2f       	mov	r24, r18
    299a:	0e 94 a5 14 	call	0x294a	; 0x294a <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    299e:	e9 81       	ldd	r30, Y+1	; 0x01
    29a0:	fa 81       	ldd	r31, Y+2	; 0x02
    29a2:	80 81       	ld	r24, Z
    29a4:	88 23       	and	r24, r24
    29a6:	81 f7       	brne	.-32     	; 0x2988 <writeString+0x10>
		writeChar(*string++);
}
    29a8:	0f 90       	pop	r0
    29aa:	0f 90       	pop	r0
    29ac:	cf 91       	pop	r28
    29ae:	df 91       	pop	r29
    29b0:	08 95       	ret

000029b2 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    29b2:	df 93       	push	r29
    29b4:	cf 93       	push	r28
    29b6:	00 d0       	rcall	.+0      	; 0x29b8 <writeNStringP+0x6>
    29b8:	00 d0       	rcall	.+0      	; 0x29ba <writeNStringP+0x8>
    29ba:	00 d0       	rcall	.+0      	; 0x29bc <writeNStringP+0xa>
    29bc:	cd b7       	in	r28, 0x3d	; 61
    29be:	de b7       	in	r29, 0x3e	; 62
    29c0:	9e 83       	std	Y+6, r25	; 0x06
    29c2:	8d 83       	std	Y+5, r24	; 0x05
    29c4:	03 c0       	rjmp	.+6      	; 0x29cc <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    29c6:	8c 81       	ldd	r24, Y+4	; 0x04
    29c8:	0e 94 a5 14 	call	0x294a	; 0x294a <writeChar>
    29cc:	8d 81       	ldd	r24, Y+5	; 0x05
    29ce:	9e 81       	ldd	r25, Y+6	; 0x06
    29d0:	9b 83       	std	Y+3, r25	; 0x03
    29d2:	8a 83       	std	Y+2, r24	; 0x02
    29d4:	8d 81       	ldd	r24, Y+5	; 0x05
    29d6:	9e 81       	ldd	r25, Y+6	; 0x06
    29d8:	01 96       	adiw	r24, 0x01	; 1
    29da:	9e 83       	std	Y+6, r25	; 0x06
    29dc:	8d 83       	std	Y+5, r24	; 0x05
    29de:	ea 81       	ldd	r30, Y+2	; 0x02
    29e0:	fb 81       	ldd	r31, Y+3	; 0x03
    29e2:	84 91       	lpm	r24, Z+
    29e4:	89 83       	std	Y+1, r24	; 0x01
    29e6:	89 81       	ldd	r24, Y+1	; 0x01
    29e8:	8c 83       	std	Y+4, r24	; 0x04
    29ea:	8c 81       	ldd	r24, Y+4	; 0x04
    29ec:	88 23       	and	r24, r24
    29ee:	59 f7       	brne	.-42     	; 0x29c6 <writeNStringP+0x14>
}
    29f0:	26 96       	adiw	r28, 0x06	; 6
    29f2:	0f b6       	in	r0, 0x3f	; 63
    29f4:	f8 94       	cli
    29f6:	de bf       	out	0x3e, r29	; 62
    29f8:	0f be       	out	0x3f, r0	; 63
    29fa:	cd bf       	out	0x3d, r28	; 61
    29fc:	cf 91       	pop	r28
    29fe:	df 91       	pop	r29
    2a00:	08 95       	ret

00002a02 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2a02:	df 93       	push	r29
    2a04:	cf 93       	push	r28
    2a06:	00 d0       	rcall	.+0      	; 0x2a08 <writeStringLength+0x6>
    2a08:	00 d0       	rcall	.+0      	; 0x2a0a <writeStringLength+0x8>
    2a0a:	cd b7       	in	r28, 0x3d	; 61
    2a0c:	de b7       	in	r29, 0x3e	; 62
    2a0e:	9a 83       	std	Y+2, r25	; 0x02
    2a10:	89 83       	std	Y+1, r24	; 0x01
    2a12:	6b 83       	std	Y+3, r22	; 0x03
    2a14:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2a16:	8c 81       	ldd	r24, Y+4	; 0x04
    2a18:	28 2f       	mov	r18, r24
    2a1a:	30 e0       	ldi	r19, 0x00	; 0
    2a1c:	89 81       	ldd	r24, Y+1	; 0x01
    2a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a20:	82 0f       	add	r24, r18
    2a22:	93 1f       	adc	r25, r19
    2a24:	9a 83       	std	Y+2, r25	; 0x02
    2a26:	89 83       	std	Y+1, r24	; 0x01
    2a28:	0e c0       	rjmp	.+28     	; 0x2a46 <writeStringLength+0x44>
		writeChar(*string++);
    2a2a:	e9 81       	ldd	r30, Y+1	; 0x01
    2a2c:	fa 81       	ldd	r31, Y+2	; 0x02
    2a2e:	20 81       	ld	r18, Z
    2a30:	89 81       	ldd	r24, Y+1	; 0x01
    2a32:	9a 81       	ldd	r25, Y+2	; 0x02
    2a34:	01 96       	adiw	r24, 0x01	; 1
    2a36:	9a 83       	std	Y+2, r25	; 0x02
    2a38:	89 83       	std	Y+1, r24	; 0x01
    2a3a:	82 2f       	mov	r24, r18
    2a3c:	0e 94 a5 14 	call	0x294a	; 0x294a <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2a40:	8b 81       	ldd	r24, Y+3	; 0x03
    2a42:	81 50       	subi	r24, 0x01	; 1
    2a44:	8b 83       	std	Y+3, r24	; 0x03
    2a46:	e9 81       	ldd	r30, Y+1	; 0x01
    2a48:	fa 81       	ldd	r31, Y+2	; 0x02
    2a4a:	80 81       	ld	r24, Z
    2a4c:	88 23       	and	r24, r24
    2a4e:	19 f0       	breq	.+6      	; 0x2a56 <writeStringLength+0x54>
    2a50:	8b 81       	ldd	r24, Y+3	; 0x03
    2a52:	88 23       	and	r24, r24
    2a54:	51 f7       	brne	.-44     	; 0x2a2a <writeStringLength+0x28>
		writeChar(*string++);
}
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	0f 90       	pop	r0
    2a5c:	0f 90       	pop	r0
    2a5e:	cf 91       	pop	r28
    2a60:	df 91       	pop	r29
    2a62:	08 95       	ret

00002a64 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2a64:	df 93       	push	r29
    2a66:	cf 93       	push	r28
    2a68:	cd b7       	in	r28, 0x3d	; 61
    2a6a:	de b7       	in	r29, 0x3e	; 62
    2a6c:	64 97       	sbiw	r28, 0x14	; 20
    2a6e:	0f b6       	in	r0, 0x3f	; 63
    2a70:	f8 94       	cli
    2a72:	de bf       	out	0x3e, r29	; 62
    2a74:	0f be       	out	0x3f, r0	; 63
    2a76:	cd bf       	out	0x3d, r28	; 61
    2a78:	9b 8b       	std	Y+19, r25	; 0x13
    2a7a:	8a 8b       	std	Y+18, r24	; 0x12
    2a7c:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2a7e:	8c 89       	ldd	r24, Y+20	; 0x14
    2a80:	48 2f       	mov	r20, r24
    2a82:	50 e0       	ldi	r21, 0x00	; 0
    2a84:	8a 89       	ldd	r24, Y+18	; 0x12
    2a86:	9b 89       	ldd	r25, Y+19	; 0x13
    2a88:	9e 01       	movw	r18, r28
    2a8a:	2f 5f       	subi	r18, 0xFF	; 255
    2a8c:	3f 4f       	sbci	r19, 0xFF	; 255
    2a8e:	b9 01       	movw	r22, r18
    2a90:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <itoa>
	writeString(&buffer[0]);
    2a94:	ce 01       	movw	r24, r28
    2a96:	01 96       	adiw	r24, 0x01	; 1
    2a98:	0e 94 bc 14 	call	0x2978	; 0x2978 <writeString>
}
    2a9c:	64 96       	adiw	r28, 0x14	; 20
    2a9e:	0f b6       	in	r0, 0x3f	; 63
    2aa0:	f8 94       	cli
    2aa2:	de bf       	out	0x3e, r29	; 62
    2aa4:	0f be       	out	0x3f, r0	; 63
    2aa6:	cd bf       	out	0x3d, r28	; 61
    2aa8:	cf 91       	pop	r28
    2aaa:	df 91       	pop	r29
    2aac:	08 95       	ret

00002aae <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2aae:	df 93       	push	r29
    2ab0:	cf 93       	push	r28
    2ab2:	cd b7       	in	r28, 0x3d	; 61
    2ab4:	de b7       	in	r29, 0x3e	; 62
    2ab6:	66 97       	sbiw	r28, 0x16	; 22
    2ab8:	0f b6       	in	r0, 0x3f	; 63
    2aba:	f8 94       	cli
    2abc:	de bf       	out	0x3e, r29	; 62
    2abe:	0f be       	out	0x3f, r0	; 63
    2ac0:	cd bf       	out	0x3d, r28	; 61
    2ac2:	9c 8b       	std	Y+20, r25	; 0x14
    2ac4:	8b 8b       	std	Y+19, r24	; 0x13
    2ac6:	6d 8b       	std	Y+21, r22	; 0x15
    2ac8:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2aca:	8d 89       	ldd	r24, Y+21	; 0x15
    2acc:	48 2f       	mov	r20, r24
    2ace:	50 e0       	ldi	r21, 0x00	; 0
    2ad0:	8b 89       	ldd	r24, Y+19	; 0x13
    2ad2:	9c 89       	ldd	r25, Y+20	; 0x14
    2ad4:	9e 01       	movw	r18, r28
    2ad6:	2e 5f       	subi	r18, 0xFE	; 254
    2ad8:	3f 4f       	sbci	r19, 0xFF	; 255
    2ada:	b9 01       	movw	r22, r18
    2adc:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <itoa>
	int8_t cnt = length - strlen(buffer);
    2ae0:	ce 01       	movw	r24, r28
    2ae2:	02 96       	adiw	r24, 0x02	; 2
    2ae4:	0e 94 69 1c 	call	0x38d2	; 0x38d2 <strlen>
    2ae8:	98 2f       	mov	r25, r24
    2aea:	8e 89       	ldd	r24, Y+22	; 0x16
    2aec:	89 1b       	sub	r24, r25
    2aee:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2af0:	89 81       	ldd	r24, Y+1	; 0x01
    2af2:	18 16       	cp	r1, r24
    2af4:	7c f4       	brge	.+30     	; 0x2b14 <writeIntegerLength+0x66>
    2af6:	06 c0       	rjmp	.+12     	; 0x2b04 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2af8:	89 81       	ldd	r24, Y+1	; 0x01
    2afa:	81 50       	subi	r24, 0x01	; 1
    2afc:	89 83       	std	Y+1, r24	; 0x01
    2afe:	80 e3       	ldi	r24, 0x30	; 48
    2b00:	0e 94 a5 14 	call	0x294a	; 0x294a <writeChar>
    2b04:	89 81       	ldd	r24, Y+1	; 0x01
    2b06:	18 16       	cp	r1, r24
    2b08:	bc f3       	brlt	.-18     	; 0x2af8 <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2b0a:	ce 01       	movw	r24, r28
    2b0c:	02 96       	adiw	r24, 0x02	; 2
    2b0e:	0e 94 bc 14 	call	0x2978	; 0x2978 <writeString>
    2b12:	09 c0       	rjmp	.+18     	; 0x2b26 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2b14:	89 81       	ldd	r24, Y+1	; 0x01
    2b16:	81 95       	neg	r24
    2b18:	28 2f       	mov	r18, r24
    2b1a:	ce 01       	movw	r24, r28
    2b1c:	02 96       	adiw	r24, 0x02	; 2
    2b1e:	6e 89       	ldd	r22, Y+22	; 0x16
    2b20:	42 2f       	mov	r20, r18
    2b22:	0e 94 01 15 	call	0x2a02	; 0x2a02 <writeStringLength>
}
    2b26:	66 96       	adiw	r28, 0x16	; 22
    2b28:	0f b6       	in	r0, 0x3f	; 63
    2b2a:	f8 94       	cli
    2b2c:	de bf       	out	0x3e, r29	; 62
    2b2e:	0f be       	out	0x3f, r0	; 63
    2b30:	cd bf       	out	0x3d, r28	; 61
    2b32:	cf 91       	pop	r28
    2b34:	df 91       	pop	r29
    2b36:	08 95       	ret

00002b38 <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2b38:	1f 92       	push	r1
    2b3a:	0f 92       	push	r0
    2b3c:	0f b6       	in	r0, 0x3f	; 63
    2b3e:	0f 92       	push	r0
    2b40:	11 24       	eor	r1, r1
    2b42:	2f 93       	push	r18
    2b44:	3f 93       	push	r19
    2b46:	8f 93       	push	r24
    2b48:	9f 93       	push	r25
    2b4a:	ef 93       	push	r30
    2b4c:	ff 93       	push	r31
    2b4e:	df 93       	push	r29
    2b50:	cf 93       	push	r28
    2b52:	cd b7       	in	r28, 0x3d	; 61
    2b54:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2b56:	80 91 8f 01 	lds	r24, 0x018F
    2b5a:	90 91 8e 01 	lds	r25, 0x018E
    2b5e:	89 1b       	sub	r24, r25
    2b60:	80 32       	cpi	r24, 0x20	; 32
    2b62:	e8 f4       	brcc	.+58     	; 0x2b9e <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2b64:	90 91 8d 01 	lds	r25, 0x018D
    2b68:	29 2f       	mov	r18, r25
    2b6a:	30 e0       	ldi	r19, 0x00	; 0
    2b6c:	ec e2       	ldi	r30, 0x2C	; 44
    2b6e:	f0 e0       	ldi	r31, 0x00	; 0
    2b70:	80 81       	ld	r24, Z
    2b72:	f9 01       	movw	r30, r18
    2b74:	ef 5b       	subi	r30, 0xBF	; 191
    2b76:	fd 4f       	sbci	r31, 0xFD	; 253
    2b78:	80 83       	st	Z, r24
    2b7a:	89 2f       	mov	r24, r25
    2b7c:	8f 5f       	subi	r24, 0xFF	; 255
    2b7e:	80 93 8d 01 	sts	0x018D, r24
		write_size++;
    2b82:	80 91 8f 01 	lds	r24, 0x018F
    2b86:	8f 5f       	subi	r24, 0xFF	; 255
    2b88:	80 93 8f 01 	sts	0x018F, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2b8c:	80 91 8d 01 	lds	r24, 0x018D
    2b90:	81 32       	cpi	r24, 0x21	; 33
    2b92:	10 f0       	brcs	.+4      	; 0x2b98 <__vector_13+0x60>
			write_pos = 0;
    2b94:	10 92 8d 01 	sts	0x018D, r1
		uart_status = UART_BUFFER_OK;
    2b98:	10 92 40 02 	sts	0x0240, r1
    2b9c:	08 c0       	rjmp	.+16     	; 0x2bae <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2b9e:	ec e2       	ldi	r30, 0x2C	; 44
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	80 81       	ld	r24, Z
    2ba4:	80 93 90 01 	sts	0x0190, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2ba8:	81 e0       	ldi	r24, 0x01	; 1
    2baa:	80 93 40 02 	sts	0x0240, r24
	}
}
    2bae:	cf 91       	pop	r28
    2bb0:	df 91       	pop	r29
    2bb2:	ff 91       	pop	r31
    2bb4:	ef 91       	pop	r30
    2bb6:	9f 91       	pop	r25
    2bb8:	8f 91       	pop	r24
    2bba:	3f 91       	pop	r19
    2bbc:	2f 91       	pop	r18
    2bbe:	0f 90       	pop	r0
    2bc0:	0f be       	out	0x3f, r0	; 63
    2bc2:	0f 90       	pop	r0
    2bc4:	1f 90       	pop	r1
    2bc6:	18 95       	reti

00002bc8 <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2bc8:	df 93       	push	r29
    2bca:	cf 93       	push	r28
    2bcc:	0f 92       	push	r0
    2bce:	cd b7       	in	r28, 0x3d	; 61
    2bd0:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2bd2:	10 92 40 02 	sts	0x0240, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2bd6:	90 91 8f 01 	lds	r25, 0x018F
    2bda:	80 91 8e 01 	lds	r24, 0x018E
    2bde:	98 17       	cp	r25, r24
    2be0:	c9 f0       	breq	.+50     	; 0x2c14 <readChar+0x4c>
		read_size++;
    2be2:	80 91 8e 01 	lds	r24, 0x018E
    2be6:	8f 5f       	subi	r24, 0xFF	; 255
    2be8:	80 93 8e 01 	sts	0x018E, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2bec:	80 91 8c 01 	lds	r24, 0x018C
    2bf0:	81 32       	cpi	r24, 0x21	; 33
    2bf2:	10 f0       	brcs	.+4      	; 0x2bf8 <readChar+0x30>
			read_pos = 0;
    2bf4:	10 92 8c 01 	sts	0x018C, r1
		return uart_receive_buffer[read_pos++];
    2bf8:	20 91 8c 01 	lds	r18, 0x018C
    2bfc:	82 2f       	mov	r24, r18
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	fc 01       	movw	r30, r24
    2c02:	ef 5b       	subi	r30, 0xBF	; 191
    2c04:	fd 4f       	sbci	r31, 0xFD	; 253
    2c06:	80 81       	ld	r24, Z
    2c08:	89 83       	std	Y+1, r24	; 0x01
    2c0a:	82 2f       	mov	r24, r18
    2c0c:	8f 5f       	subi	r24, 0xFF	; 255
    2c0e:	80 93 8c 01 	sts	0x018C, r24
    2c12:	01 c0       	rjmp	.+2      	; 0x2c16 <readChar+0x4e>
	}
	return 0;
    2c14:	19 82       	std	Y+1, r1	; 0x01
    2c16:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c18:	0f 90       	pop	r0
    2c1a:	cf 91       	pop	r28
    2c1c:	df 91       	pop	r29
    2c1e:	08 95       	ret

00002c20 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2c20:	df 93       	push	r29
    2c22:	cf 93       	push	r28
    2c24:	00 d0       	rcall	.+0      	; 0x2c26 <readChars+0x6>
    2c26:	00 d0       	rcall	.+0      	; 0x2c28 <readChars+0x8>
    2c28:	cd b7       	in	r28, 0x3d	; 61
    2c2a:	de b7       	in	r29, 0x3e	; 62
    2c2c:	9b 83       	std	Y+3, r25	; 0x03
    2c2e:	8a 83       	std	Y+2, r24	; 0x02
    2c30:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2c32:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2c34:	10 92 40 02 	sts	0x0240, r1
    2c38:	23 c0       	rjmp	.+70     	; 0x2c80 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2c3a:	80 91 8e 01 	lds	r24, 0x018E
    2c3e:	8f 5f       	subi	r24, 0xFF	; 255
    2c40:	80 93 8e 01 	sts	0x018E, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2c44:	89 81       	ldd	r24, Y+1	; 0x01
    2c46:	28 2f       	mov	r18, r24
    2c48:	30 e0       	ldi	r19, 0x00	; 0
    2c4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c4c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c4e:	dc 01       	movw	r26, r24
    2c50:	a2 0f       	add	r26, r18
    2c52:	b3 1f       	adc	r27, r19
    2c54:	20 91 8c 01 	lds	r18, 0x018C
    2c58:	82 2f       	mov	r24, r18
    2c5a:	90 e0       	ldi	r25, 0x00	; 0
    2c5c:	fc 01       	movw	r30, r24
    2c5e:	ef 5b       	subi	r30, 0xBF	; 191
    2c60:	fd 4f       	sbci	r31, 0xFD	; 253
    2c62:	80 81       	ld	r24, Z
    2c64:	8c 93       	st	X, r24
    2c66:	89 81       	ldd	r24, Y+1	; 0x01
    2c68:	8f 5f       	subi	r24, 0xFF	; 255
    2c6a:	89 83       	std	Y+1, r24	; 0x01
    2c6c:	82 2f       	mov	r24, r18
    2c6e:	8f 5f       	subi	r24, 0xFF	; 255
    2c70:	80 93 8c 01 	sts	0x018C, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2c74:	80 91 8c 01 	lds	r24, 0x018C
    2c78:	81 32       	cpi	r24, 0x21	; 33
    2c7a:	10 f0       	brcs	.+4      	; 0x2c80 <readChars+0x60>
         read_pos = 0;
    2c7c:	10 92 8c 01 	sts	0x018C, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2c80:	90 91 8f 01 	lds	r25, 0x018F
    2c84:	80 91 8e 01 	lds	r24, 0x018E
    2c88:	98 17       	cp	r25, r24
    2c8a:	21 f0       	breq	.+8      	; 0x2c94 <readChars+0x74>
    2c8c:	99 81       	ldd	r25, Y+1	; 0x01
    2c8e:	8c 81       	ldd	r24, Y+4	; 0x04
    2c90:	98 17       	cp	r25, r24
    2c92:	98 f2       	brcs	.-90     	; 0x2c3a <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2c94:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2c96:	0f 90       	pop	r0
    2c98:	0f 90       	pop	r0
    2c9a:	0f 90       	pop	r0
    2c9c:	0f 90       	pop	r0
    2c9e:	cf 91       	pop	r28
    2ca0:	df 91       	pop	r29
    2ca2:	08 95       	ret

00002ca4 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2ca4:	df 93       	push	r29
    2ca6:	cf 93       	push	r28
    2ca8:	cd b7       	in	r28, 0x3d	; 61
    2caa:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2cac:	90 91 8f 01 	lds	r25, 0x018F
    2cb0:	80 91 8e 01 	lds	r24, 0x018E
    2cb4:	29 2f       	mov	r18, r25
    2cb6:	28 1b       	sub	r18, r24
    2cb8:	82 2f       	mov	r24, r18
}
    2cba:	cf 91       	pop	r28
    2cbc:	df 91       	pop	r29
    2cbe:	08 95       	ret

00002cc0 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2cc0:	df 93       	push	r29
    2cc2:	cf 93       	push	r28
    2cc4:	cd b7       	in	r28, 0x3d	; 61
    2cc6:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2cc8:	aa e2       	ldi	r26, 0x2A	; 42
    2cca:	b0 e0       	ldi	r27, 0x00	; 0
    2ccc:	ea e2       	ldi	r30, 0x2A	; 42
    2cce:	f0 e0       	ldi	r31, 0x00	; 0
    2cd0:	80 81       	ld	r24, Z
    2cd2:	8f 77       	andi	r24, 0x7F	; 127
    2cd4:	8c 93       	st	X, r24
	dummy = UDR;
    2cd6:	ec e2       	ldi	r30, 0x2C	; 44
    2cd8:	f0 e0       	ldi	r31, 0x00	; 0
    2cda:	80 81       	ld	r24, Z
    2cdc:	80 93 91 01 	sts	0x0191, r24
	read_pos = 0;
    2ce0:	10 92 8c 01 	sts	0x018C, r1
	write_pos = 0; 
    2ce4:	10 92 8d 01 	sts	0x018D, r1
	read_size = 0;
    2ce8:	10 92 8e 01 	sts	0x018E, r1
	write_size = 0;
    2cec:	10 92 8f 01 	sts	0x018F, r1
	uart_status = UART_BUFFER_OK;
    2cf0:	10 92 40 02 	sts	0x0240, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2cf4:	aa e2       	ldi	r26, 0x2A	; 42
    2cf6:	b0 e0       	ldi	r27, 0x00	; 0
    2cf8:	ea e2       	ldi	r30, 0x2A	; 42
    2cfa:	f0 e0       	ldi	r31, 0x00	; 0
    2cfc:	80 81       	ld	r24, Z
    2cfe:	80 68       	ori	r24, 0x80	; 128
    2d00:	8c 93       	st	X, r24
}
    2d02:	cf 91       	pop	r28
    2d04:	df 91       	pop	r29
    2d06:	08 95       	ret

00002d08 <__fixunssfsi>:
    2d08:	ef 92       	push	r14
    2d0a:	ff 92       	push	r15
    2d0c:	0f 93       	push	r16
    2d0e:	1f 93       	push	r17
    2d10:	7b 01       	movw	r14, r22
    2d12:	8c 01       	movw	r16, r24
    2d14:	20 e0       	ldi	r18, 0x00	; 0
    2d16:	30 e0       	ldi	r19, 0x00	; 0
    2d18:	40 e0       	ldi	r20, 0x00	; 0
    2d1a:	5f e4       	ldi	r21, 0x4F	; 79
    2d1c:	0e 94 06 19 	call	0x320c	; 0x320c <__gesf2>
    2d20:	88 23       	and	r24, r24
    2d22:	8c f0       	brlt	.+34     	; 0x2d46 <__fixunssfsi+0x3e>
    2d24:	c8 01       	movw	r24, r16
    2d26:	b7 01       	movw	r22, r14
    2d28:	20 e0       	ldi	r18, 0x00	; 0
    2d2a:	30 e0       	ldi	r19, 0x00	; 0
    2d2c:	40 e0       	ldi	r20, 0x00	; 0
    2d2e:	5f e4       	ldi	r21, 0x4F	; 79
    2d30:	0e 94 fc 17 	call	0x2ff8	; 0x2ff8 <__subsf3>
    2d34:	0e 94 94 19 	call	0x3328	; 0x3328 <__fixsfsi>
    2d38:	9b 01       	movw	r18, r22
    2d3a:	ac 01       	movw	r20, r24
    2d3c:	20 50       	subi	r18, 0x00	; 0
    2d3e:	30 40       	sbci	r19, 0x00	; 0
    2d40:	40 40       	sbci	r20, 0x00	; 0
    2d42:	50 48       	sbci	r21, 0x80	; 128
    2d44:	06 c0       	rjmp	.+12     	; 0x2d52 <__fixunssfsi+0x4a>
    2d46:	c8 01       	movw	r24, r16
    2d48:	b7 01       	movw	r22, r14
    2d4a:	0e 94 94 19 	call	0x3328	; 0x3328 <__fixsfsi>
    2d4e:	9b 01       	movw	r18, r22
    2d50:	ac 01       	movw	r20, r24
    2d52:	b9 01       	movw	r22, r18
    2d54:	ca 01       	movw	r24, r20
    2d56:	1f 91       	pop	r17
    2d58:	0f 91       	pop	r16
    2d5a:	ff 90       	pop	r15
    2d5c:	ef 90       	pop	r14
    2d5e:	08 95       	ret

00002d60 <_fpadd_parts>:
    2d60:	a0 e0       	ldi	r26, 0x00	; 0
    2d62:	b0 e0       	ldi	r27, 0x00	; 0
    2d64:	e6 eb       	ldi	r30, 0xB6	; 182
    2d66:	f6 e1       	ldi	r31, 0x16	; 22
    2d68:	0c 94 32 1c 	jmp	0x3864	; 0x3864 <__prologue_saves__>
    2d6c:	dc 01       	movw	r26, r24
    2d6e:	2b 01       	movw	r4, r22
    2d70:	fa 01       	movw	r30, r20
    2d72:	9c 91       	ld	r25, X
    2d74:	92 30       	cpi	r25, 0x02	; 2
    2d76:	08 f4       	brcc	.+2      	; 0x2d7a <_fpadd_parts+0x1a>
    2d78:	39 c1       	rjmp	.+626    	; 0x2fec <_fpadd_parts+0x28c>
    2d7a:	eb 01       	movw	r28, r22
    2d7c:	88 81       	ld	r24, Y
    2d7e:	82 30       	cpi	r24, 0x02	; 2
    2d80:	08 f4       	brcc	.+2      	; 0x2d84 <_fpadd_parts+0x24>
    2d82:	33 c1       	rjmp	.+614    	; 0x2fea <_fpadd_parts+0x28a>
    2d84:	94 30       	cpi	r25, 0x04	; 4
    2d86:	69 f4       	brne	.+26     	; 0x2da2 <_fpadd_parts+0x42>
    2d88:	84 30       	cpi	r24, 0x04	; 4
    2d8a:	09 f0       	breq	.+2      	; 0x2d8e <_fpadd_parts+0x2e>
    2d8c:	2f c1       	rjmp	.+606    	; 0x2fec <_fpadd_parts+0x28c>
    2d8e:	11 96       	adiw	r26, 0x01	; 1
    2d90:	9c 91       	ld	r25, X
    2d92:	11 97       	sbiw	r26, 0x01	; 1
    2d94:	89 81       	ldd	r24, Y+1	; 0x01
    2d96:	98 17       	cp	r25, r24
    2d98:	09 f4       	brne	.+2      	; 0x2d9c <_fpadd_parts+0x3c>
    2d9a:	28 c1       	rjmp	.+592    	; 0x2fec <_fpadd_parts+0x28c>
    2d9c:	ab e6       	ldi	r26, 0x6B	; 107
    2d9e:	b0 e0       	ldi	r27, 0x00	; 0
    2da0:	25 c1       	rjmp	.+586    	; 0x2fec <_fpadd_parts+0x28c>
    2da2:	84 30       	cpi	r24, 0x04	; 4
    2da4:	09 f4       	brne	.+2      	; 0x2da8 <_fpadd_parts+0x48>
    2da6:	21 c1       	rjmp	.+578    	; 0x2fea <_fpadd_parts+0x28a>
    2da8:	82 30       	cpi	r24, 0x02	; 2
    2daa:	a9 f4       	brne	.+42     	; 0x2dd6 <_fpadd_parts+0x76>
    2dac:	92 30       	cpi	r25, 0x02	; 2
    2dae:	09 f0       	breq	.+2      	; 0x2db2 <_fpadd_parts+0x52>
    2db0:	1d c1       	rjmp	.+570    	; 0x2fec <_fpadd_parts+0x28c>
    2db2:	9a 01       	movw	r18, r20
    2db4:	ad 01       	movw	r20, r26
    2db6:	88 e0       	ldi	r24, 0x08	; 8
    2db8:	ea 01       	movw	r28, r20
    2dba:	09 90       	ld	r0, Y+
    2dbc:	ae 01       	movw	r20, r28
    2dbe:	e9 01       	movw	r28, r18
    2dc0:	09 92       	st	Y+, r0
    2dc2:	9e 01       	movw	r18, r28
    2dc4:	81 50       	subi	r24, 0x01	; 1
    2dc6:	c1 f7       	brne	.-16     	; 0x2db8 <_fpadd_parts+0x58>
    2dc8:	e2 01       	movw	r28, r4
    2dca:	89 81       	ldd	r24, Y+1	; 0x01
    2dcc:	11 96       	adiw	r26, 0x01	; 1
    2dce:	9c 91       	ld	r25, X
    2dd0:	89 23       	and	r24, r25
    2dd2:	81 83       	std	Z+1, r24	; 0x01
    2dd4:	08 c1       	rjmp	.+528    	; 0x2fe6 <_fpadd_parts+0x286>
    2dd6:	92 30       	cpi	r25, 0x02	; 2
    2dd8:	09 f4       	brne	.+2      	; 0x2ddc <_fpadd_parts+0x7c>
    2dda:	07 c1       	rjmp	.+526    	; 0x2fea <_fpadd_parts+0x28a>
    2ddc:	12 96       	adiw	r26, 0x02	; 2
    2dde:	2d 90       	ld	r2, X+
    2de0:	3c 90       	ld	r3, X
    2de2:	13 97       	sbiw	r26, 0x03	; 3
    2de4:	eb 01       	movw	r28, r22
    2de6:	8a 81       	ldd	r24, Y+2	; 0x02
    2de8:	9b 81       	ldd	r25, Y+3	; 0x03
    2dea:	14 96       	adiw	r26, 0x04	; 4
    2dec:	ad 90       	ld	r10, X+
    2dee:	bd 90       	ld	r11, X+
    2df0:	cd 90       	ld	r12, X+
    2df2:	dc 90       	ld	r13, X
    2df4:	17 97       	sbiw	r26, 0x07	; 7
    2df6:	ec 80       	ldd	r14, Y+4	; 0x04
    2df8:	fd 80       	ldd	r15, Y+5	; 0x05
    2dfa:	0e 81       	ldd	r16, Y+6	; 0x06
    2dfc:	1f 81       	ldd	r17, Y+7	; 0x07
    2dfe:	91 01       	movw	r18, r2
    2e00:	28 1b       	sub	r18, r24
    2e02:	39 0b       	sbc	r19, r25
    2e04:	b9 01       	movw	r22, r18
    2e06:	37 ff       	sbrs	r19, 7
    2e08:	04 c0       	rjmp	.+8      	; 0x2e12 <_fpadd_parts+0xb2>
    2e0a:	66 27       	eor	r22, r22
    2e0c:	77 27       	eor	r23, r23
    2e0e:	62 1b       	sub	r22, r18
    2e10:	73 0b       	sbc	r23, r19
    2e12:	60 32       	cpi	r22, 0x20	; 32
    2e14:	71 05       	cpc	r23, r1
    2e16:	0c f0       	brlt	.+2      	; 0x2e1a <_fpadd_parts+0xba>
    2e18:	61 c0       	rjmp	.+194    	; 0x2edc <_fpadd_parts+0x17c>
    2e1a:	12 16       	cp	r1, r18
    2e1c:	13 06       	cpc	r1, r19
    2e1e:	6c f5       	brge	.+90     	; 0x2e7a <_fpadd_parts+0x11a>
    2e20:	37 01       	movw	r6, r14
    2e22:	48 01       	movw	r8, r16
    2e24:	06 2e       	mov	r0, r22
    2e26:	04 c0       	rjmp	.+8      	; 0x2e30 <_fpadd_parts+0xd0>
    2e28:	96 94       	lsr	r9
    2e2a:	87 94       	ror	r8
    2e2c:	77 94       	ror	r7
    2e2e:	67 94       	ror	r6
    2e30:	0a 94       	dec	r0
    2e32:	d2 f7       	brpl	.-12     	; 0x2e28 <_fpadd_parts+0xc8>
    2e34:	21 e0       	ldi	r18, 0x01	; 1
    2e36:	30 e0       	ldi	r19, 0x00	; 0
    2e38:	40 e0       	ldi	r20, 0x00	; 0
    2e3a:	50 e0       	ldi	r21, 0x00	; 0
    2e3c:	04 c0       	rjmp	.+8      	; 0x2e46 <_fpadd_parts+0xe6>
    2e3e:	22 0f       	add	r18, r18
    2e40:	33 1f       	adc	r19, r19
    2e42:	44 1f       	adc	r20, r20
    2e44:	55 1f       	adc	r21, r21
    2e46:	6a 95       	dec	r22
    2e48:	d2 f7       	brpl	.-12     	; 0x2e3e <_fpadd_parts+0xde>
    2e4a:	21 50       	subi	r18, 0x01	; 1
    2e4c:	30 40       	sbci	r19, 0x00	; 0
    2e4e:	40 40       	sbci	r20, 0x00	; 0
    2e50:	50 40       	sbci	r21, 0x00	; 0
    2e52:	2e 21       	and	r18, r14
    2e54:	3f 21       	and	r19, r15
    2e56:	40 23       	and	r20, r16
    2e58:	51 23       	and	r21, r17
    2e5a:	21 15       	cp	r18, r1
    2e5c:	31 05       	cpc	r19, r1
    2e5e:	41 05       	cpc	r20, r1
    2e60:	51 05       	cpc	r21, r1
    2e62:	21 f0       	breq	.+8      	; 0x2e6c <_fpadd_parts+0x10c>
    2e64:	21 e0       	ldi	r18, 0x01	; 1
    2e66:	30 e0       	ldi	r19, 0x00	; 0
    2e68:	40 e0       	ldi	r20, 0x00	; 0
    2e6a:	50 e0       	ldi	r21, 0x00	; 0
    2e6c:	79 01       	movw	r14, r18
    2e6e:	8a 01       	movw	r16, r20
    2e70:	e6 28       	or	r14, r6
    2e72:	f7 28       	or	r15, r7
    2e74:	08 29       	or	r16, r8
    2e76:	19 29       	or	r17, r9
    2e78:	3c c0       	rjmp	.+120    	; 0x2ef2 <_fpadd_parts+0x192>
    2e7a:	23 2b       	or	r18, r19
    2e7c:	d1 f1       	breq	.+116    	; 0x2ef2 <_fpadd_parts+0x192>
    2e7e:	26 0e       	add	r2, r22
    2e80:	37 1e       	adc	r3, r23
    2e82:	35 01       	movw	r6, r10
    2e84:	46 01       	movw	r8, r12
    2e86:	06 2e       	mov	r0, r22
    2e88:	04 c0       	rjmp	.+8      	; 0x2e92 <_fpadd_parts+0x132>
    2e8a:	96 94       	lsr	r9
    2e8c:	87 94       	ror	r8
    2e8e:	77 94       	ror	r7
    2e90:	67 94       	ror	r6
    2e92:	0a 94       	dec	r0
    2e94:	d2 f7       	brpl	.-12     	; 0x2e8a <_fpadd_parts+0x12a>
    2e96:	21 e0       	ldi	r18, 0x01	; 1
    2e98:	30 e0       	ldi	r19, 0x00	; 0
    2e9a:	40 e0       	ldi	r20, 0x00	; 0
    2e9c:	50 e0       	ldi	r21, 0x00	; 0
    2e9e:	04 c0       	rjmp	.+8      	; 0x2ea8 <_fpadd_parts+0x148>
    2ea0:	22 0f       	add	r18, r18
    2ea2:	33 1f       	adc	r19, r19
    2ea4:	44 1f       	adc	r20, r20
    2ea6:	55 1f       	adc	r21, r21
    2ea8:	6a 95       	dec	r22
    2eaa:	d2 f7       	brpl	.-12     	; 0x2ea0 <_fpadd_parts+0x140>
    2eac:	21 50       	subi	r18, 0x01	; 1
    2eae:	30 40       	sbci	r19, 0x00	; 0
    2eb0:	40 40       	sbci	r20, 0x00	; 0
    2eb2:	50 40       	sbci	r21, 0x00	; 0
    2eb4:	2a 21       	and	r18, r10
    2eb6:	3b 21       	and	r19, r11
    2eb8:	4c 21       	and	r20, r12
    2eba:	5d 21       	and	r21, r13
    2ebc:	21 15       	cp	r18, r1
    2ebe:	31 05       	cpc	r19, r1
    2ec0:	41 05       	cpc	r20, r1
    2ec2:	51 05       	cpc	r21, r1
    2ec4:	21 f0       	breq	.+8      	; 0x2ece <_fpadd_parts+0x16e>
    2ec6:	21 e0       	ldi	r18, 0x01	; 1
    2ec8:	30 e0       	ldi	r19, 0x00	; 0
    2eca:	40 e0       	ldi	r20, 0x00	; 0
    2ecc:	50 e0       	ldi	r21, 0x00	; 0
    2ece:	59 01       	movw	r10, r18
    2ed0:	6a 01       	movw	r12, r20
    2ed2:	a6 28       	or	r10, r6
    2ed4:	b7 28       	or	r11, r7
    2ed6:	c8 28       	or	r12, r8
    2ed8:	d9 28       	or	r13, r9
    2eda:	0b c0       	rjmp	.+22     	; 0x2ef2 <_fpadd_parts+0x192>
    2edc:	82 15       	cp	r24, r2
    2ede:	93 05       	cpc	r25, r3
    2ee0:	2c f0       	brlt	.+10     	; 0x2eec <_fpadd_parts+0x18c>
    2ee2:	1c 01       	movw	r2, r24
    2ee4:	aa 24       	eor	r10, r10
    2ee6:	bb 24       	eor	r11, r11
    2ee8:	65 01       	movw	r12, r10
    2eea:	03 c0       	rjmp	.+6      	; 0x2ef2 <_fpadd_parts+0x192>
    2eec:	ee 24       	eor	r14, r14
    2eee:	ff 24       	eor	r15, r15
    2ef0:	87 01       	movw	r16, r14
    2ef2:	11 96       	adiw	r26, 0x01	; 1
    2ef4:	9c 91       	ld	r25, X
    2ef6:	d2 01       	movw	r26, r4
    2ef8:	11 96       	adiw	r26, 0x01	; 1
    2efa:	8c 91       	ld	r24, X
    2efc:	98 17       	cp	r25, r24
    2efe:	09 f4       	brne	.+2      	; 0x2f02 <_fpadd_parts+0x1a2>
    2f00:	45 c0       	rjmp	.+138    	; 0x2f8c <_fpadd_parts+0x22c>
    2f02:	99 23       	and	r25, r25
    2f04:	39 f0       	breq	.+14     	; 0x2f14 <_fpadd_parts+0x1b4>
    2f06:	a8 01       	movw	r20, r16
    2f08:	97 01       	movw	r18, r14
    2f0a:	2a 19       	sub	r18, r10
    2f0c:	3b 09       	sbc	r19, r11
    2f0e:	4c 09       	sbc	r20, r12
    2f10:	5d 09       	sbc	r21, r13
    2f12:	06 c0       	rjmp	.+12     	; 0x2f20 <_fpadd_parts+0x1c0>
    2f14:	a6 01       	movw	r20, r12
    2f16:	95 01       	movw	r18, r10
    2f18:	2e 19       	sub	r18, r14
    2f1a:	3f 09       	sbc	r19, r15
    2f1c:	40 0b       	sbc	r20, r16
    2f1e:	51 0b       	sbc	r21, r17
    2f20:	57 fd       	sbrc	r21, 7
    2f22:	08 c0       	rjmp	.+16     	; 0x2f34 <_fpadd_parts+0x1d4>
    2f24:	11 82       	std	Z+1, r1	; 0x01
    2f26:	33 82       	std	Z+3, r3	; 0x03
    2f28:	22 82       	std	Z+2, r2	; 0x02
    2f2a:	24 83       	std	Z+4, r18	; 0x04
    2f2c:	35 83       	std	Z+5, r19	; 0x05
    2f2e:	46 83       	std	Z+6, r20	; 0x06
    2f30:	57 83       	std	Z+7, r21	; 0x07
    2f32:	1d c0       	rjmp	.+58     	; 0x2f6e <_fpadd_parts+0x20e>
    2f34:	81 e0       	ldi	r24, 0x01	; 1
    2f36:	81 83       	std	Z+1, r24	; 0x01
    2f38:	33 82       	std	Z+3, r3	; 0x03
    2f3a:	22 82       	std	Z+2, r2	; 0x02
    2f3c:	88 27       	eor	r24, r24
    2f3e:	99 27       	eor	r25, r25
    2f40:	dc 01       	movw	r26, r24
    2f42:	82 1b       	sub	r24, r18
    2f44:	93 0b       	sbc	r25, r19
    2f46:	a4 0b       	sbc	r26, r20
    2f48:	b5 0b       	sbc	r27, r21
    2f4a:	84 83       	std	Z+4, r24	; 0x04
    2f4c:	95 83       	std	Z+5, r25	; 0x05
    2f4e:	a6 83       	std	Z+6, r26	; 0x06
    2f50:	b7 83       	std	Z+7, r27	; 0x07
    2f52:	0d c0       	rjmp	.+26     	; 0x2f6e <_fpadd_parts+0x20e>
    2f54:	22 0f       	add	r18, r18
    2f56:	33 1f       	adc	r19, r19
    2f58:	44 1f       	adc	r20, r20
    2f5a:	55 1f       	adc	r21, r21
    2f5c:	24 83       	std	Z+4, r18	; 0x04
    2f5e:	35 83       	std	Z+5, r19	; 0x05
    2f60:	46 83       	std	Z+6, r20	; 0x06
    2f62:	57 83       	std	Z+7, r21	; 0x07
    2f64:	82 81       	ldd	r24, Z+2	; 0x02
    2f66:	93 81       	ldd	r25, Z+3	; 0x03
    2f68:	01 97       	sbiw	r24, 0x01	; 1
    2f6a:	93 83       	std	Z+3, r25	; 0x03
    2f6c:	82 83       	std	Z+2, r24	; 0x02
    2f6e:	24 81       	ldd	r18, Z+4	; 0x04
    2f70:	35 81       	ldd	r19, Z+5	; 0x05
    2f72:	46 81       	ldd	r20, Z+6	; 0x06
    2f74:	57 81       	ldd	r21, Z+7	; 0x07
    2f76:	da 01       	movw	r26, r20
    2f78:	c9 01       	movw	r24, r18
    2f7a:	01 97       	sbiw	r24, 0x01	; 1
    2f7c:	a1 09       	sbc	r26, r1
    2f7e:	b1 09       	sbc	r27, r1
    2f80:	8f 5f       	subi	r24, 0xFF	; 255
    2f82:	9f 4f       	sbci	r25, 0xFF	; 255
    2f84:	af 4f       	sbci	r26, 0xFF	; 255
    2f86:	bf 43       	sbci	r27, 0x3F	; 63
    2f88:	28 f3       	brcs	.-54     	; 0x2f54 <_fpadd_parts+0x1f4>
    2f8a:	0b c0       	rjmp	.+22     	; 0x2fa2 <_fpadd_parts+0x242>
    2f8c:	91 83       	std	Z+1, r25	; 0x01
    2f8e:	33 82       	std	Z+3, r3	; 0x03
    2f90:	22 82       	std	Z+2, r2	; 0x02
    2f92:	ea 0c       	add	r14, r10
    2f94:	fb 1c       	adc	r15, r11
    2f96:	0c 1d       	adc	r16, r12
    2f98:	1d 1d       	adc	r17, r13
    2f9a:	e4 82       	std	Z+4, r14	; 0x04
    2f9c:	f5 82       	std	Z+5, r15	; 0x05
    2f9e:	06 83       	std	Z+6, r16	; 0x06
    2fa0:	17 83       	std	Z+7, r17	; 0x07
    2fa2:	83 e0       	ldi	r24, 0x03	; 3
    2fa4:	80 83       	st	Z, r24
    2fa6:	24 81       	ldd	r18, Z+4	; 0x04
    2fa8:	35 81       	ldd	r19, Z+5	; 0x05
    2faa:	46 81       	ldd	r20, Z+6	; 0x06
    2fac:	57 81       	ldd	r21, Z+7	; 0x07
    2fae:	57 ff       	sbrs	r21, 7
    2fb0:	1a c0       	rjmp	.+52     	; 0x2fe6 <_fpadd_parts+0x286>
    2fb2:	c9 01       	movw	r24, r18
    2fb4:	aa 27       	eor	r26, r26
    2fb6:	97 fd       	sbrc	r25, 7
    2fb8:	a0 95       	com	r26
    2fba:	ba 2f       	mov	r27, r26
    2fbc:	81 70       	andi	r24, 0x01	; 1
    2fbe:	90 70       	andi	r25, 0x00	; 0
    2fc0:	a0 70       	andi	r26, 0x00	; 0
    2fc2:	b0 70       	andi	r27, 0x00	; 0
    2fc4:	56 95       	lsr	r21
    2fc6:	47 95       	ror	r20
    2fc8:	37 95       	ror	r19
    2fca:	27 95       	ror	r18
    2fcc:	82 2b       	or	r24, r18
    2fce:	93 2b       	or	r25, r19
    2fd0:	a4 2b       	or	r26, r20
    2fd2:	b5 2b       	or	r27, r21
    2fd4:	84 83       	std	Z+4, r24	; 0x04
    2fd6:	95 83       	std	Z+5, r25	; 0x05
    2fd8:	a6 83       	std	Z+6, r26	; 0x06
    2fda:	b7 83       	std	Z+7, r27	; 0x07
    2fdc:	82 81       	ldd	r24, Z+2	; 0x02
    2fde:	93 81       	ldd	r25, Z+3	; 0x03
    2fe0:	01 96       	adiw	r24, 0x01	; 1
    2fe2:	93 83       	std	Z+3, r25	; 0x03
    2fe4:	82 83       	std	Z+2, r24	; 0x02
    2fe6:	df 01       	movw	r26, r30
    2fe8:	01 c0       	rjmp	.+2      	; 0x2fec <_fpadd_parts+0x28c>
    2fea:	d2 01       	movw	r26, r4
    2fec:	cd 01       	movw	r24, r26
    2fee:	cd b7       	in	r28, 0x3d	; 61
    2ff0:	de b7       	in	r29, 0x3e	; 62
    2ff2:	e2 e1       	ldi	r30, 0x12	; 18
    2ff4:	0c 94 4e 1c 	jmp	0x389c	; 0x389c <__epilogue_restores__>

00002ff8 <__subsf3>:
    2ff8:	a0 e2       	ldi	r26, 0x20	; 32
    2ffa:	b0 e0       	ldi	r27, 0x00	; 0
    2ffc:	e2 e0       	ldi	r30, 0x02	; 2
    2ffe:	f8 e1       	ldi	r31, 0x18	; 24
    3000:	0c 94 3e 1c 	jmp	0x387c	; 0x387c <__prologue_saves__+0x18>
    3004:	69 83       	std	Y+1, r22	; 0x01
    3006:	7a 83       	std	Y+2, r23	; 0x02
    3008:	8b 83       	std	Y+3, r24	; 0x03
    300a:	9c 83       	std	Y+4, r25	; 0x04
    300c:	2d 83       	std	Y+5, r18	; 0x05
    300e:	3e 83       	std	Y+6, r19	; 0x06
    3010:	4f 83       	std	Y+7, r20	; 0x07
    3012:	58 87       	std	Y+8, r21	; 0x08
    3014:	e9 e0       	ldi	r30, 0x09	; 9
    3016:	ee 2e       	mov	r14, r30
    3018:	f1 2c       	mov	r15, r1
    301a:	ec 0e       	add	r14, r28
    301c:	fd 1e       	adc	r15, r29
    301e:	ce 01       	movw	r24, r28
    3020:	01 96       	adiw	r24, 0x01	; 1
    3022:	b7 01       	movw	r22, r14
    3024:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    3028:	8e 01       	movw	r16, r28
    302a:	0f 5e       	subi	r16, 0xEF	; 239
    302c:	1f 4f       	sbci	r17, 0xFF	; 255
    302e:	ce 01       	movw	r24, r28
    3030:	05 96       	adiw	r24, 0x05	; 5
    3032:	b8 01       	movw	r22, r16
    3034:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    3038:	8a 89       	ldd	r24, Y+18	; 0x12
    303a:	91 e0       	ldi	r25, 0x01	; 1
    303c:	89 27       	eor	r24, r25
    303e:	8a 8b       	std	Y+18, r24	; 0x12
    3040:	c7 01       	movw	r24, r14
    3042:	b8 01       	movw	r22, r16
    3044:	ae 01       	movw	r20, r28
    3046:	47 5e       	subi	r20, 0xE7	; 231
    3048:	5f 4f       	sbci	r21, 0xFF	; 255
    304a:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <_fpadd_parts>
    304e:	0e 94 37 1a 	call	0x346e	; 0x346e <__pack_f>
    3052:	a0 96       	adiw	r28, 0x20	; 32
    3054:	e6 e0       	ldi	r30, 0x06	; 6
    3056:	0c 94 5a 1c 	jmp	0x38b4	; 0x38b4 <__epilogue_restores__+0x18>

0000305a <__addsf3>:
    305a:	a0 e2       	ldi	r26, 0x20	; 32
    305c:	b0 e0       	ldi	r27, 0x00	; 0
    305e:	e3 e3       	ldi	r30, 0x33	; 51
    3060:	f8 e1       	ldi	r31, 0x18	; 24
    3062:	0c 94 3e 1c 	jmp	0x387c	; 0x387c <__prologue_saves__+0x18>
    3066:	69 83       	std	Y+1, r22	; 0x01
    3068:	7a 83       	std	Y+2, r23	; 0x02
    306a:	8b 83       	std	Y+3, r24	; 0x03
    306c:	9c 83       	std	Y+4, r25	; 0x04
    306e:	2d 83       	std	Y+5, r18	; 0x05
    3070:	3e 83       	std	Y+6, r19	; 0x06
    3072:	4f 83       	std	Y+7, r20	; 0x07
    3074:	58 87       	std	Y+8, r21	; 0x08
    3076:	f9 e0       	ldi	r31, 0x09	; 9
    3078:	ef 2e       	mov	r14, r31
    307a:	f1 2c       	mov	r15, r1
    307c:	ec 0e       	add	r14, r28
    307e:	fd 1e       	adc	r15, r29
    3080:	ce 01       	movw	r24, r28
    3082:	01 96       	adiw	r24, 0x01	; 1
    3084:	b7 01       	movw	r22, r14
    3086:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    308a:	8e 01       	movw	r16, r28
    308c:	0f 5e       	subi	r16, 0xEF	; 239
    308e:	1f 4f       	sbci	r17, 0xFF	; 255
    3090:	ce 01       	movw	r24, r28
    3092:	05 96       	adiw	r24, 0x05	; 5
    3094:	b8 01       	movw	r22, r16
    3096:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    309a:	c7 01       	movw	r24, r14
    309c:	b8 01       	movw	r22, r16
    309e:	ae 01       	movw	r20, r28
    30a0:	47 5e       	subi	r20, 0xE7	; 231
    30a2:	5f 4f       	sbci	r21, 0xFF	; 255
    30a4:	0e 94 b0 16 	call	0x2d60	; 0x2d60 <_fpadd_parts>
    30a8:	0e 94 37 1a 	call	0x346e	; 0x346e <__pack_f>
    30ac:	a0 96       	adiw	r28, 0x20	; 32
    30ae:	e6 e0       	ldi	r30, 0x06	; 6
    30b0:	0c 94 5a 1c 	jmp	0x38b4	; 0x38b4 <__epilogue_restores__+0x18>

000030b4 <__divsf3>:
    30b4:	a8 e1       	ldi	r26, 0x18	; 24
    30b6:	b0 e0       	ldi	r27, 0x00	; 0
    30b8:	e0 e6       	ldi	r30, 0x60	; 96
    30ba:	f8 e1       	ldi	r31, 0x18	; 24
    30bc:	0c 94 3a 1c 	jmp	0x3874	; 0x3874 <__prologue_saves__+0x10>
    30c0:	69 83       	std	Y+1, r22	; 0x01
    30c2:	7a 83       	std	Y+2, r23	; 0x02
    30c4:	8b 83       	std	Y+3, r24	; 0x03
    30c6:	9c 83       	std	Y+4, r25	; 0x04
    30c8:	2d 83       	std	Y+5, r18	; 0x05
    30ca:	3e 83       	std	Y+6, r19	; 0x06
    30cc:	4f 83       	std	Y+7, r20	; 0x07
    30ce:	58 87       	std	Y+8, r21	; 0x08
    30d0:	b9 e0       	ldi	r27, 0x09	; 9
    30d2:	eb 2e       	mov	r14, r27
    30d4:	f1 2c       	mov	r15, r1
    30d6:	ec 0e       	add	r14, r28
    30d8:	fd 1e       	adc	r15, r29
    30da:	ce 01       	movw	r24, r28
    30dc:	01 96       	adiw	r24, 0x01	; 1
    30de:	b7 01       	movw	r22, r14
    30e0:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    30e4:	8e 01       	movw	r16, r28
    30e6:	0f 5e       	subi	r16, 0xEF	; 239
    30e8:	1f 4f       	sbci	r17, 0xFF	; 255
    30ea:	ce 01       	movw	r24, r28
    30ec:	05 96       	adiw	r24, 0x05	; 5
    30ee:	b8 01       	movw	r22, r16
    30f0:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    30f4:	29 85       	ldd	r18, Y+9	; 0x09
    30f6:	22 30       	cpi	r18, 0x02	; 2
    30f8:	08 f4       	brcc	.+2      	; 0x30fc <__divsf3+0x48>
    30fa:	7e c0       	rjmp	.+252    	; 0x31f8 <__divsf3+0x144>
    30fc:	39 89       	ldd	r19, Y+17	; 0x11
    30fe:	32 30       	cpi	r19, 0x02	; 2
    3100:	10 f4       	brcc	.+4      	; 0x3106 <__divsf3+0x52>
    3102:	b8 01       	movw	r22, r16
    3104:	7c c0       	rjmp	.+248    	; 0x31fe <__divsf3+0x14a>
    3106:	8a 85       	ldd	r24, Y+10	; 0x0a
    3108:	9a 89       	ldd	r25, Y+18	; 0x12
    310a:	89 27       	eor	r24, r25
    310c:	8a 87       	std	Y+10, r24	; 0x0a
    310e:	24 30       	cpi	r18, 0x04	; 4
    3110:	11 f0       	breq	.+4      	; 0x3116 <__divsf3+0x62>
    3112:	22 30       	cpi	r18, 0x02	; 2
    3114:	31 f4       	brne	.+12     	; 0x3122 <__divsf3+0x6e>
    3116:	23 17       	cp	r18, r19
    3118:	09 f0       	breq	.+2      	; 0x311c <__divsf3+0x68>
    311a:	6e c0       	rjmp	.+220    	; 0x31f8 <__divsf3+0x144>
    311c:	6b e6       	ldi	r22, 0x6B	; 107
    311e:	70 e0       	ldi	r23, 0x00	; 0
    3120:	6e c0       	rjmp	.+220    	; 0x31fe <__divsf3+0x14a>
    3122:	34 30       	cpi	r19, 0x04	; 4
    3124:	39 f4       	brne	.+14     	; 0x3134 <__divsf3+0x80>
    3126:	1d 86       	std	Y+13, r1	; 0x0d
    3128:	1e 86       	std	Y+14, r1	; 0x0e
    312a:	1f 86       	std	Y+15, r1	; 0x0f
    312c:	18 8a       	std	Y+16, r1	; 0x10
    312e:	1c 86       	std	Y+12, r1	; 0x0c
    3130:	1b 86       	std	Y+11, r1	; 0x0b
    3132:	04 c0       	rjmp	.+8      	; 0x313c <__divsf3+0x88>
    3134:	32 30       	cpi	r19, 0x02	; 2
    3136:	21 f4       	brne	.+8      	; 0x3140 <__divsf3+0x8c>
    3138:	84 e0       	ldi	r24, 0x04	; 4
    313a:	89 87       	std	Y+9, r24	; 0x09
    313c:	b7 01       	movw	r22, r14
    313e:	5f c0       	rjmp	.+190    	; 0x31fe <__divsf3+0x14a>
    3140:	2b 85       	ldd	r18, Y+11	; 0x0b
    3142:	3c 85       	ldd	r19, Y+12	; 0x0c
    3144:	8b 89       	ldd	r24, Y+19	; 0x13
    3146:	9c 89       	ldd	r25, Y+20	; 0x14
    3148:	28 1b       	sub	r18, r24
    314a:	39 0b       	sbc	r19, r25
    314c:	3c 87       	std	Y+12, r19	; 0x0c
    314e:	2b 87       	std	Y+11, r18	; 0x0b
    3150:	ed 84       	ldd	r14, Y+13	; 0x0d
    3152:	fe 84       	ldd	r15, Y+14	; 0x0e
    3154:	0f 85       	ldd	r16, Y+15	; 0x0f
    3156:	18 89       	ldd	r17, Y+16	; 0x10
    3158:	ad 88       	ldd	r10, Y+21	; 0x15
    315a:	be 88       	ldd	r11, Y+22	; 0x16
    315c:	cf 88       	ldd	r12, Y+23	; 0x17
    315e:	d8 8c       	ldd	r13, Y+24	; 0x18
    3160:	ea 14       	cp	r14, r10
    3162:	fb 04       	cpc	r15, r11
    3164:	0c 05       	cpc	r16, r12
    3166:	1d 05       	cpc	r17, r13
    3168:	40 f4       	brcc	.+16     	; 0x317a <__divsf3+0xc6>
    316a:	ee 0c       	add	r14, r14
    316c:	ff 1c       	adc	r15, r15
    316e:	00 1f       	adc	r16, r16
    3170:	11 1f       	adc	r17, r17
    3172:	21 50       	subi	r18, 0x01	; 1
    3174:	30 40       	sbci	r19, 0x00	; 0
    3176:	3c 87       	std	Y+12, r19	; 0x0c
    3178:	2b 87       	std	Y+11, r18	; 0x0b
    317a:	20 e0       	ldi	r18, 0x00	; 0
    317c:	30 e0       	ldi	r19, 0x00	; 0
    317e:	40 e0       	ldi	r20, 0x00	; 0
    3180:	50 e0       	ldi	r21, 0x00	; 0
    3182:	80 e0       	ldi	r24, 0x00	; 0
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	a0 e0       	ldi	r26, 0x00	; 0
    3188:	b0 e4       	ldi	r27, 0x40	; 64
    318a:	60 e0       	ldi	r22, 0x00	; 0
    318c:	70 e0       	ldi	r23, 0x00	; 0
    318e:	ea 14       	cp	r14, r10
    3190:	fb 04       	cpc	r15, r11
    3192:	0c 05       	cpc	r16, r12
    3194:	1d 05       	cpc	r17, r13
    3196:	40 f0       	brcs	.+16     	; 0x31a8 <__divsf3+0xf4>
    3198:	28 2b       	or	r18, r24
    319a:	39 2b       	or	r19, r25
    319c:	4a 2b       	or	r20, r26
    319e:	5b 2b       	or	r21, r27
    31a0:	ea 18       	sub	r14, r10
    31a2:	fb 08       	sbc	r15, r11
    31a4:	0c 09       	sbc	r16, r12
    31a6:	1d 09       	sbc	r17, r13
    31a8:	b6 95       	lsr	r27
    31aa:	a7 95       	ror	r26
    31ac:	97 95       	ror	r25
    31ae:	87 95       	ror	r24
    31b0:	ee 0c       	add	r14, r14
    31b2:	ff 1c       	adc	r15, r15
    31b4:	00 1f       	adc	r16, r16
    31b6:	11 1f       	adc	r17, r17
    31b8:	6f 5f       	subi	r22, 0xFF	; 255
    31ba:	7f 4f       	sbci	r23, 0xFF	; 255
    31bc:	6f 31       	cpi	r22, 0x1F	; 31
    31be:	71 05       	cpc	r23, r1
    31c0:	31 f7       	brne	.-52     	; 0x318e <__divsf3+0xda>
    31c2:	da 01       	movw	r26, r20
    31c4:	c9 01       	movw	r24, r18
    31c6:	8f 77       	andi	r24, 0x7F	; 127
    31c8:	90 70       	andi	r25, 0x00	; 0
    31ca:	a0 70       	andi	r26, 0x00	; 0
    31cc:	b0 70       	andi	r27, 0x00	; 0
    31ce:	80 34       	cpi	r24, 0x40	; 64
    31d0:	91 05       	cpc	r25, r1
    31d2:	a1 05       	cpc	r26, r1
    31d4:	b1 05       	cpc	r27, r1
    31d6:	61 f4       	brne	.+24     	; 0x31f0 <__divsf3+0x13c>
    31d8:	27 fd       	sbrc	r18, 7
    31da:	0a c0       	rjmp	.+20     	; 0x31f0 <__divsf3+0x13c>
    31dc:	e1 14       	cp	r14, r1
    31de:	f1 04       	cpc	r15, r1
    31e0:	01 05       	cpc	r16, r1
    31e2:	11 05       	cpc	r17, r1
    31e4:	29 f0       	breq	.+10     	; 0x31f0 <__divsf3+0x13c>
    31e6:	20 5c       	subi	r18, 0xC0	; 192
    31e8:	3f 4f       	sbci	r19, 0xFF	; 255
    31ea:	4f 4f       	sbci	r20, 0xFF	; 255
    31ec:	5f 4f       	sbci	r21, 0xFF	; 255
    31ee:	20 78       	andi	r18, 0x80	; 128
    31f0:	2d 87       	std	Y+13, r18	; 0x0d
    31f2:	3e 87       	std	Y+14, r19	; 0x0e
    31f4:	4f 87       	std	Y+15, r20	; 0x0f
    31f6:	58 8b       	std	Y+16, r21	; 0x10
    31f8:	be 01       	movw	r22, r28
    31fa:	67 5f       	subi	r22, 0xF7	; 247
    31fc:	7f 4f       	sbci	r23, 0xFF	; 255
    31fe:	cb 01       	movw	r24, r22
    3200:	0e 94 37 1a 	call	0x346e	; 0x346e <__pack_f>
    3204:	68 96       	adiw	r28, 0x18	; 24
    3206:	ea e0       	ldi	r30, 0x0A	; 10
    3208:	0c 94 56 1c 	jmp	0x38ac	; 0x38ac <__epilogue_restores__+0x10>

0000320c <__gesf2>:
    320c:	a8 e1       	ldi	r26, 0x18	; 24
    320e:	b0 e0       	ldi	r27, 0x00	; 0
    3210:	ec e0       	ldi	r30, 0x0C	; 12
    3212:	f9 e1       	ldi	r31, 0x19	; 25
    3214:	0c 94 3e 1c 	jmp	0x387c	; 0x387c <__prologue_saves__+0x18>
    3218:	69 83       	std	Y+1, r22	; 0x01
    321a:	7a 83       	std	Y+2, r23	; 0x02
    321c:	8b 83       	std	Y+3, r24	; 0x03
    321e:	9c 83       	std	Y+4, r25	; 0x04
    3220:	2d 83       	std	Y+5, r18	; 0x05
    3222:	3e 83       	std	Y+6, r19	; 0x06
    3224:	4f 83       	std	Y+7, r20	; 0x07
    3226:	58 87       	std	Y+8, r21	; 0x08
    3228:	89 e0       	ldi	r24, 0x09	; 9
    322a:	e8 2e       	mov	r14, r24
    322c:	f1 2c       	mov	r15, r1
    322e:	ec 0e       	add	r14, r28
    3230:	fd 1e       	adc	r15, r29
    3232:	ce 01       	movw	r24, r28
    3234:	01 96       	adiw	r24, 0x01	; 1
    3236:	b7 01       	movw	r22, r14
    3238:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    323c:	8e 01       	movw	r16, r28
    323e:	0f 5e       	subi	r16, 0xEF	; 239
    3240:	1f 4f       	sbci	r17, 0xFF	; 255
    3242:	ce 01       	movw	r24, r28
    3244:	05 96       	adiw	r24, 0x05	; 5
    3246:	b8 01       	movw	r22, r16
    3248:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    324c:	89 85       	ldd	r24, Y+9	; 0x09
    324e:	82 30       	cpi	r24, 0x02	; 2
    3250:	40 f0       	brcs	.+16     	; 0x3262 <__gesf2+0x56>
    3252:	89 89       	ldd	r24, Y+17	; 0x11
    3254:	82 30       	cpi	r24, 0x02	; 2
    3256:	28 f0       	brcs	.+10     	; 0x3262 <__gesf2+0x56>
    3258:	c7 01       	movw	r24, r14
    325a:	b8 01       	movw	r22, r16
    325c:	0e 94 84 1b 	call	0x3708	; 0x3708 <__fpcmp_parts_f>
    3260:	01 c0       	rjmp	.+2      	; 0x3264 <__gesf2+0x58>
    3262:	8f ef       	ldi	r24, 0xFF	; 255
    3264:	68 96       	adiw	r28, 0x18	; 24
    3266:	e6 e0       	ldi	r30, 0x06	; 6
    3268:	0c 94 5a 1c 	jmp	0x38b4	; 0x38b4 <__epilogue_restores__+0x18>

0000326c <__floatsisf>:
    326c:	a8 e0       	ldi	r26, 0x08	; 8
    326e:	b0 e0       	ldi	r27, 0x00	; 0
    3270:	ec e3       	ldi	r30, 0x3C	; 60
    3272:	f9 e1       	ldi	r31, 0x19	; 25
    3274:	0c 94 3b 1c 	jmp	0x3876	; 0x3876 <__prologue_saves__+0x12>
    3278:	9b 01       	movw	r18, r22
    327a:	ac 01       	movw	r20, r24
    327c:	83 e0       	ldi	r24, 0x03	; 3
    327e:	89 83       	std	Y+1, r24	; 0x01
    3280:	da 01       	movw	r26, r20
    3282:	c9 01       	movw	r24, r18
    3284:	88 27       	eor	r24, r24
    3286:	b7 fd       	sbrc	r27, 7
    3288:	83 95       	inc	r24
    328a:	99 27       	eor	r25, r25
    328c:	aa 27       	eor	r26, r26
    328e:	bb 27       	eor	r27, r27
    3290:	b8 2e       	mov	r11, r24
    3292:	21 15       	cp	r18, r1
    3294:	31 05       	cpc	r19, r1
    3296:	41 05       	cpc	r20, r1
    3298:	51 05       	cpc	r21, r1
    329a:	19 f4       	brne	.+6      	; 0x32a2 <__floatsisf+0x36>
    329c:	82 e0       	ldi	r24, 0x02	; 2
    329e:	89 83       	std	Y+1, r24	; 0x01
    32a0:	3a c0       	rjmp	.+116    	; 0x3316 <__floatsisf+0xaa>
    32a2:	88 23       	and	r24, r24
    32a4:	a9 f0       	breq	.+42     	; 0x32d0 <__floatsisf+0x64>
    32a6:	20 30       	cpi	r18, 0x00	; 0
    32a8:	80 e0       	ldi	r24, 0x00	; 0
    32aa:	38 07       	cpc	r19, r24
    32ac:	80 e0       	ldi	r24, 0x00	; 0
    32ae:	48 07       	cpc	r20, r24
    32b0:	80 e8       	ldi	r24, 0x80	; 128
    32b2:	58 07       	cpc	r21, r24
    32b4:	29 f4       	brne	.+10     	; 0x32c0 <__floatsisf+0x54>
    32b6:	60 e0       	ldi	r22, 0x00	; 0
    32b8:	70 e0       	ldi	r23, 0x00	; 0
    32ba:	80 e0       	ldi	r24, 0x00	; 0
    32bc:	9f ec       	ldi	r25, 0xCF	; 207
    32be:	30 c0       	rjmp	.+96     	; 0x3320 <__floatsisf+0xb4>
    32c0:	ee 24       	eor	r14, r14
    32c2:	ff 24       	eor	r15, r15
    32c4:	87 01       	movw	r16, r14
    32c6:	e2 1a       	sub	r14, r18
    32c8:	f3 0a       	sbc	r15, r19
    32ca:	04 0b       	sbc	r16, r20
    32cc:	15 0b       	sbc	r17, r21
    32ce:	02 c0       	rjmp	.+4      	; 0x32d4 <__floatsisf+0x68>
    32d0:	79 01       	movw	r14, r18
    32d2:	8a 01       	movw	r16, r20
    32d4:	8e e1       	ldi	r24, 0x1E	; 30
    32d6:	c8 2e       	mov	r12, r24
    32d8:	d1 2c       	mov	r13, r1
    32da:	dc 82       	std	Y+4, r13	; 0x04
    32dc:	cb 82       	std	Y+3, r12	; 0x03
    32de:	ed 82       	std	Y+5, r14	; 0x05
    32e0:	fe 82       	std	Y+6, r15	; 0x06
    32e2:	0f 83       	std	Y+7, r16	; 0x07
    32e4:	18 87       	std	Y+8, r17	; 0x08
    32e6:	c8 01       	movw	r24, r16
    32e8:	b7 01       	movw	r22, r14
    32ea:	0e 94 e8 19 	call	0x33d0	; 0x33d0 <__clzsi2>
    32ee:	01 97       	sbiw	r24, 0x01	; 1
    32f0:	18 16       	cp	r1, r24
    32f2:	19 06       	cpc	r1, r25
    32f4:	84 f4       	brge	.+32     	; 0x3316 <__floatsisf+0xaa>
    32f6:	08 2e       	mov	r0, r24
    32f8:	04 c0       	rjmp	.+8      	; 0x3302 <__floatsisf+0x96>
    32fa:	ee 0c       	add	r14, r14
    32fc:	ff 1c       	adc	r15, r15
    32fe:	00 1f       	adc	r16, r16
    3300:	11 1f       	adc	r17, r17
    3302:	0a 94       	dec	r0
    3304:	d2 f7       	brpl	.-12     	; 0x32fa <__floatsisf+0x8e>
    3306:	ed 82       	std	Y+5, r14	; 0x05
    3308:	fe 82       	std	Y+6, r15	; 0x06
    330a:	0f 83       	std	Y+7, r16	; 0x07
    330c:	18 87       	std	Y+8, r17	; 0x08
    330e:	c8 1a       	sub	r12, r24
    3310:	d9 0a       	sbc	r13, r25
    3312:	dc 82       	std	Y+4, r13	; 0x04
    3314:	cb 82       	std	Y+3, r12	; 0x03
    3316:	ba 82       	std	Y+2, r11	; 0x02
    3318:	ce 01       	movw	r24, r28
    331a:	01 96       	adiw	r24, 0x01	; 1
    331c:	0e 94 37 1a 	call	0x346e	; 0x346e <__pack_f>
    3320:	28 96       	adiw	r28, 0x08	; 8
    3322:	e9 e0       	ldi	r30, 0x09	; 9
    3324:	0c 94 57 1c 	jmp	0x38ae	; 0x38ae <__epilogue_restores__+0x12>

00003328 <__fixsfsi>:
    3328:	ac e0       	ldi	r26, 0x0C	; 12
    332a:	b0 e0       	ldi	r27, 0x00	; 0
    332c:	ea e9       	ldi	r30, 0x9A	; 154
    332e:	f9 e1       	ldi	r31, 0x19	; 25
    3330:	0c 94 42 1c 	jmp	0x3884	; 0x3884 <__prologue_saves__+0x20>
    3334:	69 83       	std	Y+1, r22	; 0x01
    3336:	7a 83       	std	Y+2, r23	; 0x02
    3338:	8b 83       	std	Y+3, r24	; 0x03
    333a:	9c 83       	std	Y+4, r25	; 0x04
    333c:	ce 01       	movw	r24, r28
    333e:	01 96       	adiw	r24, 0x01	; 1
    3340:	be 01       	movw	r22, r28
    3342:	6b 5f       	subi	r22, 0xFB	; 251
    3344:	7f 4f       	sbci	r23, 0xFF	; 255
    3346:	0e 94 0c 1b 	call	0x3618	; 0x3618 <__unpack_f>
    334a:	8d 81       	ldd	r24, Y+5	; 0x05
    334c:	82 30       	cpi	r24, 0x02	; 2
    334e:	61 f1       	breq	.+88     	; 0x33a8 <__fixsfsi+0x80>
    3350:	82 30       	cpi	r24, 0x02	; 2
    3352:	50 f1       	brcs	.+84     	; 0x33a8 <__fixsfsi+0x80>
    3354:	84 30       	cpi	r24, 0x04	; 4
    3356:	21 f4       	brne	.+8      	; 0x3360 <__fixsfsi+0x38>
    3358:	8e 81       	ldd	r24, Y+6	; 0x06
    335a:	88 23       	and	r24, r24
    335c:	51 f1       	breq	.+84     	; 0x33b2 <__fixsfsi+0x8a>
    335e:	2e c0       	rjmp	.+92     	; 0x33bc <__fixsfsi+0x94>
    3360:	2f 81       	ldd	r18, Y+7	; 0x07
    3362:	38 85       	ldd	r19, Y+8	; 0x08
    3364:	37 fd       	sbrc	r19, 7
    3366:	20 c0       	rjmp	.+64     	; 0x33a8 <__fixsfsi+0x80>
    3368:	6e 81       	ldd	r22, Y+6	; 0x06
    336a:	2f 31       	cpi	r18, 0x1F	; 31
    336c:	31 05       	cpc	r19, r1
    336e:	1c f0       	brlt	.+6      	; 0x3376 <__fixsfsi+0x4e>
    3370:	66 23       	and	r22, r22
    3372:	f9 f0       	breq	.+62     	; 0x33b2 <__fixsfsi+0x8a>
    3374:	23 c0       	rjmp	.+70     	; 0x33bc <__fixsfsi+0x94>
    3376:	8e e1       	ldi	r24, 0x1E	; 30
    3378:	90 e0       	ldi	r25, 0x00	; 0
    337a:	82 1b       	sub	r24, r18
    337c:	93 0b       	sbc	r25, r19
    337e:	29 85       	ldd	r18, Y+9	; 0x09
    3380:	3a 85       	ldd	r19, Y+10	; 0x0a
    3382:	4b 85       	ldd	r20, Y+11	; 0x0b
    3384:	5c 85       	ldd	r21, Y+12	; 0x0c
    3386:	04 c0       	rjmp	.+8      	; 0x3390 <__fixsfsi+0x68>
    3388:	56 95       	lsr	r21
    338a:	47 95       	ror	r20
    338c:	37 95       	ror	r19
    338e:	27 95       	ror	r18
    3390:	8a 95       	dec	r24
    3392:	d2 f7       	brpl	.-12     	; 0x3388 <__fixsfsi+0x60>
    3394:	66 23       	and	r22, r22
    3396:	b1 f0       	breq	.+44     	; 0x33c4 <__fixsfsi+0x9c>
    3398:	50 95       	com	r21
    339a:	40 95       	com	r20
    339c:	30 95       	com	r19
    339e:	21 95       	neg	r18
    33a0:	3f 4f       	sbci	r19, 0xFF	; 255
    33a2:	4f 4f       	sbci	r20, 0xFF	; 255
    33a4:	5f 4f       	sbci	r21, 0xFF	; 255
    33a6:	0e c0       	rjmp	.+28     	; 0x33c4 <__fixsfsi+0x9c>
    33a8:	20 e0       	ldi	r18, 0x00	; 0
    33aa:	30 e0       	ldi	r19, 0x00	; 0
    33ac:	40 e0       	ldi	r20, 0x00	; 0
    33ae:	50 e0       	ldi	r21, 0x00	; 0
    33b0:	09 c0       	rjmp	.+18     	; 0x33c4 <__fixsfsi+0x9c>
    33b2:	2f ef       	ldi	r18, 0xFF	; 255
    33b4:	3f ef       	ldi	r19, 0xFF	; 255
    33b6:	4f ef       	ldi	r20, 0xFF	; 255
    33b8:	5f e7       	ldi	r21, 0x7F	; 127
    33ba:	04 c0       	rjmp	.+8      	; 0x33c4 <__fixsfsi+0x9c>
    33bc:	20 e0       	ldi	r18, 0x00	; 0
    33be:	30 e0       	ldi	r19, 0x00	; 0
    33c0:	40 e0       	ldi	r20, 0x00	; 0
    33c2:	50 e8       	ldi	r21, 0x80	; 128
    33c4:	b9 01       	movw	r22, r18
    33c6:	ca 01       	movw	r24, r20
    33c8:	2c 96       	adiw	r28, 0x0c	; 12
    33ca:	e2 e0       	ldi	r30, 0x02	; 2
    33cc:	0c 94 5e 1c 	jmp	0x38bc	; 0x38bc <__epilogue_restores__+0x20>

000033d0 <__clzsi2>:
    33d0:	ef 92       	push	r14
    33d2:	ff 92       	push	r15
    33d4:	0f 93       	push	r16
    33d6:	1f 93       	push	r17
    33d8:	7b 01       	movw	r14, r22
    33da:	8c 01       	movw	r16, r24
    33dc:	80 e0       	ldi	r24, 0x00	; 0
    33de:	e8 16       	cp	r14, r24
    33e0:	80 e0       	ldi	r24, 0x00	; 0
    33e2:	f8 06       	cpc	r15, r24
    33e4:	81 e0       	ldi	r24, 0x01	; 1
    33e6:	08 07       	cpc	r16, r24
    33e8:	80 e0       	ldi	r24, 0x00	; 0
    33ea:	18 07       	cpc	r17, r24
    33ec:	88 f4       	brcc	.+34     	; 0x3410 <__clzsi2+0x40>
    33ee:	8f ef       	ldi	r24, 0xFF	; 255
    33f0:	e8 16       	cp	r14, r24
    33f2:	f1 04       	cpc	r15, r1
    33f4:	01 05       	cpc	r16, r1
    33f6:	11 05       	cpc	r17, r1
    33f8:	31 f0       	breq	.+12     	; 0x3406 <__clzsi2+0x36>
    33fa:	28 f0       	brcs	.+10     	; 0x3406 <__clzsi2+0x36>
    33fc:	88 e0       	ldi	r24, 0x08	; 8
    33fe:	90 e0       	ldi	r25, 0x00	; 0
    3400:	a0 e0       	ldi	r26, 0x00	; 0
    3402:	b0 e0       	ldi	r27, 0x00	; 0
    3404:	17 c0       	rjmp	.+46     	; 0x3434 <__clzsi2+0x64>
    3406:	80 e0       	ldi	r24, 0x00	; 0
    3408:	90 e0       	ldi	r25, 0x00	; 0
    340a:	a0 e0       	ldi	r26, 0x00	; 0
    340c:	b0 e0       	ldi	r27, 0x00	; 0
    340e:	12 c0       	rjmp	.+36     	; 0x3434 <__clzsi2+0x64>
    3410:	80 e0       	ldi	r24, 0x00	; 0
    3412:	e8 16       	cp	r14, r24
    3414:	80 e0       	ldi	r24, 0x00	; 0
    3416:	f8 06       	cpc	r15, r24
    3418:	80 e0       	ldi	r24, 0x00	; 0
    341a:	08 07       	cpc	r16, r24
    341c:	81 e0       	ldi	r24, 0x01	; 1
    341e:	18 07       	cpc	r17, r24
    3420:	28 f0       	brcs	.+10     	; 0x342c <__clzsi2+0x5c>
    3422:	88 e1       	ldi	r24, 0x18	; 24
    3424:	90 e0       	ldi	r25, 0x00	; 0
    3426:	a0 e0       	ldi	r26, 0x00	; 0
    3428:	b0 e0       	ldi	r27, 0x00	; 0
    342a:	04 c0       	rjmp	.+8      	; 0x3434 <__clzsi2+0x64>
    342c:	80 e1       	ldi	r24, 0x10	; 16
    342e:	90 e0       	ldi	r25, 0x00	; 0
    3430:	a0 e0       	ldi	r26, 0x00	; 0
    3432:	b0 e0       	ldi	r27, 0x00	; 0
    3434:	20 e2       	ldi	r18, 0x20	; 32
    3436:	30 e0       	ldi	r19, 0x00	; 0
    3438:	40 e0       	ldi	r20, 0x00	; 0
    343a:	50 e0       	ldi	r21, 0x00	; 0
    343c:	28 1b       	sub	r18, r24
    343e:	39 0b       	sbc	r19, r25
    3440:	4a 0b       	sbc	r20, r26
    3442:	5b 0b       	sbc	r21, r27
    3444:	04 c0       	rjmp	.+8      	; 0x344e <__clzsi2+0x7e>
    3446:	16 95       	lsr	r17
    3448:	07 95       	ror	r16
    344a:	f7 94       	ror	r15
    344c:	e7 94       	ror	r14
    344e:	8a 95       	dec	r24
    3450:	d2 f7       	brpl	.-12     	; 0x3446 <__clzsi2+0x76>
    3452:	f7 01       	movw	r30, r14
    3454:	ed 58       	subi	r30, 0x8D	; 141
    3456:	ff 4f       	sbci	r31, 0xFF	; 255
    3458:	80 81       	ld	r24, Z
    345a:	28 1b       	sub	r18, r24
    345c:	31 09       	sbc	r19, r1
    345e:	41 09       	sbc	r20, r1
    3460:	51 09       	sbc	r21, r1
    3462:	c9 01       	movw	r24, r18
    3464:	1f 91       	pop	r17
    3466:	0f 91       	pop	r16
    3468:	ff 90       	pop	r15
    346a:	ef 90       	pop	r14
    346c:	08 95       	ret

0000346e <__pack_f>:
    346e:	df 92       	push	r13
    3470:	ef 92       	push	r14
    3472:	ff 92       	push	r15
    3474:	0f 93       	push	r16
    3476:	1f 93       	push	r17
    3478:	fc 01       	movw	r30, r24
    347a:	e4 80       	ldd	r14, Z+4	; 0x04
    347c:	f5 80       	ldd	r15, Z+5	; 0x05
    347e:	06 81       	ldd	r16, Z+6	; 0x06
    3480:	17 81       	ldd	r17, Z+7	; 0x07
    3482:	d1 80       	ldd	r13, Z+1	; 0x01
    3484:	80 81       	ld	r24, Z
    3486:	82 30       	cpi	r24, 0x02	; 2
    3488:	48 f4       	brcc	.+18     	; 0x349c <__pack_f+0x2e>
    348a:	80 e0       	ldi	r24, 0x00	; 0
    348c:	90 e0       	ldi	r25, 0x00	; 0
    348e:	a0 e1       	ldi	r26, 0x10	; 16
    3490:	b0 e0       	ldi	r27, 0x00	; 0
    3492:	e8 2a       	or	r14, r24
    3494:	f9 2a       	or	r15, r25
    3496:	0a 2b       	or	r16, r26
    3498:	1b 2b       	or	r17, r27
    349a:	a5 c0       	rjmp	.+330    	; 0x35e6 <__pack_f+0x178>
    349c:	84 30       	cpi	r24, 0x04	; 4
    349e:	09 f4       	brne	.+2      	; 0x34a2 <__pack_f+0x34>
    34a0:	9f c0       	rjmp	.+318    	; 0x35e0 <__pack_f+0x172>
    34a2:	82 30       	cpi	r24, 0x02	; 2
    34a4:	21 f4       	brne	.+8      	; 0x34ae <__pack_f+0x40>
    34a6:	ee 24       	eor	r14, r14
    34a8:	ff 24       	eor	r15, r15
    34aa:	87 01       	movw	r16, r14
    34ac:	05 c0       	rjmp	.+10     	; 0x34b8 <__pack_f+0x4a>
    34ae:	e1 14       	cp	r14, r1
    34b0:	f1 04       	cpc	r15, r1
    34b2:	01 05       	cpc	r16, r1
    34b4:	11 05       	cpc	r17, r1
    34b6:	19 f4       	brne	.+6      	; 0x34be <__pack_f+0x50>
    34b8:	e0 e0       	ldi	r30, 0x00	; 0
    34ba:	f0 e0       	ldi	r31, 0x00	; 0
    34bc:	96 c0       	rjmp	.+300    	; 0x35ea <__pack_f+0x17c>
    34be:	62 81       	ldd	r22, Z+2	; 0x02
    34c0:	73 81       	ldd	r23, Z+3	; 0x03
    34c2:	9f ef       	ldi	r25, 0xFF	; 255
    34c4:	62 38       	cpi	r22, 0x82	; 130
    34c6:	79 07       	cpc	r23, r25
    34c8:	0c f0       	brlt	.+2      	; 0x34cc <__pack_f+0x5e>
    34ca:	5b c0       	rjmp	.+182    	; 0x3582 <__pack_f+0x114>
    34cc:	22 e8       	ldi	r18, 0x82	; 130
    34ce:	3f ef       	ldi	r19, 0xFF	; 255
    34d0:	26 1b       	sub	r18, r22
    34d2:	37 0b       	sbc	r19, r23
    34d4:	2a 31       	cpi	r18, 0x1A	; 26
    34d6:	31 05       	cpc	r19, r1
    34d8:	2c f0       	brlt	.+10     	; 0x34e4 <__pack_f+0x76>
    34da:	20 e0       	ldi	r18, 0x00	; 0
    34dc:	30 e0       	ldi	r19, 0x00	; 0
    34de:	40 e0       	ldi	r20, 0x00	; 0
    34e0:	50 e0       	ldi	r21, 0x00	; 0
    34e2:	2a c0       	rjmp	.+84     	; 0x3538 <__pack_f+0xca>
    34e4:	b8 01       	movw	r22, r16
    34e6:	a7 01       	movw	r20, r14
    34e8:	02 2e       	mov	r0, r18
    34ea:	04 c0       	rjmp	.+8      	; 0x34f4 <__pack_f+0x86>
    34ec:	76 95       	lsr	r23
    34ee:	67 95       	ror	r22
    34f0:	57 95       	ror	r21
    34f2:	47 95       	ror	r20
    34f4:	0a 94       	dec	r0
    34f6:	d2 f7       	brpl	.-12     	; 0x34ec <__pack_f+0x7e>
    34f8:	81 e0       	ldi	r24, 0x01	; 1
    34fa:	90 e0       	ldi	r25, 0x00	; 0
    34fc:	a0 e0       	ldi	r26, 0x00	; 0
    34fe:	b0 e0       	ldi	r27, 0x00	; 0
    3500:	04 c0       	rjmp	.+8      	; 0x350a <__pack_f+0x9c>
    3502:	88 0f       	add	r24, r24
    3504:	99 1f       	adc	r25, r25
    3506:	aa 1f       	adc	r26, r26
    3508:	bb 1f       	adc	r27, r27
    350a:	2a 95       	dec	r18
    350c:	d2 f7       	brpl	.-12     	; 0x3502 <__pack_f+0x94>
    350e:	01 97       	sbiw	r24, 0x01	; 1
    3510:	a1 09       	sbc	r26, r1
    3512:	b1 09       	sbc	r27, r1
    3514:	8e 21       	and	r24, r14
    3516:	9f 21       	and	r25, r15
    3518:	a0 23       	and	r26, r16
    351a:	b1 23       	and	r27, r17
    351c:	00 97       	sbiw	r24, 0x00	; 0
    351e:	a1 05       	cpc	r26, r1
    3520:	b1 05       	cpc	r27, r1
    3522:	21 f0       	breq	.+8      	; 0x352c <__pack_f+0xbe>
    3524:	81 e0       	ldi	r24, 0x01	; 1
    3526:	90 e0       	ldi	r25, 0x00	; 0
    3528:	a0 e0       	ldi	r26, 0x00	; 0
    352a:	b0 e0       	ldi	r27, 0x00	; 0
    352c:	9a 01       	movw	r18, r20
    352e:	ab 01       	movw	r20, r22
    3530:	28 2b       	or	r18, r24
    3532:	39 2b       	or	r19, r25
    3534:	4a 2b       	or	r20, r26
    3536:	5b 2b       	or	r21, r27
    3538:	da 01       	movw	r26, r20
    353a:	c9 01       	movw	r24, r18
    353c:	8f 77       	andi	r24, 0x7F	; 127
    353e:	90 70       	andi	r25, 0x00	; 0
    3540:	a0 70       	andi	r26, 0x00	; 0
    3542:	b0 70       	andi	r27, 0x00	; 0
    3544:	80 34       	cpi	r24, 0x40	; 64
    3546:	91 05       	cpc	r25, r1
    3548:	a1 05       	cpc	r26, r1
    354a:	b1 05       	cpc	r27, r1
    354c:	39 f4       	brne	.+14     	; 0x355c <__pack_f+0xee>
    354e:	27 ff       	sbrs	r18, 7
    3550:	09 c0       	rjmp	.+18     	; 0x3564 <__pack_f+0xf6>
    3552:	20 5c       	subi	r18, 0xC0	; 192
    3554:	3f 4f       	sbci	r19, 0xFF	; 255
    3556:	4f 4f       	sbci	r20, 0xFF	; 255
    3558:	5f 4f       	sbci	r21, 0xFF	; 255
    355a:	04 c0       	rjmp	.+8      	; 0x3564 <__pack_f+0xf6>
    355c:	21 5c       	subi	r18, 0xC1	; 193
    355e:	3f 4f       	sbci	r19, 0xFF	; 255
    3560:	4f 4f       	sbci	r20, 0xFF	; 255
    3562:	5f 4f       	sbci	r21, 0xFF	; 255
    3564:	e0 e0       	ldi	r30, 0x00	; 0
    3566:	f0 e0       	ldi	r31, 0x00	; 0
    3568:	20 30       	cpi	r18, 0x00	; 0
    356a:	a0 e0       	ldi	r26, 0x00	; 0
    356c:	3a 07       	cpc	r19, r26
    356e:	a0 e0       	ldi	r26, 0x00	; 0
    3570:	4a 07       	cpc	r20, r26
    3572:	a0 e4       	ldi	r26, 0x40	; 64
    3574:	5a 07       	cpc	r21, r26
    3576:	10 f0       	brcs	.+4      	; 0x357c <__pack_f+0x10e>
    3578:	e1 e0       	ldi	r30, 0x01	; 1
    357a:	f0 e0       	ldi	r31, 0x00	; 0
    357c:	79 01       	movw	r14, r18
    357e:	8a 01       	movw	r16, r20
    3580:	27 c0       	rjmp	.+78     	; 0x35d0 <__pack_f+0x162>
    3582:	60 38       	cpi	r22, 0x80	; 128
    3584:	71 05       	cpc	r23, r1
    3586:	64 f5       	brge	.+88     	; 0x35e0 <__pack_f+0x172>
    3588:	fb 01       	movw	r30, r22
    358a:	e1 58       	subi	r30, 0x81	; 129
    358c:	ff 4f       	sbci	r31, 0xFF	; 255
    358e:	d8 01       	movw	r26, r16
    3590:	c7 01       	movw	r24, r14
    3592:	8f 77       	andi	r24, 0x7F	; 127
    3594:	90 70       	andi	r25, 0x00	; 0
    3596:	a0 70       	andi	r26, 0x00	; 0
    3598:	b0 70       	andi	r27, 0x00	; 0
    359a:	80 34       	cpi	r24, 0x40	; 64
    359c:	91 05       	cpc	r25, r1
    359e:	a1 05       	cpc	r26, r1
    35a0:	b1 05       	cpc	r27, r1
    35a2:	39 f4       	brne	.+14     	; 0x35b2 <__pack_f+0x144>
    35a4:	e7 fe       	sbrs	r14, 7
    35a6:	0d c0       	rjmp	.+26     	; 0x35c2 <__pack_f+0x154>
    35a8:	80 e4       	ldi	r24, 0x40	; 64
    35aa:	90 e0       	ldi	r25, 0x00	; 0
    35ac:	a0 e0       	ldi	r26, 0x00	; 0
    35ae:	b0 e0       	ldi	r27, 0x00	; 0
    35b0:	04 c0       	rjmp	.+8      	; 0x35ba <__pack_f+0x14c>
    35b2:	8f e3       	ldi	r24, 0x3F	; 63
    35b4:	90 e0       	ldi	r25, 0x00	; 0
    35b6:	a0 e0       	ldi	r26, 0x00	; 0
    35b8:	b0 e0       	ldi	r27, 0x00	; 0
    35ba:	e8 0e       	add	r14, r24
    35bc:	f9 1e       	adc	r15, r25
    35be:	0a 1f       	adc	r16, r26
    35c0:	1b 1f       	adc	r17, r27
    35c2:	17 ff       	sbrs	r17, 7
    35c4:	05 c0       	rjmp	.+10     	; 0x35d0 <__pack_f+0x162>
    35c6:	16 95       	lsr	r17
    35c8:	07 95       	ror	r16
    35ca:	f7 94       	ror	r15
    35cc:	e7 94       	ror	r14
    35ce:	31 96       	adiw	r30, 0x01	; 1
    35d0:	87 e0       	ldi	r24, 0x07	; 7
    35d2:	16 95       	lsr	r17
    35d4:	07 95       	ror	r16
    35d6:	f7 94       	ror	r15
    35d8:	e7 94       	ror	r14
    35da:	8a 95       	dec	r24
    35dc:	d1 f7       	brne	.-12     	; 0x35d2 <__pack_f+0x164>
    35de:	05 c0       	rjmp	.+10     	; 0x35ea <__pack_f+0x17c>
    35e0:	ee 24       	eor	r14, r14
    35e2:	ff 24       	eor	r15, r15
    35e4:	87 01       	movw	r16, r14
    35e6:	ef ef       	ldi	r30, 0xFF	; 255
    35e8:	f0 e0       	ldi	r31, 0x00	; 0
    35ea:	6e 2f       	mov	r22, r30
    35ec:	67 95       	ror	r22
    35ee:	66 27       	eor	r22, r22
    35f0:	67 95       	ror	r22
    35f2:	90 2f       	mov	r25, r16
    35f4:	9f 77       	andi	r25, 0x7F	; 127
    35f6:	d7 94       	ror	r13
    35f8:	dd 24       	eor	r13, r13
    35fa:	d7 94       	ror	r13
    35fc:	8e 2f       	mov	r24, r30
    35fe:	86 95       	lsr	r24
    3600:	49 2f       	mov	r20, r25
    3602:	46 2b       	or	r20, r22
    3604:	58 2f       	mov	r21, r24
    3606:	5d 29       	or	r21, r13
    3608:	b7 01       	movw	r22, r14
    360a:	ca 01       	movw	r24, r20
    360c:	1f 91       	pop	r17
    360e:	0f 91       	pop	r16
    3610:	ff 90       	pop	r15
    3612:	ef 90       	pop	r14
    3614:	df 90       	pop	r13
    3616:	08 95       	ret

00003618 <__unpack_f>:
    3618:	fc 01       	movw	r30, r24
    361a:	db 01       	movw	r26, r22
    361c:	40 81       	ld	r20, Z
    361e:	51 81       	ldd	r21, Z+1	; 0x01
    3620:	22 81       	ldd	r18, Z+2	; 0x02
    3622:	62 2f       	mov	r22, r18
    3624:	6f 77       	andi	r22, 0x7F	; 127
    3626:	70 e0       	ldi	r23, 0x00	; 0
    3628:	22 1f       	adc	r18, r18
    362a:	22 27       	eor	r18, r18
    362c:	22 1f       	adc	r18, r18
    362e:	93 81       	ldd	r25, Z+3	; 0x03
    3630:	89 2f       	mov	r24, r25
    3632:	88 0f       	add	r24, r24
    3634:	82 2b       	or	r24, r18
    3636:	28 2f       	mov	r18, r24
    3638:	30 e0       	ldi	r19, 0x00	; 0
    363a:	99 1f       	adc	r25, r25
    363c:	99 27       	eor	r25, r25
    363e:	99 1f       	adc	r25, r25
    3640:	11 96       	adiw	r26, 0x01	; 1
    3642:	9c 93       	st	X, r25
    3644:	11 97       	sbiw	r26, 0x01	; 1
    3646:	21 15       	cp	r18, r1
    3648:	31 05       	cpc	r19, r1
    364a:	a9 f5       	brne	.+106    	; 0x36b6 <__unpack_f+0x9e>
    364c:	41 15       	cp	r20, r1
    364e:	51 05       	cpc	r21, r1
    3650:	61 05       	cpc	r22, r1
    3652:	71 05       	cpc	r23, r1
    3654:	11 f4       	brne	.+4      	; 0x365a <__unpack_f+0x42>
    3656:	82 e0       	ldi	r24, 0x02	; 2
    3658:	37 c0       	rjmp	.+110    	; 0x36c8 <__unpack_f+0xb0>
    365a:	82 e8       	ldi	r24, 0x82	; 130
    365c:	9f ef       	ldi	r25, 0xFF	; 255
    365e:	13 96       	adiw	r26, 0x03	; 3
    3660:	9c 93       	st	X, r25
    3662:	8e 93       	st	-X, r24
    3664:	12 97       	sbiw	r26, 0x02	; 2
    3666:	9a 01       	movw	r18, r20
    3668:	ab 01       	movw	r20, r22
    366a:	67 e0       	ldi	r22, 0x07	; 7
    366c:	22 0f       	add	r18, r18
    366e:	33 1f       	adc	r19, r19
    3670:	44 1f       	adc	r20, r20
    3672:	55 1f       	adc	r21, r21
    3674:	6a 95       	dec	r22
    3676:	d1 f7       	brne	.-12     	; 0x366c <__unpack_f+0x54>
    3678:	83 e0       	ldi	r24, 0x03	; 3
    367a:	8c 93       	st	X, r24
    367c:	0d c0       	rjmp	.+26     	; 0x3698 <__unpack_f+0x80>
    367e:	22 0f       	add	r18, r18
    3680:	33 1f       	adc	r19, r19
    3682:	44 1f       	adc	r20, r20
    3684:	55 1f       	adc	r21, r21
    3686:	12 96       	adiw	r26, 0x02	; 2
    3688:	8d 91       	ld	r24, X+
    368a:	9c 91       	ld	r25, X
    368c:	13 97       	sbiw	r26, 0x03	; 3
    368e:	01 97       	sbiw	r24, 0x01	; 1
    3690:	13 96       	adiw	r26, 0x03	; 3
    3692:	9c 93       	st	X, r25
    3694:	8e 93       	st	-X, r24
    3696:	12 97       	sbiw	r26, 0x02	; 2
    3698:	20 30       	cpi	r18, 0x00	; 0
    369a:	80 e0       	ldi	r24, 0x00	; 0
    369c:	38 07       	cpc	r19, r24
    369e:	80 e0       	ldi	r24, 0x00	; 0
    36a0:	48 07       	cpc	r20, r24
    36a2:	80 e4       	ldi	r24, 0x40	; 64
    36a4:	58 07       	cpc	r21, r24
    36a6:	58 f3       	brcs	.-42     	; 0x367e <__unpack_f+0x66>
    36a8:	14 96       	adiw	r26, 0x04	; 4
    36aa:	2d 93       	st	X+, r18
    36ac:	3d 93       	st	X+, r19
    36ae:	4d 93       	st	X+, r20
    36b0:	5c 93       	st	X, r21
    36b2:	17 97       	sbiw	r26, 0x07	; 7
    36b4:	08 95       	ret
    36b6:	2f 3f       	cpi	r18, 0xFF	; 255
    36b8:	31 05       	cpc	r19, r1
    36ba:	79 f4       	brne	.+30     	; 0x36da <__unpack_f+0xc2>
    36bc:	41 15       	cp	r20, r1
    36be:	51 05       	cpc	r21, r1
    36c0:	61 05       	cpc	r22, r1
    36c2:	71 05       	cpc	r23, r1
    36c4:	19 f4       	brne	.+6      	; 0x36cc <__unpack_f+0xb4>
    36c6:	84 e0       	ldi	r24, 0x04	; 4
    36c8:	8c 93       	st	X, r24
    36ca:	08 95       	ret
    36cc:	64 ff       	sbrs	r22, 4
    36ce:	03 c0       	rjmp	.+6      	; 0x36d6 <__unpack_f+0xbe>
    36d0:	81 e0       	ldi	r24, 0x01	; 1
    36d2:	8c 93       	st	X, r24
    36d4:	12 c0       	rjmp	.+36     	; 0x36fa <__unpack_f+0xe2>
    36d6:	1c 92       	st	X, r1
    36d8:	10 c0       	rjmp	.+32     	; 0x36fa <__unpack_f+0xe2>
    36da:	2f 57       	subi	r18, 0x7F	; 127
    36dc:	30 40       	sbci	r19, 0x00	; 0
    36de:	13 96       	adiw	r26, 0x03	; 3
    36e0:	3c 93       	st	X, r19
    36e2:	2e 93       	st	-X, r18
    36e4:	12 97       	sbiw	r26, 0x02	; 2
    36e6:	83 e0       	ldi	r24, 0x03	; 3
    36e8:	8c 93       	st	X, r24
    36ea:	87 e0       	ldi	r24, 0x07	; 7
    36ec:	44 0f       	add	r20, r20
    36ee:	55 1f       	adc	r21, r21
    36f0:	66 1f       	adc	r22, r22
    36f2:	77 1f       	adc	r23, r23
    36f4:	8a 95       	dec	r24
    36f6:	d1 f7       	brne	.-12     	; 0x36ec <__unpack_f+0xd4>
    36f8:	70 64       	ori	r23, 0x40	; 64
    36fa:	14 96       	adiw	r26, 0x04	; 4
    36fc:	4d 93       	st	X+, r20
    36fe:	5d 93       	st	X+, r21
    3700:	6d 93       	st	X+, r22
    3702:	7c 93       	st	X, r23
    3704:	17 97       	sbiw	r26, 0x07	; 7
    3706:	08 95       	ret

00003708 <__fpcmp_parts_f>:
    3708:	1f 93       	push	r17
    370a:	dc 01       	movw	r26, r24
    370c:	fb 01       	movw	r30, r22
    370e:	9c 91       	ld	r25, X
    3710:	92 30       	cpi	r25, 0x02	; 2
    3712:	08 f4       	brcc	.+2      	; 0x3716 <__fpcmp_parts_f+0xe>
    3714:	47 c0       	rjmp	.+142    	; 0x37a4 <__fpcmp_parts_f+0x9c>
    3716:	80 81       	ld	r24, Z
    3718:	82 30       	cpi	r24, 0x02	; 2
    371a:	08 f4       	brcc	.+2      	; 0x371e <__fpcmp_parts_f+0x16>
    371c:	43 c0       	rjmp	.+134    	; 0x37a4 <__fpcmp_parts_f+0x9c>
    371e:	94 30       	cpi	r25, 0x04	; 4
    3720:	51 f4       	brne	.+20     	; 0x3736 <__fpcmp_parts_f+0x2e>
    3722:	11 96       	adiw	r26, 0x01	; 1
    3724:	1c 91       	ld	r17, X
    3726:	84 30       	cpi	r24, 0x04	; 4
    3728:	99 f5       	brne	.+102    	; 0x3790 <__fpcmp_parts_f+0x88>
    372a:	81 81       	ldd	r24, Z+1	; 0x01
    372c:	68 2f       	mov	r22, r24
    372e:	70 e0       	ldi	r23, 0x00	; 0
    3730:	61 1b       	sub	r22, r17
    3732:	71 09       	sbc	r23, r1
    3734:	3f c0       	rjmp	.+126    	; 0x37b4 <__fpcmp_parts_f+0xac>
    3736:	84 30       	cpi	r24, 0x04	; 4
    3738:	21 f0       	breq	.+8      	; 0x3742 <__fpcmp_parts_f+0x3a>
    373a:	92 30       	cpi	r25, 0x02	; 2
    373c:	31 f4       	brne	.+12     	; 0x374a <__fpcmp_parts_f+0x42>
    373e:	82 30       	cpi	r24, 0x02	; 2
    3740:	b9 f1       	breq	.+110    	; 0x37b0 <__fpcmp_parts_f+0xa8>
    3742:	81 81       	ldd	r24, Z+1	; 0x01
    3744:	88 23       	and	r24, r24
    3746:	89 f1       	breq	.+98     	; 0x37aa <__fpcmp_parts_f+0xa2>
    3748:	2d c0       	rjmp	.+90     	; 0x37a4 <__fpcmp_parts_f+0x9c>
    374a:	11 96       	adiw	r26, 0x01	; 1
    374c:	1c 91       	ld	r17, X
    374e:	11 97       	sbiw	r26, 0x01	; 1
    3750:	82 30       	cpi	r24, 0x02	; 2
    3752:	f1 f0       	breq	.+60     	; 0x3790 <__fpcmp_parts_f+0x88>
    3754:	81 81       	ldd	r24, Z+1	; 0x01
    3756:	18 17       	cp	r17, r24
    3758:	d9 f4       	brne	.+54     	; 0x3790 <__fpcmp_parts_f+0x88>
    375a:	12 96       	adiw	r26, 0x02	; 2
    375c:	2d 91       	ld	r18, X+
    375e:	3c 91       	ld	r19, X
    3760:	13 97       	sbiw	r26, 0x03	; 3
    3762:	82 81       	ldd	r24, Z+2	; 0x02
    3764:	93 81       	ldd	r25, Z+3	; 0x03
    3766:	82 17       	cp	r24, r18
    3768:	93 07       	cpc	r25, r19
    376a:	94 f0       	brlt	.+36     	; 0x3790 <__fpcmp_parts_f+0x88>
    376c:	28 17       	cp	r18, r24
    376e:	39 07       	cpc	r19, r25
    3770:	bc f0       	brlt	.+46     	; 0x37a0 <__fpcmp_parts_f+0x98>
    3772:	14 96       	adiw	r26, 0x04	; 4
    3774:	8d 91       	ld	r24, X+
    3776:	9d 91       	ld	r25, X+
    3778:	0d 90       	ld	r0, X+
    377a:	bc 91       	ld	r27, X
    377c:	a0 2d       	mov	r26, r0
    377e:	24 81       	ldd	r18, Z+4	; 0x04
    3780:	35 81       	ldd	r19, Z+5	; 0x05
    3782:	46 81       	ldd	r20, Z+6	; 0x06
    3784:	57 81       	ldd	r21, Z+7	; 0x07
    3786:	28 17       	cp	r18, r24
    3788:	39 07       	cpc	r19, r25
    378a:	4a 07       	cpc	r20, r26
    378c:	5b 07       	cpc	r21, r27
    378e:	18 f4       	brcc	.+6      	; 0x3796 <__fpcmp_parts_f+0x8e>
    3790:	11 23       	and	r17, r17
    3792:	41 f0       	breq	.+16     	; 0x37a4 <__fpcmp_parts_f+0x9c>
    3794:	0a c0       	rjmp	.+20     	; 0x37aa <__fpcmp_parts_f+0xa2>
    3796:	82 17       	cp	r24, r18
    3798:	93 07       	cpc	r25, r19
    379a:	a4 07       	cpc	r26, r20
    379c:	b5 07       	cpc	r27, r21
    379e:	40 f4       	brcc	.+16     	; 0x37b0 <__fpcmp_parts_f+0xa8>
    37a0:	11 23       	and	r17, r17
    37a2:	19 f0       	breq	.+6      	; 0x37aa <__fpcmp_parts_f+0xa2>
    37a4:	61 e0       	ldi	r22, 0x01	; 1
    37a6:	70 e0       	ldi	r23, 0x00	; 0
    37a8:	05 c0       	rjmp	.+10     	; 0x37b4 <__fpcmp_parts_f+0xac>
    37aa:	6f ef       	ldi	r22, 0xFF	; 255
    37ac:	7f ef       	ldi	r23, 0xFF	; 255
    37ae:	02 c0       	rjmp	.+4      	; 0x37b4 <__fpcmp_parts_f+0xac>
    37b0:	60 e0       	ldi	r22, 0x00	; 0
    37b2:	70 e0       	ldi	r23, 0x00	; 0
    37b4:	cb 01       	movw	r24, r22
    37b6:	1f 91       	pop	r17
    37b8:	08 95       	ret

000037ba <__mulsi3>:
    37ba:	62 9f       	mul	r22, r18
    37bc:	d0 01       	movw	r26, r0
    37be:	73 9f       	mul	r23, r19
    37c0:	f0 01       	movw	r30, r0
    37c2:	82 9f       	mul	r24, r18
    37c4:	e0 0d       	add	r30, r0
    37c6:	f1 1d       	adc	r31, r1
    37c8:	64 9f       	mul	r22, r20
    37ca:	e0 0d       	add	r30, r0
    37cc:	f1 1d       	adc	r31, r1
    37ce:	92 9f       	mul	r25, r18
    37d0:	f0 0d       	add	r31, r0
    37d2:	83 9f       	mul	r24, r19
    37d4:	f0 0d       	add	r31, r0
    37d6:	74 9f       	mul	r23, r20
    37d8:	f0 0d       	add	r31, r0
    37da:	65 9f       	mul	r22, r21
    37dc:	f0 0d       	add	r31, r0
    37de:	99 27       	eor	r25, r25
    37e0:	72 9f       	mul	r23, r18
    37e2:	b0 0d       	add	r27, r0
    37e4:	e1 1d       	adc	r30, r1
    37e6:	f9 1f       	adc	r31, r25
    37e8:	63 9f       	mul	r22, r19
    37ea:	b0 0d       	add	r27, r0
    37ec:	e1 1d       	adc	r30, r1
    37ee:	f9 1f       	adc	r31, r25
    37f0:	bd 01       	movw	r22, r26
    37f2:	cf 01       	movw	r24, r30
    37f4:	11 24       	eor	r1, r1
    37f6:	08 95       	ret

000037f8 <__udivmodhi4>:
    37f8:	aa 1b       	sub	r26, r26
    37fa:	bb 1b       	sub	r27, r27
    37fc:	51 e1       	ldi	r21, 0x11	; 17
    37fe:	07 c0       	rjmp	.+14     	; 0x380e <__udivmodhi4_ep>

00003800 <__udivmodhi4_loop>:
    3800:	aa 1f       	adc	r26, r26
    3802:	bb 1f       	adc	r27, r27
    3804:	a6 17       	cp	r26, r22
    3806:	b7 07       	cpc	r27, r23
    3808:	10 f0       	brcs	.+4      	; 0x380e <__udivmodhi4_ep>
    380a:	a6 1b       	sub	r26, r22
    380c:	b7 0b       	sbc	r27, r23

0000380e <__udivmodhi4_ep>:
    380e:	88 1f       	adc	r24, r24
    3810:	99 1f       	adc	r25, r25
    3812:	5a 95       	dec	r21
    3814:	a9 f7       	brne	.-22     	; 0x3800 <__udivmodhi4_loop>
    3816:	80 95       	com	r24
    3818:	90 95       	com	r25
    381a:	bc 01       	movw	r22, r24
    381c:	cd 01       	movw	r24, r26
    381e:	08 95       	ret

00003820 <__udivmodsi4>:
    3820:	a1 e2       	ldi	r26, 0x21	; 33
    3822:	1a 2e       	mov	r1, r26
    3824:	aa 1b       	sub	r26, r26
    3826:	bb 1b       	sub	r27, r27
    3828:	fd 01       	movw	r30, r26
    382a:	0d c0       	rjmp	.+26     	; 0x3846 <__udivmodsi4_ep>

0000382c <__udivmodsi4_loop>:
    382c:	aa 1f       	adc	r26, r26
    382e:	bb 1f       	adc	r27, r27
    3830:	ee 1f       	adc	r30, r30
    3832:	ff 1f       	adc	r31, r31
    3834:	a2 17       	cp	r26, r18
    3836:	b3 07       	cpc	r27, r19
    3838:	e4 07       	cpc	r30, r20
    383a:	f5 07       	cpc	r31, r21
    383c:	20 f0       	brcs	.+8      	; 0x3846 <__udivmodsi4_ep>
    383e:	a2 1b       	sub	r26, r18
    3840:	b3 0b       	sbc	r27, r19
    3842:	e4 0b       	sbc	r30, r20
    3844:	f5 0b       	sbc	r31, r21

00003846 <__udivmodsi4_ep>:
    3846:	66 1f       	adc	r22, r22
    3848:	77 1f       	adc	r23, r23
    384a:	88 1f       	adc	r24, r24
    384c:	99 1f       	adc	r25, r25
    384e:	1a 94       	dec	r1
    3850:	69 f7       	brne	.-38     	; 0x382c <__udivmodsi4_loop>
    3852:	60 95       	com	r22
    3854:	70 95       	com	r23
    3856:	80 95       	com	r24
    3858:	90 95       	com	r25
    385a:	9b 01       	movw	r18, r22
    385c:	ac 01       	movw	r20, r24
    385e:	bd 01       	movw	r22, r26
    3860:	cf 01       	movw	r24, r30
    3862:	08 95       	ret

00003864 <__prologue_saves__>:
    3864:	2f 92       	push	r2
    3866:	3f 92       	push	r3
    3868:	4f 92       	push	r4
    386a:	5f 92       	push	r5
    386c:	6f 92       	push	r6
    386e:	7f 92       	push	r7
    3870:	8f 92       	push	r8
    3872:	9f 92       	push	r9
    3874:	af 92       	push	r10
    3876:	bf 92       	push	r11
    3878:	cf 92       	push	r12
    387a:	df 92       	push	r13
    387c:	ef 92       	push	r14
    387e:	ff 92       	push	r15
    3880:	0f 93       	push	r16
    3882:	1f 93       	push	r17
    3884:	cf 93       	push	r28
    3886:	df 93       	push	r29
    3888:	cd b7       	in	r28, 0x3d	; 61
    388a:	de b7       	in	r29, 0x3e	; 62
    388c:	ca 1b       	sub	r28, r26
    388e:	db 0b       	sbc	r29, r27
    3890:	0f b6       	in	r0, 0x3f	; 63
    3892:	f8 94       	cli
    3894:	de bf       	out	0x3e, r29	; 62
    3896:	0f be       	out	0x3f, r0	; 63
    3898:	cd bf       	out	0x3d, r28	; 61
    389a:	09 94       	ijmp

0000389c <__epilogue_restores__>:
    389c:	2a 88       	ldd	r2, Y+18	; 0x12
    389e:	39 88       	ldd	r3, Y+17	; 0x11
    38a0:	48 88       	ldd	r4, Y+16	; 0x10
    38a2:	5f 84       	ldd	r5, Y+15	; 0x0f
    38a4:	6e 84       	ldd	r6, Y+14	; 0x0e
    38a6:	7d 84       	ldd	r7, Y+13	; 0x0d
    38a8:	8c 84       	ldd	r8, Y+12	; 0x0c
    38aa:	9b 84       	ldd	r9, Y+11	; 0x0b
    38ac:	aa 84       	ldd	r10, Y+10	; 0x0a
    38ae:	b9 84       	ldd	r11, Y+9	; 0x09
    38b0:	c8 84       	ldd	r12, Y+8	; 0x08
    38b2:	df 80       	ldd	r13, Y+7	; 0x07
    38b4:	ee 80       	ldd	r14, Y+6	; 0x06
    38b6:	fd 80       	ldd	r15, Y+5	; 0x05
    38b8:	0c 81       	ldd	r16, Y+4	; 0x04
    38ba:	1b 81       	ldd	r17, Y+3	; 0x03
    38bc:	aa 81       	ldd	r26, Y+2	; 0x02
    38be:	b9 81       	ldd	r27, Y+1	; 0x01
    38c0:	ce 0f       	add	r28, r30
    38c2:	d1 1d       	adc	r29, r1
    38c4:	0f b6       	in	r0, 0x3f	; 63
    38c6:	f8 94       	cli
    38c8:	de bf       	out	0x3e, r29	; 62
    38ca:	0f be       	out	0x3f, r0	; 63
    38cc:	cd bf       	out	0x3d, r28	; 61
    38ce:	ed 01       	movw	r28, r26
    38d0:	08 95       	ret

000038d2 <strlen>:
    38d2:	fc 01       	movw	r30, r24
    38d4:	01 90       	ld	r0, Z+
    38d6:	00 20       	and	r0, r0
    38d8:	e9 f7       	brne	.-6      	; 0x38d4 <strlen+0x2>
    38da:	80 95       	com	r24
    38dc:	90 95       	com	r25
    38de:	8e 0f       	add	r24, r30
    38e0:	9f 1f       	adc	r25, r31
    38e2:	08 95       	ret

000038e4 <itoa>:
    38e4:	fb 01       	movw	r30, r22
    38e6:	9f 01       	movw	r18, r30
    38e8:	e8 94       	clt
    38ea:	42 30       	cpi	r20, 0x02	; 2
    38ec:	c4 f0       	brlt	.+48     	; 0x391e <itoa+0x3a>
    38ee:	45 32       	cpi	r20, 0x25	; 37
    38f0:	b4 f4       	brge	.+44     	; 0x391e <itoa+0x3a>
    38f2:	4a 30       	cpi	r20, 0x0A	; 10
    38f4:	29 f4       	brne	.+10     	; 0x3900 <itoa+0x1c>
    38f6:	97 fb       	bst	r25, 7
    38f8:	1e f4       	brtc	.+6      	; 0x3900 <itoa+0x1c>
    38fa:	90 95       	com	r25
    38fc:	81 95       	neg	r24
    38fe:	9f 4f       	sbci	r25, 0xFF	; 255
    3900:	64 2f       	mov	r22, r20
    3902:	77 27       	eor	r23, r23
    3904:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <__udivmodhi4>
    3908:	80 5d       	subi	r24, 0xD0	; 208
    390a:	8a 33       	cpi	r24, 0x3A	; 58
    390c:	0c f0       	brlt	.+2      	; 0x3910 <itoa+0x2c>
    390e:	89 5d       	subi	r24, 0xD9	; 217
    3910:	81 93       	st	Z+, r24
    3912:	cb 01       	movw	r24, r22
    3914:	00 97       	sbiw	r24, 0x00	; 0
    3916:	a1 f7       	brne	.-24     	; 0x3900 <itoa+0x1c>
    3918:	16 f4       	brtc	.+4      	; 0x391e <itoa+0x3a>
    391a:	5d e2       	ldi	r21, 0x2D	; 45
    391c:	51 93       	st	Z+, r21
    391e:	10 82       	st	Z, r1
    3920:	c9 01       	movw	r24, r18
    3922:	0c 94 93 1c 	jmp	0x3926	; 0x3926 <strrev>

00003926 <strrev>:
    3926:	dc 01       	movw	r26, r24
    3928:	fc 01       	movw	r30, r24
    392a:	67 2f       	mov	r22, r23
    392c:	71 91       	ld	r23, Z+
    392e:	77 23       	and	r23, r23
    3930:	e1 f7       	brne	.-8      	; 0x392a <strrev+0x4>
    3932:	32 97       	sbiw	r30, 0x02	; 2
    3934:	04 c0       	rjmp	.+8      	; 0x393e <strrev+0x18>
    3936:	7c 91       	ld	r23, X
    3938:	6d 93       	st	X+, r22
    393a:	70 83       	st	Z, r23
    393c:	62 91       	ld	r22, -Z
    393e:	ae 17       	cp	r26, r30
    3940:	bf 07       	cpc	r27, r31
    3942:	c8 f3       	brcs	.-14     	; 0x3936 <strrev+0x10>
    3944:	08 95       	ret

00003946 <_exit>:
    3946:	f8 94       	cli

00003948 <__stop_program>:
    3948:	ff cf       	rjmp	.-2      	; 0x3948 <__stop_program>
