###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:26:59 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.229
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.266
- Arrival Time                 10.192
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.074 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.097 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.027 | 0.027 |   0.050 |    0.124 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.101 | 0.188 |   0.239 |    0.313 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.108 | 0.162 |   0.401 |    0.475 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.063 | 0.075 |   0.476 |    0.550 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.068 | 0.058 |   0.534 |    0.608 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.065 | 0.075 |   0.609 |    0.683 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.084 | 0.072 |   0.681 |    0.755 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.181 | 0.381 |   1.062 |    1.136 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.297 | 0.217 |   1.279 |    1.353 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.091 | 0.101 |   1.380 |    1.454 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.149 | 0.130 |   1.510 |    1.584 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.134 | 0.124 |   1.634 |    1.708 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.095 | 0.094 |   1.728 |    1.802 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.170 | 0.114 |   1.842 |    1.915 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.184 | 0.148 |   1.989 |    2.063 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.203 | 0.175 |   2.164 |    2.238 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.213 | 0.178 |   2.342 |    2.416 | 
     | U0_ALU/div_29/FE_RC_54_0                | B ^ -> Y v   | NAND2X3M    | 0.115 | 0.118 |   2.460 |    2.534 | 
     | U0_ALU/div_29/FE_RC_97_0                | A v -> Y ^   | INVX2M      | 0.067 | 0.072 |   2.532 |    2.606 | 
     | U0_ALU/div_29/FE_RC_110_0               | A ^ -> Y v   | INVX2M      | 0.034 | 0.040 |   2.573 |    2.646 | 
     | U0_ALU/div_29/FE_RC_109_0               | B v -> Y ^   | NAND2BX2M   | 0.130 | 0.089 |   2.662 |    2.735 | 
     | U0_ALU/div_29/FE_RC_104_0               | B ^ -> Y v   | NAND2X4M    | 0.120 | 0.111 |   2.772 |    2.846 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 v -> Y ^  | OAI2B2X8M   | 0.378 | 0.191 |   2.964 |    3.037 | 
     | U0_ALU/div_29/U38                       | S0 ^ -> Y v  | MX2X1M      | 0.257 | 0.413 |   3.377 |    3.450 | 
     | U0_ALU/div_29/FE_RC_184_0               | A v -> Y ^   | NOR2X3M     | 0.146 | 0.148 |   3.525 |    3.599 | 
     | U0_ALU/div_29/FE_RC_181_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.109 | 0.130 |   3.655 |    3.729 | 
     | U0_ALU/div_29/FE_RC_202_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.052 |   3.707 |    3.781 | 
     | U0_ALU/div_29/FE_RC_201_0               | A v -> Y ^   | NAND2X2M    | 0.210 | 0.130 |   3.837 |    3.911 | 
     | U0_ALU/div_29/FE_RC_212_0               | A ^ -> Y v   | NAND2X6M    | 0.176 | 0.159 |   3.996 |    4.070 | 
     | U0_ALU/div_29/U37                       | S0 v -> Y ^  | CLKMX2X2M   | 0.213 | 0.320 |   4.316 |    4.390 | 
     | U0_ALU/div_29/FE_RC_284_0               | A ^ -> Y v   | CLKINVX2M   | 0.099 | 0.107 |   4.424 |    4.498 | 
     | U0_ALU/div_29/FE_RC_283_0               | A v -> Y ^   | NAND2X3M    | 0.090 | 0.081 |   4.505 |    4.579 | 
     | U0_ALU/div_29/FE_RC_318_0               | AN ^ -> Y ^  | NOR2BX4M    | 0.150 | 0.158 |   4.663 |    4.737 | 
     | U0_ALU/div_29/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.123 | 0.113 |   4.776 |    4.850 | 
     | U0_ALU/div_29/FE_RC_353_0               | A v -> Y ^   | NAND2X2M    | 0.241 | 0.169 |   4.945 |    5.019 | 
     | U0_ALU/div_29/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.229 | 0.353 |   5.298 |    5.372 | 
     | U0_ALU/div_29/FE_RC_383_0               | A v -> Y ^   | NAND2X4M    | 0.137 | 0.142 |   5.440 |    5.514 | 
     | U0_ALU/div_29/FE_RC_382_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.057 |   5.497 |    5.571 | 
     | U0_ALU/div_29/FE_RC_381_0               | B v -> Y ^   | NAND2X2M    | 0.084 | 0.070 |   5.568 |    5.642 | 
     | U0_ALU/div_29/FE_RC_406_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.051 |   5.619 |    5.693 | 
     | U0_ALU/div_29/FE_RC_405_0               | A v -> Y ^   | NOR2X3M     | 0.184 | 0.126 |   5.745 |    5.819 | 
     | U0_ALU/div_29/FE_RC_404_0               | A ^ -> Y v   | NAND2X4M    | 0.099 | 0.101 |   5.845 |    5.919 | 
     | U0_ALU/div_29/FE_RC_403_0               | A v -> Y ^   | NAND2X4M    | 0.076 | 0.072 |   5.917 |    5.991 | 
     | U0_ALU/div_29/FE_RC_402_0               | A ^ -> Y v   | NAND2X4M    | 0.067 | 0.063 |   5.981 |    6.055 | 
     | U0_ALU/div_29/FE_RC_471_0               | A v -> Y ^   | CLKNAND2X8M | 0.135 | 0.099 |   6.079 |    6.153 | 
     | U0_ALU/div_29/FE_RC_494_0               | A ^ -> Y v   | CLKINVX6M   | 0.126 | 0.118 |   6.198 |    6.272 | 
     | U0_ALU/div_29/U53                       | S0 v -> Y ^  | CLKMX2X2M   | 0.183 | 0.287 |   6.485 |    6.559 | 
     | U0_ALU/div_29/FE_RC_503_0               | A ^ -> Y ^   | CLKAND2X6M  | 0.082 | 0.194 |   6.679 |    6.753 | 
     | U0_ALU/div_29/FE_RC_502_0               | A ^ -> Y v   | INVX2M      | 0.118 | 0.097 |   6.776 |    6.850 | 
     | U0_ALU/div_29/FE_RC_536_0               | A0 v -> Y ^  | OAI2B1X4M   | 0.240 | 0.187 |   6.963 |    7.037 | 
     | U0_ALU/div_29/FE_RC_535_0               | A ^ -> Y v   | NAND2X3M    | 0.103 | 0.102 |   7.065 |    7.139 | 
     | U0_ALU/div_29/FE_RC_531_0               | B v -> Y ^   | NAND3X4M    | 0.089 | 0.085 |   7.150 |    7.224 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI ^ -> CO ^ | ADDFHX1M    | 0.135 | 0.211 |   7.361 |    7.435 | 
     | U0_ALU/div_29/U71                       | A ^ -> Y ^   | AND2X8M     | 0.158 | 0.194 |   7.555 |    7.629 | 
     | U0_ALU/div_29/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.101 | 0.240 |   7.795 |    7.869 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   8.182 |    8.256 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.241 |   8.423 |    8.497 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |   8.660 |    8.734 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.236 |   8.896 |    8.970 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.095 | 0.241 |   9.137 |    9.211 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.236 |   9.374 |    9.448 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.126 | 0.275 |   9.649 |    9.723 | 
     | U0_ALU/U84                              | C0 v -> Y ^  | AOI222X4M   | 0.451 | 0.387 |  10.036 |   10.110 | 
     | U0_ALU/U81                              | A1 ^ -> Y v  | AOI31X2M    | 0.145 | 0.156 |  10.192 |   10.266 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.145 | 0.000 |  10.192 |   10.266 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -0.074 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.051 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -0.023 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |    0.165 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |    0.356 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |    0.356 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |    0.515 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |    0.572 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |    0.619 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^          | SDFFRHQX1M | 0.049 | 0.002 |   0.695 |    0.621 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.403
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.091
- Arrival Time                  8.009
= Slack Time                    2.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.082 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    2.105 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    2.132 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    2.320 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    2.483 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    2.558 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    2.616 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    2.691 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    2.763 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    3.524 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    3.797 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    4.025 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    4.200 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    4.760 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.246 |    5.327 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    5.888 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    6.451 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    7.013 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    7.601 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.319 |   5.838 |    7.919 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.920 |    8.001 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.309 |    8.391 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.590 |    8.671 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.147 | 0.418 |   7.007 |    9.089 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.444 | 0.317 |   7.324 |    9.406 | 
     | U0_ALU/mult_28/FS_1/U11             | A1 ^ -> Y v  | OAI21X1M   | 0.133 | 0.152 |   7.476 |    9.558 | 
     | U0_ALU/mult_28/FS_1/U2              | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.184 |   7.661 |    9.742 | 
     | U0_ALU/mult_28/FS_1/U6              | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.817 |    9.899 | 
     | U0_ALU/U42                          | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.192 |   8.009 |   10.091 | 
     | U0_ALU/\ALU_OUT_reg[15]             | D v          | SDFFRQX2M  | 0.090 | 0.000 |   8.009 |   10.091 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.082 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -2.059 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -2.031 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -1.843 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -1.652 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.652 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -1.493 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -1.436 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -1.389 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -1.388 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.239
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.256
- Arrival Time                  8.011
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.245 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    2.268 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.027 | 0.027 |   0.050 |    2.295 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.101 | 0.188 |   0.239 |    2.483 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.108 | 0.162 |   0.401 |    2.645 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.063 | 0.075 |   0.476 |    2.721 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.068 | 0.058 |   0.534 |    2.779 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.065 | 0.075 |   0.609 |    2.854 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.084 | 0.072 |   0.681 |    2.926 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.181 | 0.381 |   1.062 |    3.306 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.297 | 0.217 |   1.279 |    3.523 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.091 | 0.101 |   1.380 |    3.625 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.149 | 0.130 |   1.510 |    3.754 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.134 | 0.124 |   1.634 |    3.878 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.095 | 0.094 |   1.728 |    3.972 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.170 | 0.114 |   1.842 |    4.086 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.184 | 0.148 |   1.989 |    4.234 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.203 | 0.175 |   2.164 |    4.408 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.213 | 0.178 |   2.342 |    4.587 | 
     | U0_ALU/div_29/FE_RC_54_0                | B ^ -> Y v   | NAND2X3M    | 0.115 | 0.118 |   2.460 |    4.704 | 
     | U0_ALU/div_29/FE_RC_97_0                | A v -> Y ^   | INVX2M      | 0.067 | 0.072 |   2.532 |    4.777 | 
     | U0_ALU/div_29/FE_RC_110_0               | A ^ -> Y v   | INVX2M      | 0.034 | 0.040 |   2.573 |    4.817 | 
     | U0_ALU/div_29/FE_RC_109_0               | B v -> Y ^   | NAND2BX2M   | 0.130 | 0.089 |   2.662 |    4.906 | 
     | U0_ALU/div_29/FE_RC_104_0               | B ^ -> Y v   | NAND2X4M    | 0.120 | 0.111 |   2.772 |    5.017 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 v -> Y ^  | OAI2B2X8M   | 0.378 | 0.191 |   2.963 |    5.208 | 
     | U0_ALU/div_29/U38                       | S0 ^ -> Y v  | MX2X1M      | 0.257 | 0.413 |   3.377 |    5.621 | 
     | U0_ALU/div_29/FE_RC_184_0               | A v -> Y ^   | NOR2X3M     | 0.146 | 0.148 |   3.525 |    5.769 | 
     | U0_ALU/div_29/FE_RC_181_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.109 | 0.130 |   3.655 |    5.900 | 
     | U0_ALU/div_29/FE_RC_202_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.052 |   3.707 |    5.952 | 
     | U0_ALU/div_29/FE_RC_201_0               | A v -> Y ^   | NAND2X2M    | 0.210 | 0.130 |   3.837 |    6.082 | 
     | U0_ALU/div_29/FE_RC_212_0               | A ^ -> Y v   | NAND2X6M    | 0.176 | 0.159 |   3.996 |    6.241 | 
     | U0_ALU/div_29/U37                       | S0 v -> Y ^  | CLKMX2X2M   | 0.213 | 0.320 |   4.316 |    6.561 | 
     | U0_ALU/div_29/FE_RC_284_0               | A ^ -> Y v   | CLKINVX2M   | 0.099 | 0.107 |   4.424 |    6.668 | 
     | U0_ALU/div_29/FE_RC_283_0               | A v -> Y ^   | NAND2X3M    | 0.090 | 0.081 |   4.505 |    6.750 | 
     | U0_ALU/div_29/FE_RC_318_0               | AN ^ -> Y ^  | NOR2BX4M    | 0.150 | 0.158 |   4.663 |    6.908 | 
     | U0_ALU/div_29/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.123 | 0.113 |   4.776 |    7.021 | 
     | U0_ALU/div_29/FE_RC_353_0               | A v -> Y ^   | NAND2X2M    | 0.241 | 0.169 |   4.945 |    7.190 | 
     | U0_ALU/div_29/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.229 | 0.353 |   5.298 |    7.543 | 
     | U0_ALU/div_29/FE_RC_383_0               | A v -> Y ^   | NAND2X4M    | 0.137 | 0.142 |   5.440 |    7.684 | 
     | U0_ALU/div_29/FE_RC_382_0               | A ^ -> Y v   | INVX2M      | 0.051 | 0.057 |   5.497 |    7.742 | 
     | U0_ALU/div_29/FE_RC_381_0               | B v -> Y ^   | NAND2X2M    | 0.084 | 0.070 |   5.568 |    7.812 | 
     | U0_ALU/div_29/FE_RC_406_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.051 |   5.619 |    7.864 | 
     | U0_ALU/div_29/FE_RC_405_0               | A v -> Y ^   | NOR2X3M     | 0.184 | 0.126 |   5.745 |    7.989 | 
     | U0_ALU/div_29/FE_RC_404_0               | A ^ -> Y v   | NAND2X4M    | 0.099 | 0.101 |   5.845 |    8.090 | 
     | U0_ALU/div_29/FE_RC_403_0               | A v -> Y ^   | NAND2X4M    | 0.076 | 0.072 |   5.917 |    8.162 | 
     | U0_ALU/div_29/FE_RC_402_0               | A ^ -> Y v   | NAND2X4M    | 0.067 | 0.063 |   5.981 |    8.225 | 
     | U0_ALU/div_29/FE_RC_471_0               | A v -> Y ^   | CLKNAND2X8M | 0.135 | 0.099 |   6.079 |    8.324 | 
     | U0_ALU/div_29/FE_RC_494_0               | A ^ -> Y v   | CLKINVX6M   | 0.126 | 0.118 |   6.198 |    8.442 | 
     | U0_ALU/div_29/U53                       | S0 v -> Y v  | CLKMX2X2M   | 0.192 | 0.280 |   6.478 |    8.722 | 
     | U0_ALU/div_29/FE_RC_503_0               | A v -> Y v   | CLKAND2X6M  | 0.072 | 0.176 |   6.653 |    8.898 | 
     | U0_ALU/div_29/FE_RC_502_0               | A v -> Y ^   | INVX2M      | 0.240 | 0.160 |   6.813 |    9.058 | 
     | U0_ALU/div_29/FE_RC_536_0               | A0 ^ -> Y v  | OAI2B1X4M   | 0.089 | 0.108 |   6.921 |    9.166 | 
     | U0_ALU/div_29/FE_RC_535_0               | A v -> Y ^   | NAND2X3M    | 0.093 | 0.080 |   7.001 |    9.245 | 
     | U0_ALU/div_29/FE_RC_531_0               | B ^ -> Y v   | NAND3X4M    | 0.076 | 0.082 |   7.083 |    9.327 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.132 | 0.284 |   7.366 |    9.611 | 
     | U0_ALU/div_29/U71                       | A v -> Y v   | AND2X8M     | 0.093 | 0.197 |   7.563 |    9.808 | 
     | U0_ALU/U87                              | A0 v -> Y ^  | AOI222X1M   | 0.496 | 0.270 |   7.833 |   10.078 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.185 | 0.178 |   8.011 |   10.255 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRHQX1M  | 0.185 | 0.000 |   8.011 |   10.256 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.245 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -2.222 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -2.194 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -2.006 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -1.815 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.815 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -1.656 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -1.599 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -1.552 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^          | SDFFRHQX1M | 0.049 | 0.002 |   0.695 |   -1.550 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  7.792
= Slack Time                    2.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.302 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    2.325 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    2.352 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    2.541 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    2.703 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    2.778 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    2.836 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    2.911 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    2.983 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    3.744 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    4.017 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    4.246 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    4.420 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    4.980 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.245 |    5.548 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    6.108 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    6.671 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    7.233 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    7.821 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.319 |   5.838 |    8.140 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.920 |    8.222 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.309 |    8.612 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.590 |    8.892 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.147 | 0.418 |   7.007 |    9.310 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.444 | 0.317 |   7.324 |    9.626 | 
     | U0_ALU/mult_28/FS_1/U12             | C ^ -> Y v   | XOR3XLM    | 0.162 | 0.270 |   7.594 |    9.897 | 
     | U0_ALU/U41                          | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.198 |   7.792 |   10.094 | 
     | U0_ALU/\ALU_OUT_reg[14]             | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.792 |   10.094 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.302 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -2.279 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -2.252 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -2.063 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -1.872 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.872 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -1.714 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -1.657 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -1.609 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.694 |   -1.608 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.095
- Arrival Time                  7.343
= Slack Time                    2.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.752 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    2.775 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    2.802 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    2.991 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    3.153 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    3.228 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    3.286 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    3.361 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    3.433 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    4.194 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    4.467 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    4.695 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    4.870 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    5.430 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.246 |    5.997 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    6.558 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    7.121 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    7.683 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    8.271 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.319 |   5.838 |    8.590 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.920 |    8.671 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.309 |    9.061 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.590 |    9.342 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.147 | 0.418 |   7.007 |    9.759 | 
     | U0_ALU/mult_28/FS_1/U14             | A v -> Y v   | XNOR2X1M   | 0.110 | 0.155 |   7.162 |    9.914 | 
     | U0_ALU/U40                          | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.181 |   7.343 |   10.095 | 
     | U0_ALU/\ALU_OUT_reg[13]             | D v          | SDFFRQX2M  | 0.074 | 0.000 |   7.343 |   10.095 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.752 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -2.729 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -2.701 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -2.513 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -2.322 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.322 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -2.163 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -2.106 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -2.059 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.694 |   -2.057 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.095
- Arrival Time                  6.990
= Slack Time                    3.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.105 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    3.128 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    3.155 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    3.344 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    3.506 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    3.581 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    3.639 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    3.714 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    3.786 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    4.547 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    4.820 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    5.049 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    5.223 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    5.783 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.245 |    6.351 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    6.911 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    7.474 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    8.036 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    8.624 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.319 |   5.838 |    8.943 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.920 |    9.025 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.309 |    9.415 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.590 |    9.695 | 
     | U0_ALU/mult_28/FS_1/U19             | B v -> Y v   | CLKXOR2X2M | 0.082 | 0.227 |   6.817 |    9.922 | 
     | U0_ALU/U39                          | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.173 |   6.990 |   10.095 | 
     | U0_ALU/\ALU_OUT_reg[12]             | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.990 |   10.095 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.105 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -3.082 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -3.055 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -2.866 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -2.675 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.675 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -2.517 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -2.460 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -2.412 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.695 |   -2.410 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.251
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.244
- Arrival Time                  7.039
= Slack Time                    3.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                     |             |             |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.205 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    3.228 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M   | 0.027 | 0.027 |   0.050 |    3.255 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M      | 0.101 | 0.188 |   0.239 |    3.443 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M  | 0.108 | 0.162 |   0.401 |    3.606 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.063 | 0.075 |   0.476 |    3.681 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M  | 0.068 | 0.058 |   0.534 |    3.739 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M  | 0.065 | 0.075 |   0.609 |    3.814 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M  | 0.084 | 0.072 |   0.681 |    3.886 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M  | 0.181 | 0.381 |   1.062 |    4.266 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M     | 0.297 | 0.217 |   1.279 |    4.483 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M      | 0.091 | 0.101 |   1.380 |    4.585 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M     | 0.149 | 0.130 |   1.510 |    4.715 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M   | 0.134 | 0.124 |   1.634 |    4.839 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M      | 0.095 | 0.094 |   1.728 |    4.933 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M    | 0.170 | 0.114 |   1.842 |    5.046 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M    | 0.184 | 0.148 |   1.989 |    5.194 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M   | 0.203 | 0.175 |   2.164 |    5.368 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M    | 0.213 | 0.178 |   2.342 |    5.547 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M    | 0.115 | 0.118 |   2.460 |    5.665 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M      | 0.067 | 0.072 |   2.532 |    5.737 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M      | 0.034 | 0.040 |   2.573 |    5.777 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M   | 0.130 | 0.089 |   2.662 |    5.866 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M    | 0.120 | 0.111 |   2.772 |    5.977 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M   | 0.378 | 0.191 |   2.963 |    6.168 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M      | 0.257 | 0.413 |   3.377 |    6.581 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M     | 0.146 | 0.148 |   3.525 |    6.729 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M   | 0.109 | 0.130 |   3.655 |    6.860 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M      | 0.045 | 0.052 |   3.707 |    6.912 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M    | 0.210 | 0.130 |   3.837 |    7.042 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M    | 0.176 | 0.159 |   3.996 |    7.201 | 
     | U0_ALU/div_29/U37                   | S0 v -> Y ^ | CLKMX2X2M   | 0.213 | 0.320 |   4.316 |    7.521 | 
     | U0_ALU/div_29/FE_RC_284_0           | A ^ -> Y v  | CLKINVX2M   | 0.099 | 0.107 |   4.424 |    7.628 | 
     | U0_ALU/div_29/FE_RC_283_0           | A v -> Y ^  | NAND2X3M    | 0.090 | 0.081 |   4.505 |    7.710 | 
     | U0_ALU/div_29/FE_RC_318_0           | AN ^ -> Y ^ | NOR2BX4M    | 0.150 | 0.158 |   4.663 |    7.868 | 
     | U0_ALU/div_29/FE_RC_317_0           | A ^ -> Y v  | NAND2X4M    | 0.123 | 0.113 |   4.776 |    7.981 | 
     | U0_ALU/div_29/FE_RC_353_0           | A v -> Y ^  | NAND2X2M    | 0.241 | 0.169 |   4.945 |    8.150 | 
     | U0_ALU/div_29/U49                   | S0 ^ -> Y v | CLKMX2X2M   | 0.229 | 0.353 |   5.298 |    8.503 | 
     | U0_ALU/div_29/FE_RC_383_0           | A v -> Y ^  | NAND2X4M    | 0.137 | 0.142 |   5.440 |    8.645 | 
     | U0_ALU/div_29/FE_RC_382_0           | A ^ -> Y v  | INVX2M      | 0.051 | 0.057 |   5.497 |    8.702 | 
     | U0_ALU/div_29/FE_RC_381_0           | B v -> Y ^  | NAND2X2M    | 0.084 | 0.070 |   5.568 |    8.773 | 
     | U0_ALU/div_29/FE_RC_406_0           | A ^ -> Y v  | INVX2M      | 0.046 | 0.051 |   5.619 |    8.824 | 
     | U0_ALU/div_29/FE_RC_405_0           | A v -> Y ^  | NOR2X3M     | 0.184 | 0.126 |   5.745 |    8.950 | 
     | U0_ALU/div_29/FE_RC_404_0           | A ^ -> Y v  | NAND2X4M    | 0.099 | 0.101 |   5.845 |    9.050 | 
     | U0_ALU/div_29/FE_RC_403_0           | A v -> Y ^  | NAND2X4M    | 0.076 | 0.072 |   5.917 |    9.122 | 
     | U0_ALU/div_29/FE_RC_402_0           | A ^ -> Y v  | NAND2X4M    | 0.067 | 0.063 |   5.981 |    9.185 | 
     | U0_ALU/div_29/FE_RC_471_0           | A v -> Y ^  | CLKNAND2X8M | 0.135 | 0.099 |   6.079 |    9.284 | 
     | U0_ALU/div_29/FE_RC_494_0           | A ^ -> Y v  | CLKINVX6M   | 0.126 | 0.118 |   6.198 |    9.403 | 
     | U0_ALU/U60                          | C0 v -> Y ^ | AOI222X1M   | 0.833 | 0.616 |   6.814 |   10.019 | 
     | U0_ALU/U57                          | A1 ^ -> Y v | AOI31X2M    | 0.232 | 0.224 |   7.038 |   10.243 | 
     | U0_ALU/\ALU_OUT_reg[2]              | D v         | SDFFRHQX1M  | 0.232 | 0.000 |   7.039 |   10.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.205 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -3.182 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -3.154 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -2.966 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -2.775 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.775 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -2.616 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -2.559 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -2.512 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^          | SDFFRHQX1M | 0.049 | 0.002 |   0.695 |   -2.510 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U1_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U1_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.295
- Setup                         0.296
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.799
- Arrival Time                  6.416
= Slack Time                    3.383
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    3.382 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.409 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    3.504 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    3.616 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    3.732 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    3.848 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    3.963 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    4.080 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    4.114 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    4.301 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    4.463 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    4.538 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    4.596 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    4.671 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    4.733 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    5.321 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    5.559 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    5.795 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    6.187 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    6.376 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    6.642 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    6.909 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    7.170 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    7.463 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    7.619 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    7.766 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    8.160 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    8.308 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    8.652 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    8.773 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |    8.909 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |    9.008 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |    9.215 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |    9.316 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |    9.477 | 
     | U1_clock_divider/U32                | A2 v -> Y ^ | OAI32X1M   | 0.429 | 0.322 |   6.416 |    9.799 | 
     | U1_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.429 | 0.000 |   6.416 |    9.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -3.383 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -3.356 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -3.331 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -3.089 | 
     | U1_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.231 | 0.001 |   0.295 |   -3.088 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.095
- Arrival Time                  6.645
= Slack Time                    3.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.450 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    3.473 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    3.501 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    3.689 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    3.851 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    3.926 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    3.985 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.060 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.131 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    4.893 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    5.165 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    5.394 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    5.568 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    6.129 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.245 |    6.696 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    7.256 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    7.819 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    8.382 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    8.969 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.319 |   5.838 |    9.288 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.920 |    9.370 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.309 |    9.760 | 
     | U0_ALU/mult_28/FS_1/U7              | A v -> Y v   | XNOR2X1M   | 0.112 | 0.153 |   6.462 |    9.913 | 
     | U0_ALU/U38                          | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.182 |   6.645 |   10.095 | 
     | U0_ALU/\ALU_OUT_reg[11]             | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.645 |   10.095 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.450 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -3.427 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -3.400 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -3.212 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.020 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.020 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -2.862 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -2.805 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -2.757 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.695 |   -2.755 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.402
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  6.477
= Slack Time                    3.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.616 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    3.639 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    3.666 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    3.855 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    4.017 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    4.092 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    4.150 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.225 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.297 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    5.058 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    5.331 | 
     | U0_ALU/mult_28/U106                 | B v -> Y ^   | NOR2X1M    | 0.258 | 0.225 |   1.940 |    5.556 | 
     | U0_ALU/mult_28/U4                   | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.173 |   2.113 |    5.729 | 
     | U0_ALU/mult_28/S2_2_3               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.552 |   2.665 |    6.281 | 
     | U0_ALU/mult_28/S2_3_3               | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.231 |    6.847 | 
     | U0_ALU/mult_28/S2_4_3               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.795 |    7.411 | 
     | U0_ALU/mult_28/S2_5_3               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.358 |    7.974 | 
     | U0_ALU/mult_28/S2_6_3               | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.921 |    8.537 | 
     | U0_ALU/mult_28/S4_3                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.510 |    9.126 | 
     | U0_ALU/mult_28/U14                  | B v -> Y v   | CLKXOR2X2M | 0.121 | 0.271 |   5.781 |    9.397 | 
     | U0_ALU/mult_28/FS_1/U25             | B v -> Y ^   | NOR2X1M    | 0.175 | 0.150 |   5.931 |    9.547 | 
     | U0_ALU/mult_28/FS_1/U10             | AN ^ -> Y ^  | NAND2BX1M  | 0.117 | 0.161 |   6.092 |    9.708 | 
     | U0_ALU/mult_28/FS_1/U9              | A ^ -> Y v   | CLKXOR2X2M | 0.079 | 0.206 |   6.298 |    9.914 | 
     | U0_ALU/U37                          | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.179 |   6.477 |   10.093 | 
     | U0_ALU/\ALU_OUT_reg[10]             | D v          | SDFFRQX2M  | 0.083 | 0.000 |   6.477 |   10.093 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.616 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -3.593 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -3.566 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -3.377 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.186 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.186 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -3.028 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -2.971 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -2.923 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.695 |   -2.921 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.089
- Arrival Time                  6.140
= Slack Time                    3.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.949 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    3.972 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    3.999 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.101 | 0.188 |   0.239 |    4.188 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    4.350 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.476 |    4.425 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   0.534 |    4.483 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.558 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.630 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    5.391 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.268 | 0.273 |   1.715 |    5.664 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.265 | 0.228 |   1.944 |    5.892 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.174 |   2.118 |    6.067 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.560 |   2.678 |    6.627 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.567 |   3.245 |    7.194 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.806 |    7.755 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.369 |    8.318 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.931 |    8.880 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.519 |    9.468 | 
     | U0_ALU/mult_28/U11                  | B v -> Y v   | CLKXOR2X2M | 0.136 | 0.283 |   5.803 |    9.751 | 
     | U0_ALU/mult_28/FS_1/U4              | A v -> Y v   | XNOR2X2M   | 0.102 | 0.138 |   5.940 |    9.889 | 
     | U0_ALU/U36                          | A0N v -> Y v | OAI2BB1X2M | 0.100 | 0.199 |   6.140 |   10.089 | 
     | U0_ALU/\ALU_OUT_reg[9]              | D v          | SDFFRQX2M  | 0.100 | 0.000 |   6.140 |   10.089 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.949 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -3.926 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -3.898 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -3.710 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.519 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.519 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -3.360 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -3.303 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -3.256 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -3.255 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  6.001
= Slack Time                    4.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.082 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    4.105 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    4.132 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    4.321 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    4.483 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    4.558 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    4.616 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.691 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.763 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    5.524 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.268 | 0.273 |   1.715 |    5.797 | 
     | U0_ALU/mult_28/U108                 | B v -> Y ^  | NOR2X1M    | 0.241 | 0.214 |   1.929 |    6.011 | 
     | U0_ALU/mult_28/U6                   | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.167 |   2.096 |    6.178 | 
     | U0_ALU/mult_28/S2_2_1               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.645 |    6.726 | 
     | U0_ALU/mult_28/S2_3_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   3.203 |    7.285 | 
     | U0_ALU/mult_28/S2_4_1               | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.769 |    7.851 | 
     | U0_ALU/mult_28/S2_5_1               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.562 |   4.331 |    8.412 | 
     | U0_ALU/mult_28/S2_6_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.889 |    8.971 | 
     | U0_ALU/mult_28/S4_1                 | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   5.481 |    9.563 | 
     | U0_ALU/mult_28/U24                  | A v -> Y ^  | INVX2M     | 0.076 | 0.082 |   5.563 |    9.645 | 
     | U0_ALU/mult_28/U30                  | B ^ -> Y v  | XNOR2X2M   | 0.109 | 0.096 |   5.660 |    9.742 | 
     | U0_ALU/U92                          | B0 v -> Y ^ | AOI2BB2XLM | 0.288 | 0.216 |   5.876 |    9.958 | 
     | U0_ALU/U90                          | A1 ^ -> Y v | AOI21X2M   | 0.130 | 0.125 |   6.000 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[8]              | D v         | SDFFRQX2M  | 0.130 | 0.000 |   6.001 |   10.083 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.082 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -4.059 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -4.031 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -3.843 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.652 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.652 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -3.493 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -3.436 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -3.389 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -3.388 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U0_clock_divider/o_div_clk_reg_reg/D   (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.294
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.713
- Arrival Time                  5.574
= Slack Time                    4.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.139 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.165 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.260 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.372 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.488 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.604 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    4.719 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    4.836 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    4.870 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.057 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.219 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.294 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.352 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    5.427 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    5.504 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    6.045 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    6.188 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    6.324 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    6.606 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    6.871 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    7.163 | 
     | U0_clock_divider/U56                | B v -> Y ^  | XNOR2X1M   | 0.495 | 0.281 |   3.306 |    7.445 | 
     | U0_clock_divider/add_18/U1_1_5      | A ^ -> S ^  | ADDHX1M    | 0.455 | 0.310 |   3.616 |    7.755 | 
     | U0_clock_divider/U25                | A ^ -> Y v  | INVX2M     | 0.104 | 0.089 |   3.706 |    7.844 | 
     | U0_clock_divider/U72                | A1 v -> Y ^ | AOI221XLM  | 0.746 | 0.524 |   4.230 |    8.368 | 
     | U0_clock_divider/U73                | C0 ^ -> Y v | AOI221XLM  | 0.303 | 0.200 |   4.430 |    8.568 | 
     | U0_clock_divider/U74                | B0 v -> Y ^ | AOI2BB1X1M | 0.206 | 0.196 |   4.626 |    8.764 | 
     | U0_clock_divider/U75                | B ^ -> Y v  | NOR2X1M    | 0.084 | 0.094 |   4.719 |    8.858 | 
     | U0_clock_divider/U35                | A0 v -> Y ^ | AOI22X1M   | 0.264 | 0.169 |   4.888 |    9.027 | 
     | U0_clock_divider/U34                | AN ^ -> Y ^ | NAND2BX2M  | 0.142 | 0.183 |   5.072 |    9.210 | 
     | U0_clock_divider/U30                | B0 ^ -> Y v | OAI2B11X2M | 0.178 | 0.148 |   5.220 |    9.358 | 
     | U0_clock_divider/U5                 | A v -> Y ^  | INVX2M     | 0.242 | 0.192 |   5.412 |    9.551 | 
     | U0_clock_divider/U31                | A2 ^ -> Y v | OAI32X1M   | 0.137 | 0.162 |   5.574 |    9.713 | 
     | U0_clock_divider/o_div_clk_reg_reg  | D v         | SDFFRQX2M  | 0.137 | 0.000 |   5.574 |    9.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.139 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.112 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.087 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -3.845 | 
     | U0_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.231 | 0.001 |   0.294 |   -3.844 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.076
- Arrival Time                  5.896
= Slack Time                    4.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.181 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    4.204 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    4.231 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    4.419 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    4.581 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    4.657 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    4.715 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.790 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.862 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    5.623 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.268 | 0.273 |   1.715 |    5.896 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.286 | 0.240 |   1.955 |    6.135 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.174 |   2.129 |    6.310 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.678 |    6.858 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.238 |    7.419 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.801 |    7.981 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.361 |    8.541 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.923 |    9.104 | 
     | U0_ALU/mult_28/S4_0                 | B ^ -> S v  | ADDFX2M    | 0.157 | 0.593 |   5.516 |    9.696 | 
     | U0_ALU/U78                          | B0 v -> Y ^ | AOI22X1M   | 0.268 | 0.235 |   5.751 |    9.931 | 
     | U0_ALU/U77                          | A1 ^ -> Y v | AOI31X2M   | 0.164 | 0.145 |   5.895 |   10.076 | 
     | U0_ALU/\ALU_OUT_reg[7]              | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.896 |   10.076 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.181 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -4.157 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -4.130 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -3.942 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.751 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.751 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -3.592 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -3.535 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -3.488 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.694 |   -3.486 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.816
= Slack Time                    4.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.247 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    4.270 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    4.298 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    4.486 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    4.648 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    4.723 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    4.781 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    4.857 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    4.928 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.181 | 0.381 |   1.062 |    5.309 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.297 | 0.217 |   1.279 |    5.526 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.091 | 0.101 |   1.380 |    5.627 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.149 | 0.130 |   1.510 |    5.757 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.134 | 0.124 |   1.634 |    5.881 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.095 | 0.094 |   1.728 |    5.975 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.170 | 0.114 |   1.842 |    6.089 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.184 | 0.148 |   1.989 |    6.236 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.203 | 0.175 |   2.164 |    6.411 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.213 | 0.178 |   2.342 |    6.589 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.115 | 0.118 |   2.460 |    6.707 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.067 | 0.072 |   2.532 |    6.779 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.034 | 0.040 |   2.573 |    6.820 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.130 | 0.089 |   2.662 |    6.909 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.120 | 0.111 |   2.772 |    7.019 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.378 | 0.191 |   2.964 |    7.211 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.257 | 0.413 |   3.377 |    7.624 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.146 | 0.148 |   3.525 |    7.772 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.109 | 0.130 |   3.655 |    7.902 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.045 | 0.052 |   3.707 |    7.954 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.210 | 0.130 |   3.837 |    8.084 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.176 | 0.159 |   3.996 |    8.243 | 
     | U0_ALU/div_29/FE_RC_241_0           | AN v -> Y v | NOR2BX8M   | 0.072 | 0.169 |   4.166 |    8.413 | 
     | U0_ALU/div_29/FE_RC_240_0           | A v -> Y ^  | NOR2X4M    | 0.156 | 0.115 |   4.280 |    8.527 | 
     | U0_ALU/div_29/FE_RC_239_0           | A ^ -> Y v  | NAND2X4M   | 0.067 | 0.070 |   4.350 |    8.598 | 
     | U0_ALU/div_29/FE_RC_282_0           | A v -> Y ^  | NAND2X4M   | 0.122 | 0.086 |   4.436 |    8.683 | 
     | U0_ALU/div_29/FE_RC_281_0           | A ^ -> Y v  | NAND2X4M   | 0.062 | 0.061 |   4.497 |    8.744 | 
     | U0_ALU/div_29/FE_RC_280_0           | A v -> Y ^  | NAND2X3M   | 0.096 | 0.074 |   4.571 |    8.818 | 
     | U0_ALU/div_29/FE_RC_279_0           | A ^ -> Y v  | NAND2X4M   | 0.104 | 0.078 |   4.649 |    8.897 | 
     | U0_ALU/div_29/FE_RC_317_0           | B v -> Y ^  | NAND2X4M   | 0.164 | 0.131 |   4.780 |    9.028 | 
     | U0_ALU/div_29/FE_RC_353_0           | A ^ -> Y v  | NAND2X2M   | 0.189 | 0.159 |   4.940 |    9.187 | 
     | U0_ALU/U64                          | C0 v -> Y ^ | AOI222X1M  | 0.891 | 0.663 |   5.603 |    9.850 | 
     | U0_ALU/U61                          | A1 ^ -> Y v | AOI31X2M   | 0.225 | 0.213 |   5.816 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[3]              | D v         | SDFFRQX2M  | 0.225 | 0.000 |   5.816 |   10.063 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.247 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -4.224 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -4.197 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -4.008 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -3.817 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.817 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -3.659 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -3.602 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -3.554 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -3.553 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U1_clock_divider/\counter_reg[1] /CK 
Endpoint:   U1_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.755
- Arrival Time                  6.286
= Slack Time                    4.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.469 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.495 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.591 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.703 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.818 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.934 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.050 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.167 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.201 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.387 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.549 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.624 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.683 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.758 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.820 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.408 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.645 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.881 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.273 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.462 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.728 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    7.995 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.256 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.549 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.706 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.852 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.247 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.394 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.738 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.859 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |    9.996 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.095 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.301 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.403 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.563 | 
     | U1_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.058 | 0.191 |   6.285 |   10.754 | 
     | U1_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.058 | 0.000 |   6.286 |   10.755 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.469 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.443 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.417 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.176 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.050 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.939 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.823 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.770 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.662 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.548 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.433 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.318 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.177 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.121 | 
     | U1_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1_clock_divider/\counter_reg[0] /CK 
Endpoint:   U1_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.753
- Arrival Time                  6.284
= Slack Time                    4.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.469 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.495 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.591 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.703 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.819 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.935 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.050 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.167 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.201 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.388 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.550 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.625 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.683 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.758 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.820 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.408 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.645 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.882 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.273 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.463 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.728 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    7.995 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.256 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.549 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.706 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.852 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.247 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.395 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.739 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.859 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |    9.996 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.095 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.302 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.403 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.563 | 
     | U1_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.057 | 0.190 |   6.284 |   10.753 | 
     | U1_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.057 | 0.000 |   6.284 |   10.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.469 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.443 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.418 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.176 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.050 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.939 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.823 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.771 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.662 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.549 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.434 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.318 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.178 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.121 | 
     | U1_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.051 | 0.001 |   1.349 |   -3.120 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_clock_divider/\counter_reg[2] /CK 
Endpoint:   U1_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.755
- Arrival Time                  6.282
= Slack Time                    4.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.473 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.500 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.595 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.707 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.823 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.939 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.054 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.171 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.205 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.392 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.554 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.629 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.687 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.762 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.824 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.412 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.649 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.886 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.278 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.467 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.733 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.000 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.261 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.554 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.710 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.857 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.251 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.399 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.743 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.863 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.000 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.099 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.306 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.407 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.567 | 
     | U1_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.055 | 0.188 |   6.282 |   10.755 | 
     | U1_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.055 | 0.000 |   6.282 |   10.755 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.473 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.447 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.422 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.180 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.054 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.943 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.827 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.775 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.666 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.553 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.438 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.322 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.182 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.125 | 
     | U1_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.123 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_clock_divider/\counter_reg[6] /CK 
Endpoint:   U1_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.755
- Arrival Time                  6.280
= Slack Time                    4.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.475 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.501 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.597 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.709 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.824 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.940 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.056 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.173 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.207 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.393 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.555 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.630 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.689 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.764 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.826 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.414 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.651 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.413 |    6.887 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.279 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.468 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.734 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.001 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.262 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.555 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.712 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.858 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.253 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.400 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.744 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.865 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.002 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.101 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.833 |   10.307 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.409 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.569 | 
     | U1_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.053 | 0.186 |   6.280 |   10.755 | 
     | U1_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   6.280 |   10.755 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.475 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.449 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.423 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.181 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.056 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.945 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.829 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.776 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.667 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.554 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.439 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.324 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.183 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.127 | 
     | U1_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.350 |   -3.125 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_clock_divider/\counter_reg[4] /CK 
Endpoint:   U1_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  6.279
= Slack Time                    4.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.477 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.503 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.599 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.710 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.826 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.942 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.058 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.175 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.209 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.395 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.557 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.632 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.691 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.766 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.828 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.416 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.653 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.889 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.281 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.470 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.736 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.003 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.264 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.557 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.714 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.860 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.255 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.402 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.746 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.867 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.003 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.103 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.309 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.410 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.571 | 
     | U1_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.052 | 0.185 |   6.279 |   10.756 | 
     | U1_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   6.279 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.477 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.451 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.425 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.183 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.058 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.946 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.830 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.778 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.669 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.556 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.441 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.326 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.185 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.129 | 
     | U1_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.351 |   -3.126 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U1_clock_divider/\counter_reg[3] /CK 
Endpoint:   U1_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  6.278
= Slack Time                    4.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.478 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.504 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.600 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.712 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.828 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.944 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.059 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.176 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.210 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.397 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.559 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.634 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.692 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.767 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.829 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.417 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.654 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.891 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.282 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.472 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.737 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.004 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.266 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.559 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.715 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.861 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.256 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.404 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.748 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.868 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.005 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.104 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.311 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.412 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.572 | 
     | U1_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.051 | 0.183 |   6.278 |   10.756 | 
     | U1_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.278 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.478 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.452 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.427 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.185 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.059 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.948 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.832 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.780 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.671 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.558 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.443 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.327 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.187 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.130 | 
     | U1_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.128 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U1_clock_divider/\counter_reg[5] /CK 
Endpoint:   U1_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  6.277
= Slack Time                    4.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.479 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.505 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.601 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.712 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    4.828 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    4.944 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.060 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.177 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.211 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.397 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.559 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.634 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.692 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    5.768 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    5.829 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.418 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.655 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    6.891 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.283 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.472 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    7.738 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.005 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.266 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.559 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.716 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    8.862 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.257 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.404 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |    9.748 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |    9.869 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.005 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.105 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.311 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.934 |   10.412 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.153 | 0.160 |   6.094 |   10.573 | 
     | U1_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.050 | 0.183 |   6.277 |   10.756 | 
     | U1_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   6.277 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.479 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.453 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.427 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.185 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.060 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -3.948 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -3.832 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -3.780 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.671 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.558 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.443 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.328 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.187 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.131 | 
     | U1_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.351 |   -3.128 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  5.447
= Slack Time                    4.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.618 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    4.642 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    4.669 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    4.857 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    5.019 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    5.094 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    5.153 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    5.228 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    5.300 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    6.061 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.268 | 0.273 |   1.715 |    6.334 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.286 | 0.240 |   1.955 |    6.573 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.174 |   2.129 |    6.748 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.678 |    7.296 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.238 |    7.857 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.800 |    8.419 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.361 |    8.979 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> S v  | ADDFX2M    | 0.150 | 0.582 |   4.943 |    9.562 | 
     | U0_ALU/U76                          | A0 v -> Y ^ | AOI222X1M  | 0.536 | 0.304 |   5.248 |    9.866 | 
     | U0_ALU/U73                          | A1 ^ -> Y v | AOI31X2M   | 0.211 | 0.199 |   5.447 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[6]              | D v         | SDFFRQX2M  | 0.211 | 0.001 |   5.447 |   10.066 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.619 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -4.595 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -4.568 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -4.380 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -4.189 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.189 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -4.030 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -3.973 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -3.926 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -3.924 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U1_clock_divider/flag_reg/CK 
Endpoint:   U1_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.753
- Arrival Time                  6.003
= Slack Time                    4.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.750 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.776 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.871 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    4.983 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.099 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.215 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.330 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.447 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.481 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    5.668 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    5.830 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    5.905 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    5.963 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.039 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.062 |   1.351 |    6.100 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.244 | 0.588 |   1.939 |    6.689 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.153 | 0.237 |   2.176 |    6.926 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.155 | 0.236 |   2.412 |    7.162 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.392 |   2.804 |    7.554 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.189 | 0.189 |   2.993 |    7.743 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.259 |    8.009 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.526 |    8.276 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.261 |   3.787 |    8.537 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.080 |    8.830 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.237 |    8.987 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.383 |    9.133 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.778 |    9.528 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.147 |   4.925 |    9.675 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.269 |   10.019 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.121 |   5.390 |   10.140 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.527 |   10.276 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.099 |   5.626 |   10.375 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.105 | 0.207 |   5.832 |   10.582 | 
     | U1_clock_divider/U21                | A v -> Y ^  | XNOR2X2M   | 0.257 | 0.112 |   5.944 |   10.694 | 
     | U1_clock_divider/U20                | A ^ -> Y v  | NOR2X2M    | 0.063 | 0.059 |   6.003 |   10.753 | 
     | U1_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.063 | 0.000 |   6.003 |   10.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.750 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.723 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.698 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.456 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.330 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.219 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.103 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.051 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.942 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -3.829 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -3.714 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -3.598 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.458 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.401 | 
     | U1_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.350 |   -3.400 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D (v) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.694
- Arrival Time                  5.524
= Slack Time                    5.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^   |            | 0.000 |       |   0.000 |    5.169 | 
     | scan_clk__L1_I0                               | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.195 | 
     | scan_clk__L2_I1                               | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.291 | 
     | scan_clk__L3_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.403 | 
     | scan_clk__L4_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.519 | 
     | scan_clk__L5_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.635 | 
     | scan_clk__L6_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.750 | 
     | scan_clk__L7_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.867 | 
     | scan_clk__L8_I0                               | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.901 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^   | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.088 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.250 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.325 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.383 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.458 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^   | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.536 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v  | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.152 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^   | INVX2M     | 0.139 | 0.151 |   2.134 |    7.303 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.431 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.705 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   2.801 |    7.970 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.236 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v  | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.553 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.690 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    8.891 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^   | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.552 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v   | INVX2M     | 0.239 | 0.187 |   4.570 |    9.739 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^   | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.189 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v   | INVX2M     | 0.232 | 0.229 |   5.248 |   10.418 | 
     | U0_RX_TOP/deserializer_RX1/U10                | A1N v -> Y v | OAI2BB2X1M | 0.112 | 0.276 |   5.524 |   10.694 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | D v          | SDFFRQX2M  | 0.112 | 0.000 |   5.524 |   10.694 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.169 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.143 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.047 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -4.936 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.820 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.704 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.588 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.471 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.358 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.321 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.134 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.062 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -3.934 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.872 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.870 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.871
= Slack Time                    5.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.198 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    5.221 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    5.248 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    5.436 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    5.598 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    5.674 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    5.732 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    5.807 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    5.879 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.746 | 0.761 |   1.442 |    6.640 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.268 | 0.273 |   1.715 |    6.913 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.286 | 0.240 |   1.955 |    7.152 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.174 |   2.129 |    7.327 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.678 |    7.875 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.238 |    8.436 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.801 |    8.998 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> S v  | ADDFX2M    | 0.156 | 0.592 |   4.392 |    9.590 | 
     | U0_ALU/U72                          | A0 v -> Y ^ | AOI222X1M  | 0.516 | 0.294 |   4.686 |    9.884 | 
     | U0_ALU/U69                          | A1 ^ -> Y v | AOI31X2M   | 0.201 | 0.184 |   4.871 |   10.068 | 
     | U0_ALU/\ALU_OUT_reg[5]              | D v         | SDFFRQX2M  | 0.201 | 0.000 |   4.871 |   10.068 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.198 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -5.174 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -5.147 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -4.959 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -4.768 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.768 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -4.609 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -4.552 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -4.505 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^          | SDFFRQX2M  | 0.049 | 0.001 |   0.694 |   -4.503 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[2] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.691
- Arrival Time                  5.433
= Slack Time                    5.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.257 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.284 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.379 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.491 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.607 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.723 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.838 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.955 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.989 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.176 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.338 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.413 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.471 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.546 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.624 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.240 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.391 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.520 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.793 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.058 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.324 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.642 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.779 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    8.979 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.640 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |    9.987 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.261 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U26                 | B1 v -> Y v | AO22X1M    | 0.124 | 0.429 |   5.433 |   10.691 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | D v         | SDFFRQX2M  | 0.124 | 0.000 |   5.433 |   10.691 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.258 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.231 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.136 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.024 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.908 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.792 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.677 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.560 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.446 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.409 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.222 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.150 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.022 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.960 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.959 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[4] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.692
- Arrival Time                  5.429
= Slack Time                    5.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.263 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.289 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.385 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.497 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.612 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.728 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.844 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.961 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.995 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.181 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.344 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.419 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.477 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.552 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.629 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.246 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.397 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.525 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.799 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.064 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.330 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.647 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.784 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    8.985 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.646 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |    9.993 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.267 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U24                 | B1 v -> Y v | AO22X1M    | 0.120 | 0.425 |   5.429 |   10.692 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | D v         | SDFFRQX2M  | 0.120 | 0.000 |   5.429 |   10.692 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.263 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.237 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.141 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.030 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.914 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.798 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.682 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.565 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.452 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.415 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.228 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.156 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.028 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.966 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.964 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_clock_divider/\counter_reg[4] /CK 
Endpoint:   U0_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  5.489
= Slack Time                    5.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.266 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.292 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.388 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.500 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.615 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.731 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.847 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.964 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.998 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.184 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.346 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.422 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.480 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.555 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.632 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.172 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.316 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.451 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.734 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.999 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.291 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.459 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.620 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.002 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.191 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.638 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.784 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.946 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.065 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.286 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.402 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.567 | 
     | U0_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.054 | 0.188 |   5.489 |   10.756 | 
     | U0_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   5.489 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.266 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.240 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.214 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.973 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.847 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.736 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.620 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.568 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.459 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.345 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.231 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.115 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.974 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.918 | 
     | U0_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.915 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.755
- Arrival Time                  5.488
= Slack Time                    5.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.268 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.294 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.389 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.501 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.617 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.733 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.848 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.965 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    5.999 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.186 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.348 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.423 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.481 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.556 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.633 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.174 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.317 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.453 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.735 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.000 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.292 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.461 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.622 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.003 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.192 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.640 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.785 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.948 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.066 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.287 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.403 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.569 | 
     | U0_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.053 | 0.187 |   5.488 |   10.755 | 
     | U0_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.488 |   10.755 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.268 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.241 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.216 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.974 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.848 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.737 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.621 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.569 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.460 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.347 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.232 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.116 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.976 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.919 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.917 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  5.488
= Slack Time                    5.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.268 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.294 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.390 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.501 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.617 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.733 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.848 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.966 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.000 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.186 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.348 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.423 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.481 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.557 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.633 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.174 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.317 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.453 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.735 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.000 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.293 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.461 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.622 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.003 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.192 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.640 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.785 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.948 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.066 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.288 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.403 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.569 | 
     | U0_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.053 | 0.187 |   5.488 |   10.756 | 
     | U0_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.488 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.268 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.241 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.216 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.974 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.849 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.737 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.621 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.569 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.460 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.347 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.232 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.117 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.976 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.920 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.917 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_clock_divider/\counter_reg[6] /CK 
Endpoint:   U0_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  5.488
= Slack Time                    5.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.268 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.295 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.390 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.502 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.618 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.734 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.849 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.966 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.000 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.187 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.349 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.424 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.482 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.557 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.634 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.174 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.318 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.453 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.736 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.001 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.293 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.462 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.623 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.004 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.193 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.640 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.786 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.949 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.067 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.288 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.404 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.570 | 
     | U0_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.053 | 0.186 |   5.488 |   10.756 | 
     | U0_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.488 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.268 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.242 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.217 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.975 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.849 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.738 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.622 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.570 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.461 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.348 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.233 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.117 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.977 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.920 | 
     | U0_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.917 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  5.484
= Slack Time                    5.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.272 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.298 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.393 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.505 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.621 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.737 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.852 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.969 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.003 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.190 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.352 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.427 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.485 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.560 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.637 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.178 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.321 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.457 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.739 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.004 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.296 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.465 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.626 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.007 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.196 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.644 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.789 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.952 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.070 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.291 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.407 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.573 | 
     | U0_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.050 | 0.183 |   5.484 |   10.756 | 
     | U0_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.484 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.272 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.245 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.220 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.978 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.852 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.741 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.625 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.573 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.464 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.351 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.236 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.120 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.980 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.923 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.921 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.757
- Arrival Time                  5.485
= Slack Time                    5.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.272 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.298 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.394 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.505 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.621 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.737 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.852 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.970 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.004 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.190 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.352 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.427 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.485 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.561 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.637 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.178 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.321 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.457 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.739 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.004 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.297 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.465 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.626 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.007 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.196 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.644 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.789 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.952 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.070 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.292 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.407 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.573 | 
     | U0_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   5.485 |   10.757 | 
     | U0_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.485 |   10.757 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.272 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.245 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.220 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.978 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.853 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.741 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.625 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.573 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.464 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.351 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.236 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.121 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.980 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.924 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.920 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.756
- Arrival Time                  5.484
= Slack Time                    5.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.272 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.299 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.394 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.506 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.622 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.738 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.853 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.970 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.004 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.191 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.353 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.428 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.486 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.561 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.638 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.178 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.322 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.457 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.740 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.005 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.297 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.193 |    8.466 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.626 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.382 |   3.736 |    9.008 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.189 |   3.925 |    9.197 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.372 |    9.644 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.146 |   4.518 |    9.790 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.680 |    9.953 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.799 |   10.071 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.127 | 0.221 |   5.020 |   10.292 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.136 |   10.408 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.166 |   5.301 |   10.574 | 
     | U0_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.049 | 0.183 |   5.484 |   10.756 | 
     | U0_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.049 | 0.000 |   5.484 |   10.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.272 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.246 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.221 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -4.979 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -4.853 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.742 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.626 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.574 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.465 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.352 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.237 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.121 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -3.981 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -3.924 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -3.921 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[3] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.694
- Arrival Time                  5.419
= Slack Time                    5.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.275 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.301 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.397 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.509 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.624 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.740 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.856 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.973 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.007 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.193 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.355 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.431 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.489 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.564 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.641 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.258 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.409 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.537 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.811 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.076 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.342 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.659 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.796 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    8.997 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.658 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |   10.005 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.279 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U25                 | B1 v -> Y v | AO22X1M    | 0.111 | 0.415 |   5.419 |   10.694 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.419 |   10.694 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.275 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.249 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.153 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.041 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.926 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.810 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.694 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.577 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.464 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.427 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.240 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.168 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.040 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.978 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.976 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[5] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.694
- Arrival Time                  5.416
= Slack Time                    5.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.279 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.305 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.400 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.512 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.628 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.744 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.859 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.976 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.010 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.197 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.359 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.434 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.492 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.568 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.645 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.261 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.412 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.541 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.814 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.079 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.345 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.663 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.800 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.000 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.383 |    9.661 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |   10.009 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.283 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U30                 | B1 v -> Y v | AO22X1M    | 0.108 | 0.412 |   5.416 |   10.694 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.416 |   10.694 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.279 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.252 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.157 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.045 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.929 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.813 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.698 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.581 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.467 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.430 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.243 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.171 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.043 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.982 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.980 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[1] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.694
- Arrival Time                  5.415
= Slack Time                    5.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.279 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.305 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.401 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.513 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.628 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.744 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.860 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.977 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.011 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.197 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.360 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.435 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.493 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.568 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.645 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.262 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.413 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.541 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.815 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.080 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.346 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.663 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.800 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.001 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.662 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |   10.009 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.283 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U27                 | B1 v -> Y v | AO22X1M    | 0.108 | 0.411 |   5.415 |   10.694 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.415 |   10.694 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.279 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.253 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.157 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.046 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.930 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.814 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.698 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.581 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.468 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.431 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.244 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.172 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.044 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.982 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -3.981 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[0] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.298
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.695
- Arrival Time                  5.410
= Slack Time                    5.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.284 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.310 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.406 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.518 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.633 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.749 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.865 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    5.982 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.016 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.202 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.365 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.440 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.498 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.573 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.650 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.267 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.418 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.546 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.820 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.085 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.351 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.668 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.805 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.006 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.667 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.394 | 0.347 |   4.730 |   10.014 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.108 | 0.274 |   5.004 |   10.288 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U28                 | B1 v -> Y v | AO22X1M    | 0.104 | 0.406 |   5.410 |   10.695 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | D v         | SDFFRQX2M  | 0.104 | 0.000 |   5.410 |   10.695 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.284 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.258 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.162 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.051 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -4.935 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.819 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.703 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.586 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.473 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.436 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.249 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.177 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.049 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -3.987 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | CK ^       | SDFFRQX2M  | 0.063 | 0.001 |   1.298 |   -3.986 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RX_TOP/parity_check_RX1/par_err_reg/CK 
Endpoint:   U0_RX_TOP/parity_check_RX1/par_err_reg/D (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q   (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.297
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.688
- Arrival Time                  5.327
= Slack Time                    5.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^   |            | 0.000 |       |   0.000 |    5.360 | 
     | scan_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.386 | 
     | scan_clk__L2_I1                        | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.482 | 
     | scan_clk__L3_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.594 | 
     | scan_clk__L4_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.710 | 
     | scan_clk__L5_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.826 | 
     | scan_clk__L6_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.941 | 
     | scan_clk__L7_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.058 | 
     | scan_clk__L8_I0                        | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.092 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^   | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.279 | 
     | CLK_R_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.441 | 
     | CLK_R_M__L2_I0                         | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.516 | 
     | CLK_R_M__L3_I1                         | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.574 | 
     | CLK_R_M__L4_I2                         | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.649 | 
     | CLK_R_M__L5_I4                         | A v -> Y ^   | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.727 | 
     | U0_Register_File/\regfile_reg[2][2]    | CK ^ -> Q v  | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.343 | 
     | U0_RX_TOP/FSM_RX1/U34                  | A v -> Y ^   | INVX2M     | 0.139 | 0.151 |   2.134 |    7.494 | 
     | U0_RX_TOP/FSM_RX1/U43                  | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.622 | 
     | U0_RX_TOP/FSM_RX1/U45                  | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.896 | 
     | U0_RX_TOP/FSM_RX1/U47                  | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.161 | 
     | U0_RX_TOP/FSM_RX1/U49                  | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.427 | 
     | U0_RX_TOP/FSM_RX1/U52                  | A0 v -> Y v  | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.744 | 
     | U0_RX_TOP/FSM_RX1/U55                  | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.881 | 
     | U0_RX_TOP/FSM_RX1/U58                  | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.082 | 
     | U0_RX_TOP/FSM_RX1/U62                  | A v -> Y ^   | NOR4X1M    | 1.112 | 0.661 |   4.383 |    9.743 | 
     | U0_RX_TOP/FSM_RX1/U9                   | A ^ -> Y v   | INVX2M     | 0.239 | 0.187 |   4.570 |    9.930 | 
     | U0_RX_TOP/FSM_RX1/U16                  | A v -> Y ^   | NOR2X2M    | 0.273 | 0.222 |   4.792 |   10.153 | 
     | U0_RX_TOP/FSM_RX1/U10                  | AN ^ -> Y ^  | NOR2BX2M   | 0.226 | 0.231 |   5.023 |   10.383 | 
     | U0_RX_TOP/parity_check_RX1/U4          | A ^ -> Y v   | INVX2M     | 0.070 | 0.071 |   5.094 |   10.454 | 
     | U0_RX_TOP/parity_check_RX1/U2          | A1N v -> Y v | OAI2BB2X1M | 0.121 | 0.233 |   5.327 |   10.688 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | D v          | SDFFRQX4M  | 0.121 | 0.000 |   5.327 |   10.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.360 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.334 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.238 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.127 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.011 | 
     | scan_clk__L5_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.895 | 
     | scan_clk__L6_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.779 | 
     | scan_clk__L7_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.662 | 
     | scan_clk__L8_I1                        | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.549 | 
     | scan_clk__L9_I0                        | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.512 | 
     | U4_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.325 | 
     | RX_CLK_M__L1_I0                        | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.253 | 
     | RX_CLK_M__L2_I0                        | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.125 | 
     | RX_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.063 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | CK ^       | SDFFRQX4M  | 0.063 | 0.000 |   1.297 |   -4.063 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.307
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.792
- Arrival Time                  5.423
= Slack Time                    5.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.370 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.396 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.492 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.603 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.719 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.835 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.950 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.068 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.102 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.288 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.450 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.525 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.583 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.659 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.736 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.352 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.503 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.632 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.905 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.170 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.436 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.754 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.891 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.091 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.752 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.940 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.389 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.618 | 
     | U0_RX_TOP/deserializer_RX1/U5                 | A0 v -> Y ^ | OAI22X1M   | 0.304 | 0.174 |   5.423 |   10.792 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | D ^         | SDFFRQX2M  | 0.304 | 0.000 |   5.423 |   10.792 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.370 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.343 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.248 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.136 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.020 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.904 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.789 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.672 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.559 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.521 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.334 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.262 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.134 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.073 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.071 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.298
- Setup                         0.306
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.793
- Arrival Time                  5.420
= Slack Time                    5.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.373 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.399 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.495 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.606 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.722 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.838 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.953 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.071 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.105 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.291 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.453 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.528 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.586 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.662 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.739 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.355 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.506 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.635 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.908 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.173 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.439 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.757 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.894 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.094 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.755 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.943 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.392 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.621 | 
     | U0_RX_TOP/deserializer_RX1/U9                 | A0 v -> Y ^ | OAI22X1M   | 0.298 | 0.171 |   5.420 |   10.792 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | D ^         | SDFFRQX2M  | 0.298 | 0.000 |   5.420 |   10.793 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.373 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.346 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.251 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.139 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.023 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.907 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.792 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.675 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.561 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.524 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.337 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.265 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.137 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.076 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | CK ^       | SDFFRQX2M  | 0.063 | 0.001 |   1.298 |   -4.074 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.067
- Arrival Time                  4.692
= Slack Time                    5.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.376 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    5.399 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.027 | 0.027 |   0.050 |    5.426 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.101 | 0.188 |   0.239 |    5.614 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   0.401 |    5.776 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.476 |    5.852 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   0.534 |    5.910 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.609 |    5.985 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.084 | 0.072 |   0.681 |    6.057 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.181 | 0.381 |   1.062 |    6.437 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.297 | 0.217 |   1.279 |    6.654 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.091 | 0.101 |   1.380 |    6.756 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.149 | 0.130 |   1.510 |    6.885 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.134 | 0.124 |   1.634 |    7.009 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.095 | 0.094 |   1.728 |    7.103 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.170 | 0.114 |   1.842 |    7.217 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.184 | 0.148 |   1.989 |    7.365 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.203 | 0.175 |   2.164 |    7.539 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.213 | 0.178 |   2.342 |    7.718 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.115 | 0.118 |   2.460 |    7.835 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.067 | 0.072 |   2.532 |    7.908 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.034 | 0.040 |   2.573 |    7.948 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.130 | 0.089 |   2.662 |    8.037 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.120 | 0.111 |   2.772 |    8.148 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.378 | 0.191 |   2.963 |    8.339 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.257 | 0.413 |   3.377 |    8.752 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.146 | 0.148 |   3.525 |    8.900 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.109 | 0.130 |   3.655 |    9.031 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.045 | 0.052 |   3.707 |    9.083 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.210 | 0.130 |   3.837 |    9.213 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.176 | 0.159 |   3.996 |    9.372 | 
     | U0_ALU/U68                          | C0 v -> Y ^ | AOI222X1M  | 0.609 | 0.502 |   4.499 |    9.874 | 
     | U0_ALU/U65                          | A1 ^ -> Y v | AOI31X2M   | 0.208 | 0.193 |   4.691 |   10.067 | 
     | U0_ALU/\ALU_OUT_reg[4]              | D v         | SDFFRQX2M  | 0.208 | 0.000 |   4.692 |   10.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.376 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -5.353 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.027 | 0.027 |   0.050 |   -5.325 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.101 | 0.188 |   0.239 |   -5.137 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.191 |   0.430 |   -4.946 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.946 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.588 |   -4.787 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.645 |   -4.730 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.049 | 0.048 |   0.693 |   -4.683 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^          | SDFFRQX2M  | 0.049 | 0.002 |   0.695 |   -4.681 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.303
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.796
- Arrival Time                  5.411
= Slack Time                    5.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.385 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.411 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.507 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.618 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.734 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.850 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.966 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.083 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.117 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.303 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.465 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.540 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.599 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.674 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.751 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.367 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.518 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.647 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.920 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.185 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.452 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.769 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.906 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.106 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.767 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.955 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.404 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.633 | 
     | U0_RX_TOP/deserializer_RX1/U8                 | A0 v -> Y ^ | OAI22X1M   | 0.282 | 0.162 |   5.411 |   10.796 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | D ^         | SDFFRQX2M  | 0.282 | 0.000 |   5.411 |   10.796 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.385 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.359 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.263 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.151 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.035 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.919 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.804 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.687 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.574 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.536 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.349 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.277 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.149 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.088 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.086 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[0] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[0] /D        (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.694
- Arrival Time                  5.303
= Slack Time                    5.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.391 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.417 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.513 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.625 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.740 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.856 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.972 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.089 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.123 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.309 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.471 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.546 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.605 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.680 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.757 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.374 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.525 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.653 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.926 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.191 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.458 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.775 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.912 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.112 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.773 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v  | NAND4BXLM  | 0.588 | 0.460 |   4.842 |   10.233 | 
     | U0_RX_TOP/FSM_RX1/U31               | B1 v -> Y ^ | AOI32X1M   | 0.340 | 0.346 |   5.188 |   10.579 | 
     | U0_RX_TOP/FSM_RX1/U30               | B0 ^ -> Y v | OAI2B1X2M  | 0.109 | 0.115 |   5.303 |   10.694 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0]        | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.303 |   10.694 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.391 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.365 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.269 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.157 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.042 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.926 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.810 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.693 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.580 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.543 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.356 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.284 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.156 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.094 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.092 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.301
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.798
- Arrival Time                  5.405
= Slack Time                    5.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.393 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.419 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.515 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.626 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.742 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.858 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.974 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.091 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.125 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.311 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.473 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.548 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.607 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.682 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.759 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.375 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.526 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.655 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.928 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.193 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.460 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.777 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.914 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.114 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.775 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.963 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.412 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.641 | 
     | U0_RX_TOP/deserializer_RX1/U6                 | A0 v -> Y ^ | OAI22X1M   | 0.272 | 0.156 |   5.405 |   10.798 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | D ^         | SDFFRQX2M  | 0.272 | 0.000 |   5.405 |   10.798 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.393 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.367 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.271 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.159 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.043 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.927 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.812 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.695 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.582 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.545 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.358 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.286 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.158 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.096 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.094 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.301
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.798
- Arrival Time                  5.404
= Slack Time                    5.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.394 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.420 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.515 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.627 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.743 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.859 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.974 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.091 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.125 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.312 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.474 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.549 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.607 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.683 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.760 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.376 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.527 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.656 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.929 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.194 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.460 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.778 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.915 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.115 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.776 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.963 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.413 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.642 | 
     | U0_RX_TOP/deserializer_RX1/U4                 | A0 v -> Y ^ | OAI22X1M   | 0.271 | 0.156 |   5.404 |   10.798 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | D ^         | SDFFRQX2M  | 0.271 | 0.000 |   5.404 |   10.798 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.394 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.367 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.272 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.160 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.044 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.928 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.813 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.696 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.582 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.545 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.358 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.286 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.158 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.097 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.095 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.299
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.799
- Arrival Time                  5.401
= Slack Time                    5.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.397 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.423 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.519 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.631 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.746 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.862 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    5.978 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.095 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.129 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.315 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.478 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.553 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.611 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.686 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.763 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.380 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.139 | 0.151 |   2.134 |    7.531 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.659 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.273 |   2.536 |    7.933 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.198 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.464 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.781 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    8.918 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.119 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.780 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.239 | 0.187 |   4.570 |    9.967 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.676 | 0.450 |   5.020 |   10.417 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   5.248 |   10.646 | 
     | U0_RX_TOP/deserializer_RX1/U7                 | A0 v -> Y ^ | OAI22X1M   | 0.265 | 0.153 |   5.401 |   10.799 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | D ^         | SDFFRQX2M  | 0.265 | 0.000 |   5.401 |   10.799 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.397 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.371 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.275 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.163 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.048 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -4.932 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.816 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.699 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.586 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.549 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.362 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.290 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.162 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.100 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | CK ^       | SDFFRQX2M  | 0.063 | 0.002 |   1.299 |   -4.098 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_clock_divider/flag_reg/CK 
Endpoint:   U0_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.351
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.753
- Arrival Time                  5.261
= Slack Time                    5.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.492 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.518 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.614 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.725 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.841 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.957 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    6.072 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.190 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.224 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.410 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.572 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.647 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.705 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.289 |    6.781 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.077 |   1.365 |    6.857 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.173 | 0.540 |   1.906 |    7.398 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.144 |   2.050 |    7.541 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.135 |   2.185 |    7.677 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.468 |    7.959 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.224 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.292 |   3.025 |    8.517 | 
     | U0_clock_divider/U56                | B v -> Y ^  | XNOR2X1M   | 0.495 | 0.281 |   3.306 |    8.798 | 
     | U0_clock_divider/add_18/U1_1_5      | A ^ -> S ^  | ADDHX1M    | 0.455 | 0.310 |   3.616 |    9.108 | 
     | U0_clock_divider/U25                | A ^ -> Y v  | INVX2M     | 0.104 | 0.089 |   3.706 |    9.197 | 
     | U0_clock_divider/U72                | A1 v -> Y ^ | AOI221XLM  | 0.746 | 0.524 |   4.230 |    9.721 | 
     | U0_clock_divider/U73                | C0 ^ -> Y v | AOI221XLM  | 0.303 | 0.200 |   4.430 |    9.921 | 
     | U0_clock_divider/U74                | B0 v -> Y ^ | AOI2BB1X1M | 0.206 | 0.196 |   4.626 |   10.117 | 
     | U0_clock_divider/U75                | B ^ -> Y v  | NOR2X1M    | 0.084 | 0.094 |   4.719 |   10.211 | 
     | U0_clock_divider/U35                | A0 v -> Y ^ | AOI22X1M   | 0.264 | 0.169 |   4.888 |   10.380 | 
     | U0_clock_divider/U34                | AN ^ -> Y ^ | NAND2BX2M  | 0.142 | 0.183 |   5.072 |   10.563 | 
     | U0_clock_divider/U7                 | A ^ -> Y ^  | XNOR2X2M   | 0.239 | 0.121 |   5.193 |   10.685 | 
     | U0_clock_divider/U6                 | A ^ -> Y v  | NOR2X2M    | 0.068 | 0.068 |   5.261 |   10.753 | 
     | U0_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.261 |   10.753 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.492 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.465 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.440 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.231 | 0.242 |   0.293 |   -5.198 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.126 |   0.419 |   -5.073 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.111 |   0.530 |   -4.961 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.646 |   -4.845 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.699 |   -4.793 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.808 |   -4.684 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.113 |   0.921 |   -4.571 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.036 |   -4.456 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   1.151 |   -4.341 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.078 | 0.141 |   1.292 |   -4.200 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.348 |   -4.144 | 
     | U0_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.351 |   -4.140 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[2] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[2] /D        (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.298
- Setup                         0.323
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.775
- Arrival Time                  5.280
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    5.494 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.521 | 
     | scan_clk__L2_I1                     | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.616 | 
     | scan_clk__L3_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.112 |   0.234 |    5.728 | 
     | scan_clk__L4_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.349 |    5.844 | 
     | scan_clk__L5_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.465 |    5.960 | 
     | scan_clk__L6_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.581 |    6.075 | 
     | scan_clk__L7_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.698 |    6.192 | 
     | scan_clk__L8_I0                     | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.732 |    6.226 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M     | 0.100 | 0.186 |   0.918 |    6.413 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.108 | 0.162 |   1.080 |    6.575 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.155 |    6.650 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.068 | 0.058 |   1.214 |    6.708 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.289 |    6.783 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^   | CLKINVX40M | 0.083 | 0.077 |   1.366 |    6.861 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v  | SDFFRQX2M  | 0.297 | 0.616 |   1.983 |    7.477 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^   | INVX2M     | 0.139 | 0.151 |   2.134 |    7.628 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.128 |   2.262 |    7.757 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   2.536 |    8.030 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   2.801 |    8.295 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   3.067 |    8.561 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v  | AO21XLM    | 0.132 | 0.317 |   3.384 |    8.879 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.521 |    9.015 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.200 |   3.721 |    9.216 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M    | 1.112 | 0.661 |   4.382 |    9.877 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v   | NAND4BXLM  | 0.588 | 0.460 |   4.842 |   10.336 | 
     | U0_RX_TOP/FSM_RX1/U23               | A1N v -> Y v | AOI2B1X1M  | 0.110 | 0.345 |   5.188 |   10.682 | 
     | U0_RX_TOP/FSM_RX1/U22               | B0 v -> Y ^  | OAI31XLM   | 0.414 | 0.093 |   5.280 |   10.775 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2]        | D ^          | SDFFRQX2M  | 0.414 | 0.000 |   5.280 |   10.775 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.468 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.372 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.234 |   -5.261 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.349 |   -5.145 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.465 |   -5.029 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.581 |   -4.914 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.698 |   -4.797 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.811 |   -4.683 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.848 |   -4.646 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.035 |   -4.459 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.107 |   -4.387 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.060 | 0.128 |   1.235 |   -4.259 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.063 | 0.062 |   1.297 |   -4.197 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2] | CK ^       | SDFFRQX2M  | 0.063 | 0.001 |   1.298 |   -4.196 | 
     +---------------------------------------------------------------------------------------------+ 

