// Seed: 3861385272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  inout id_11;
  input id_10;
  output id_9;
  output id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_6 = id_3;
  reg id_13;
  reg id_14;
  type_18 id_15 (
      1,
      1,
      id_9
  );
  always @(negedge id_2) begin
    id_12 = id_2;
  end
  always @(posedge 1 - 1) begin
    id_14 <= id_13;
    id_3 = id_13;
  end
endmodule
