@conference{tiwari1998reducing,
  title={{Reducing power in high-performance microprocessors}},
  author={Tiwari, V. and Singh, D. and Rajgopal, S. and Mehta, G. and Patel, R. and Baez, F.},
  booktitle={Proceedings of the 35th annual conference on Design automation},
  pages={732--737},
  year={1998},
  organization={ACM New York, NY, USA}
}
@article{flynn2009deep,
  title={{Deep-submicron microprocessor design issues}},
  author={Flynn, M.J. and Hung, P. and Rudd, K.W.},
  journal={Technology (micron)},
  pages={0--05},
  year={2009},
  publisher={Citeseer}
}
@INCOLLECTION{sparso,
    author       = "J. Spars{\o}",
    title        = "Asynchronous circuit design - A tutorial",
    year         = "2001",
    month        = "dec",
    pages        = "1-152",
    booktitle    = "Chapters {1-}8 in {''}Principles of asynchronous circuit design - A systems Perspective''",
    publisher    = "Kluwer Academic Publishers",
    address      = "Boston / Dordrecht / London",
    url          = "http://www2.imm.dtu.dk/pubdb/p.php?855",
    isbn_issn    = "0-7923-7613-7"
}
 
@article{vernam,
  title={{Cipher printing telegraph systems for secret wire and radio telegraphic communications}},
  author={Vernam, G.S.},
  journal={Journal of the American Institute of Electrical Engineers},
  volume={45},
  pages={109--115},
  year={1926}
}

@article{csp,
  title={{Communicating sequential processes}},
  author={Hoare, CAR},
  journal={Communications of the ACM},
  volume={21},
  number={8},
  pages={677},
  year={1978},
  publisher={ACM}
}

@book{80c51,
author = {Hans van Gageldonk and Kees van Berkel and Ad Peeters and Daniel Baumann and Daniel Gloor and Gerhard Stegmann},
title = {An Asynchronous Low-Power 80C51 Microcontroller},
journal ={Asynchronous Circuits and Systems, International Symposium on},
volume = {0},
year = {1998},
isbn = {0-8186-8392-9},
pages = {0096},
doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.1998.666497},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@article{fullscan,
  title={{Full scan testing of handshake circuits}},
  author={te Beest, F.J.},
  year={2003}
}

@conference{taylor2008automatic,
  title={{Automatic Compilation of Data-Driven Circuits}},
  author={Taylor, S. and Edwards, D. and Plana, L.},
  booktitle={Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems-Volume 00},
  pages={3--14},
  year={2008},
  organization={IEEE Computer Society}
}

@INPROCEEDINGS{teak,
title={Teak: A Token-Flow Implementation for the Balsa Language},
author={Bardsley, A. and Tarazona, L. and Edwards, D.},
booktitle={Application of Concurrency to System Design, 2009. ACSD '09. Ninth International Conference on},
year={2009},
month={July},
volume={},
number={},
pages={23--31},
keywords={asynchronous circuits, hardware description languages, logic designBalsa asynchronous hardware description language, data channels, handshake-decoupling latches, merging/separating control, synthesis scheme, target component set, token-flow implementation},
doi={10.1109/ACSD.2009.15},
ISSN={1550-4808}
}


@article{dilimit,
 author = {Martin, Alain J.},
 title = {The limitations to delay-insensitivity in asynchronous circuits},
 book = {Beauty is our business: a birthday salute to Edsger W. Dijkstra},
 year = {1990},
 isbn = {0-387-97299-4},
 pages = {302--311},
 publisher = {Springer-Verlag New York, Inc.},
 address = {New York, NY, USA},
 }

@conference{turing,
  title={{Quasi-delay-insensitive circuits are Turing-complete}},
  author={Manohar, R. and Martin, A.J.},
  booktitle={2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems (invited)},
  year={1996},
  organization={Citeseer}
}

@book{nullconv,
  title={{Logically determined design: clockless system design with NULL convention logic}},
  author={Fant, K.M.},
  year={2005},
  publisher={Wiley-Interscience}
}

@masterthesis{ekelund,
  title={Low Energy AES Hardware for Microcontroller},
  author={Ekelund, \OEivind},
  school={Norwegian University of Science and Technology},
  type={Mater thesis},
  year={2009},
}
@conference{feas,
  title={{Design feasibility study for a 500 Gbits/s AES cypher decypher engine}},
  author={Bouhraoua, A.},
  booktitle={Proceedings of the International Conference on Microelectronics (ICMâ€™06)},
  pages={16--19},
  year={2006}
}


@article{rapid,
  title={{Timing of multi-gigahertz rapid single flux quantum digital circuits}},
  author={Gaj, K. and Friedman, E.G. and Feldman, M.J.},
  journal={The Journal of VLSI Signal Processing},
  volume={16},
  number={2},
  pages={247--276},
  year={1997},
  publisher={Springer}
}
@conference{ledr,
  title={{Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)}},
  author={Dean, M.E. and Williams, T.E. and Dill, D.L.},
  booktitle={Proceedings of the 1991 University of California/Santa Cruz conference on Advanced research in VLSI table of contents},
  pages={55--70},
  year={1991},
  organization={MIT Press Cambridge, MA, USA}
}

@INPROCEEDINGS{claes,
title={A clock-less implementation of the AES resists to power and timing attacks},
author={Yu, A. and Bree, D.S.},
booktitle={Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004. International Conference on},
year={2004},
month={April},
volume={2},
number={},
pages={ 525-532 Vol.2},
keywords={ clocks, cryptography, standards, timing advanced encryption standard, clock-less implementation, cryptanalytical technique, cryptographic device, dual-rail chip, encryption algorithm, fault induction, power analysis, power dissipation, smart card, timing analysis},
doi={10.1109/ITCC.2004.1286708},
ISSN={ }, }

@book{rijandael,
  title={{The design of Rijndael: AES--the Advanced Encryption Standard}},
  author={Daemen, J. and Rijmen, V.},
  year={2002},
  publisher={Springer Verlag}
}

@article{csbox,
  title={{Practical Implementation of Rijndael S-Box Using Combinational Logic}},
  author={Mui, E. and Custom, R. and Engineer, D. and Ltd, T.E.P.},
  year={2007}
}
@misc{pingu,
  author = "Wikipedia",
  title = "Block cipher modes of operation --- Wikipedia{,} The Free Encyclopedia",
  year = "2009",
  url = "http://en.wikipedia.org/w/index.php?title=Block_cipher_modes_of_operation&oldid=329447693",
  note = "[Online; accessed 13-December-2009]"
}
@manual{tut,
  title={{Balsa: A Tutorial Guide.}},
  author={Edwards, D. and Bardsley, A. and Janin, L. and Plana, L. and Toms, W.},
  year={2006},
  publisher={The University of Manchester},
  url={ftp://ftp.cs.man.ac.uk/pub/amulet/balsa/3.5/BalsaManual3.5.pdf}
}
@article{taylor,
  title={{Asynchronous Data-Driven Circuit Synthesis}},
  author={Taylor, S. and Edwards, D. and Plana, L.A.}
}
@book{hs,
  title={{Handshake circuits: an asynchronous architecture for VLSI programming}},
  author={Van Berkel, K.},
  year={1993},
  publisher={Cambridge University Press}
}
@conference{eldred,
  title={{Test routines based on symbolic logical statements}},
  author={Eldred, R.D.},
  booktitle={ACM Annual Conference/Annual Meeting: Preprints of papers presented at the 13 th national meeting of the Association for Computing Machinery: Urbana, Illinois},
  pages={1--2},
  year={1958},
  organization={Association for Computing Machinery, Inc, One Astor Plaza, 1515 Broadway, New York, NY, 10036-5701, USA,}
}
