library ieee;
use ieee.std_logic_1164.all;

entity my_tb is 
end entity;

architecture arch of my_tb is 

	component Full_substractor is 
		port(input_vector: in std_logic_vector(2 downto 0);    
       	output_vector: out std_logic_vector(1 downto 0));
signal A,B,C,Diff ,Brw : std_logic;

begin

dut : Full_substractor port map(A,B,C,Diff,Brw) ;

process

begin

 A <= '0'; B <= '0' ; C <= '0'; wait for 1ns;
 A <= '0'; B <= '0' ; C <= '1'; wait for 1ns;
 A <= '1'; B <= '0' ; C <= '1'; wait for 1ns;
 A <= '1'; B <= '1' ; C <= '1'; wait for 1ns;
 
 end process ;
 
 end arch;
 