Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\GIT\Chilipepper\Labs\Lab_4\EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_mcu_axiw_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\GIT\Chilipepper\Labs\Lab_4\EDK\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_mcu_axiw_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_mcu_axiw_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" into library mcu_axiw_v1_00_a
Parsing entity <cntr_11_0_8d5792a6ba24605d>.
Parsing architecture <cntr_11_0_8d5792a6ba24605d_a> of entity <cntr_11_0_8d5792a6ba24605d>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <axi_sgiface>.
Parsing architecture <IMP> of entity <axi_sgiface>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <xlcounter_free_mcu>.
Parsing architecture <behavior> of entity <xlcounter_free_mcu>.
Parsing entity <counter_8ec3f4ab23>.
Parsing architecture <behavior> of entity <counter_8ec3f4ab23>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <edk_processor_entity_017753ff76>.
Parsing architecture <structural> of entity <edk_processor_entity_017753ff76>.
Parsing entity <mcu>.
Parsing architecture <structural> of entity <mcu>.
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd" into library mcu_axiw_v1_00_a
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <xland2>.
Parsing architecture <behavior> of entity <xland2>.
Parsing entity <default_clock_driver_mcu>.
Parsing architecture <structural> of entity <default_clock_driver_mcu>.
Parsing entity <plb_clock_driver_mcu>.
Parsing architecture <structural> of entity <plb_clock_driver_mcu>.
Parsing entity <mcu_cw>.
Parsing architecture <structural> of entity <mcu_cw>.
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" into library mcu_axiw_v1_00_a
Parsing entity <mcu_axiw>.
Parsing architecture <structural> of entity <mcu_axiw>.
Parsing VHDL file "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system_mcu_axiw_0_wrapper.vhd" into library work
Parsing entity <system_mcu_axiw_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_mcu_axiw_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_mcu_axiw_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <mcu_axiw> (architecture <structural>) with generics from library <mcu_axiw_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 195: Assignment to axiaddrpref_sg_s_axi_arid_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 204: Assignment to axiaddrpref_sg_s_axi_awid_net ignored, since the identifier is never used

Elaborating entity <mcu_cw> (architecture <structural>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <default_clock_driver_mcu> (architecture <structural>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <mcu_axiw_v1_00_a>.
WARNING:HDLCompiler:89 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" Line 1828: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xland2> (architecture <behavior>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <mcu> (architecture <structural>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <xlcounter_free_mcu> (architecture <behavior>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <cntr_11_0_8d5792a6ba24605d> (architecture <>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <counter_8ec3f4ab23> (architecture <behavior>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <edk_processor_entity_017753ff76> (architecture <structural>) from library <mcu_axiw_v1_00_a>.

Elaborating entity <axi_sgiface> (architecture <IMP>) with generics from library <mcu_axiw_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" Line 2247: Assignment to s_fifo_we ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" Line 2387: s_axi_rready should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" Line 2389: s_axi_wvalid should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd" Line 2395: Assignment to s_axi_arlen_i ignored, since the identifier is never used

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <mcu_axiw_v1_00_a>.

Elaborating entity <plb_clock_driver_mcu> (architecture <structural>) from library <mcu_axiw_v1_00_a>.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 139: Net <axiaddrpref_s_axi_arid_net[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 140: Net <axiaddrpref_s_axi_awid_net[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 145: Net <axiaddrpref_sg_s_axi_bid_net[11]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" Line 146: Net <axiaddrpref_sg_s_axi_rid_net[11]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_mcu_axiw_0_wrapper>.
    Related source file is "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system_mcu_axiw_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_mcu_axiw_0_wrapper> synthesized.

Synthesizing Unit <mcu_axiw>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd".
        C_BASEADDR = "01100001011000000000000000000000"
        C_HIGHADDR = "01100001011000001111111111111111"
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 12
        C_S_AXI_SUPPORT_BURST = 0
WARNING:Xst:647 - Input <s_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" line 252: Output port <s_axi_bid> of the instance <sysgen_dut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_axiw.vhd" line 252: Output port <s_axi_rid> of the instance <sysgen_dut> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axiaddrpref_s_axi_arid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_s_axi_awid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_sg_s_axi_bid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_sg_s_axi_rid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcu_axiw> synthesized.

Synthesizing Unit <mcu_cw>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x0>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = REDUCE" for signal <plb_ce_1_sg_x1>.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xps_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mcu_cw> synthesized.

Synthesizing Unit <default_clock_driver_mcu>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd" line 427: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd" line 427: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_mcu> synthesized.

Synthesizing Unit <xlclockdriver>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xland2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd".
    Summary:
	no macro.
Unit <xland2> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <mcu>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
    Summary:
	no macro.
Unit <mcu> synthesized.

Synthesizing Unit <xlconvert>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert> synthesized.

Synthesizing Unit <xlcounter_free_mcu>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        core_name0 = "cntr_11_0_8d5792a6ba24605d"
        op_width = 25
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_mcu> synthesized.

Synthesizing Unit <counter_8ec3f4ab23>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_23_o_add_0_OUT<0>> created at line 2799.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_8ec3f4ab23> synthesized.

Synthesizing Unit <edk_processor_entity_017753ff76>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
    Summary:
	no macro.
Unit <edk_processor_entity_017753ff76> synthesized.

Synthesizing Unit <axi_sgiface>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        C_S_AXI_SUPPORT_BURST = 0
        C_S_AXI_ID_WIDTH = 8
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_TOTAL_ADDR_LEN = 12
        C_S_AXI_LINEAR_ADDR_LEN = 8
        C_S_AXI_BANK_ADDR_LEN = 2
        C_S_AXI_AWLEN_WIDTH = 8
        C_S_AXI_ARLEN_WIDTH = 8
WARNING:Xst:647 - Input <S_AXI_AWADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sm_pa_en_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sm_tr_sw_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sm_mcu_reset_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sm_rx_en_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sm_tx_en_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_Ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <write_addr_valid>.
    Found 1-bit register for signal <write_ready>.
    Found 1-bit register for signal <S_AXI_BVALID_i>.
    Found 8-bit register for signal <S_AXI_BID_i>.
    Found 2-bit register for signal <write_bank_addr_i>.
    Found 8-bit register for signal <write_linear_addr_i>.
    Found 2-bit register for signal <write_state>.
    Found 32-bit register for signal <sm_pa_en_din_i>.
    Found 1-bit register for signal <sm_pa_en_en_i>.
    Found 32-bit register for signal <sm_tr_sw_din_i>.
    Found 1-bit register for signal <sm_tr_sw_en_i>.
    Found 32-bit register for signal <sm_mcu_reset_din_i>.
    Found 1-bit register for signal <sm_mcu_reset_en_i>.
    Found 32-bit register for signal <sm_rx_en_din_i>.
    Found 1-bit register for signal <sm_rx_en_en_i>.
    Found 32-bit register for signal <sm_tx_en_din_i>.
    Found 1-bit register for signal <sm_tx_en_en_i>.
    Found 1-bit register for signal <S_AXI_RVALID_i>.
    Found 2-bit register for signal <read_bank_addr_i>.
    Found 8-bit register for signal <read_linear_addr_i>.
    Found 1-bit register for signal <S_AXI_RLAST_i>.
    Found 8-bit register for signal <S_AXI_RID_i>.
    Found 2-bit register for signal <read_state>.
    Found 2-bit register for signal <read_prep_counter>.
    Found 8-bit register for signal <read_addr_counter>.
    Found 8-bit register for signal <read_data_counter>.
    Found 32-bit register for signal <reg_bank_out_i>.
    Found 32-bit register for signal <fifo_bank_out_i>.
    Found 32-bit register for signal <shmem_bank_out_i>.
    Found 32-bit register for signal <S_AXI_RDATA_i>.
    Found finite state machine <FSM_0> for signal <write_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | AXI_AClk (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | AXI_AClk (rising_edge)                         |
    | Reset              | AXI_AResetN_INV_6_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <write_linear_addr_i[7]_GND_56_o_add_17_OUT> created at line 1241.
    Found 8-bit adder for signal <read_linear_addr_i[7]_GND_56_o_add_111_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_56_o_GND_56_o_sub_97_OUT<1:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_56_o_GND_56_o_sub_109_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_56_o_GND_56_o_sub_111_OUT<7:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <s_shram_en> created at line 2144.
    Found 32-bit 4-to-1 multiplexer for signal <S_AXI_RDATA_i[31]_reg_bank_out_i[31]_mux_166_OUT> created at line 2495.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 352 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_sgiface> synthesized.

Synthesizing Unit <xlslice>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu.vhd".
        new_msb = 24
        new_lsb = 24
        x_width = 25
        y_width = 1
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice> synthesized.

Synthesizing Unit <plb_clock_driver_mcu>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd" line 477: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/mcu_axiw_v1_00_a/hdl/vhdl/mcu_cw.vhd" line 477: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plb_clock_driver_mcu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 1
 2-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
# Registers                                            : 29
 1-bit register                                        : 11
 2-bit register                                        : 3
 32-bit register                                       : 9
 8-bit register                                        : 6
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <reg_bank_out_i<31:1>> (without init value) have a constant value of 0 in block <axi_sgiface>.

Synthesizing (advanced) Unit <axi_sgiface>.
The following registers are absorbed into counter <read_data_counter>: 1 register on signal <read_data_counter>.
The following registers are absorbed into counter <write_linear_addr_i>: 1 register on signal <write_linear_addr_i>.
The following registers are absorbed into counter <read_prep_counter>: 1 register on signal <read_prep_counter>.
Unit <axi_sgiface> synthesized (advanced).

Synthesizing (advanced) Unit <counter_8ec3f4ab23>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_8ec3f4ab23> synthesized (advanced).
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_1> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_2> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_3> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_4> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_5> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_6> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_7> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_8> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_9> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_10> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_11> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_12> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_13> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_14> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_15> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_16> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_17> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_18> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_19> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_20> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_21> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_22> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_23> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_24> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_25> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_26> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_27> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_28> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_29> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_30> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tr_sw_din_i_31> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_1> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_2> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_3> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_4> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_5> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_6> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_7> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_8> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_9> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_10> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_11> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_12> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_13> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_14> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_15> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_16> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_17> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_18> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_19> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_20> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_21> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_22> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_23> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_24> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_25> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_26> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_27> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_28> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_29> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_30> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_pa_en_din_i_31> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_1> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_2> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_3> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_4> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_5> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_6> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_7> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_8> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_9> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_10> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_11> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_12> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_13> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_14> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_15> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_16> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_17> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_18> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_19> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_20> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_21> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_22> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_23> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_24> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_25> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_26> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_27> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_28> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_29> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_30> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_tx_en_din_i_31> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_1> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_2> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_3> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_4> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_5> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_6> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_7> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_8> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_9> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_10> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_11> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_12> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_13> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_14> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_15> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_16> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_17> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_18> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_19> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_20> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_21> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_22> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_23> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_24> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_25> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_26> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_27> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_28> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_29> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_30> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_mcu_reset_din_i_31> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_1> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_2> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_3> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_4> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_5> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_6> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_7> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_8> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_9> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_10> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_11> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_12> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_13> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_14> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_15> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_16> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_17> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_18> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_19> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_20> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_21> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_22> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_23> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_24> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_25> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_26> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_27> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_28> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_29> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_30> of sequential type is unconnected in block <axi_sgiface>.
WARNING:Xst:2677 - Node <sm_rx_en_din_i_31> of sequential type is unconnected in block <axi_sgiface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 1-bit up counter                                      : 1
 2-bit down counter                                    : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 156
 Flip-Flops                                            : 156
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shmem_bank_out_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/FSM_1> on signal <read_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 read_prep | 01
 read_data | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/FSM_0> on signal <write_state[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 write_data     | 01
 write_response | 10
----------------------------
WARNING:Xst:1710 - FF/Latch <S_AXI_RID_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <system_mcu_axiw_0_wrapper> ...

Optimizing unit <mcu_cw> ...

Optimizing unit <axi_sgiface> ...
WARNING:Xst:1710 - FF/Latch <S_AXI_RDATA_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_AXI_RDATA_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_state_FSM_FFd1> in Unit <system_mcu_axiw_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/S_AXI_RVALID_i> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_mcu_axiw_0_wrapper, actual ratio is 0.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/plb_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcu_axiw_0/sysgen_dut/default_clock_driver_mcu_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_mcu_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_mcu_axiw_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 5
#      LUT3                        : 21
#      LUT4                        : 9
#      LUT5                        : 25
#      LUT6                        : 46
#      MUXCY                       : 14
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 67
#      FD                          : 3
#      FDR                         : 25
#      FDRE                        : 39
# Others                           : 2
#      cntr_11_0_8d5792a6ba24605d  : 1
#      xlpersistentdff             : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  106400     0%  
 Number of Slice LUTs:                  109  out of  53200     0%  
    Number used as Logic:               109  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    119
   Number with an unused Flip Flop:      52  out of    119    43%  
   Number with an unused LUT:            10  out of    119     8%  
   Number of fully used LUT-FF pairs:    57  out of    119    47%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                         250
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                         | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
axi_aclk                           | NONE(mcu_axiw_0/sysgen_dut/tx_en_x0/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)    | 64    |
sysgen_clk                         | NONE(mcu_axiw_0/sysgen_dut/init_done_x0/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 3     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.595ns (Maximum Frequency: 385.356MHz)
   Minimum input arrival time before clock: 1.693ns
   Maximum output required time after clock: 1.126ns
   Maximum combinational path delay: 0.393ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_aclk'
  Clock period: 2.595ns (frequency: 385.356MHz)
  Total number of paths / destination ports: 1238 / 95
-------------------------------------------------------------------------
Delay:               2.595ns (Levels of Logic = 3)
  Source:            mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter_6 (FF)
  Destination:       mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7 (FF)
  Source Clock:      axi_aclk rising
  Destination Clock: axi_aclk rising

  Data Path: mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter_6 to mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.616  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter_6 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter_6)
     LUT3:I0->O            2   0.053   0.419  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter[7]_GND_56_o_equal_108_o<7>_SW0 (N2)
     LUT6:I5->O           13   0.053   0.493  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter[7]_GND_56_o_equal_108_o<7> (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_data_counter[7]_GND_56_o_equal_108_o)
     LUT6:I5->O            5   0.053   0.426  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv4 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv)
     FDRE:CE                   0.200          mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
    ----------------------------------------
    Total                      2.595ns (0.641ns logic, 1.954ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysgen_clk'
  Clock period: 1.164ns (frequency: 859.106MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.164ns (Levels of Logic = 1)
  Source:            mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0 (FF)
  Destination:       mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0 (FF)
  Source Clock:      sysgen_clk rising
  Destination Clock: sysgen_clk rising

  Data Path: mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0 to mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0 (mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0)
     INV:I->O              1   0.067   0.399  mcu_axiw_0/sysgen_dut/mcu_x0/counter1/Mcount_count_reg_20_23_0_xor<0>11_INV_0 (mcu_axiw_0/sysgen_dut/Result)
     FD:D                      0.011          mcu_axiw_0/sysgen_dut/mcu_x0/counter1/count_reg_20_23_0
    ----------------------------------------
    Total                      1.164ns (0.360ns logic, 0.804ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysgen_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.011ns (Levels of Logic = 0)
  Source:            init_done (PAD)
  Destination:       mcu_axiw_0/sysgen_dut/init_done_x0/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination Clock: sysgen_clk rising

  Data Path: init_done to mcu_axiw_0/sysgen_dut/init_done_x0/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:D                    0.011          mcu_axiw_0/sysgen_dut/init_done_x0/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      0.011ns (0.011ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_aclk'
  Total number of paths / destination ports: 286 / 129
-------------------------------------------------------------------------
Offset:              1.693ns (Levels of Logic = 2)
  Source:            s_axi_rready (PAD)
  Destination:       mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7 (FF)
  Destination Clock: axi_aclk rising

  Data Path: s_axi_rready to mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            6   0.053   0.758  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv2 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv3)
     LUT6:I1->O            5   0.053   0.426  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv4 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv)
     FDRE:CE                   0.200          mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
    ----------------------------------------
    Total                      1.693ns (0.509ns logic, 1.184ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_aclk'
  Total number of paths / destination ports: 18 / 12
-------------------------------------------------------------------------
Offset:              1.126ns (Levels of Logic = 1)
  Source:            mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_state_FSM_FFd1 (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      axi_aclk rising

  Data Path: mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_state_FSM_FFd1 to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             46   0.282   0.791  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_state_FSM_FFd1 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_state_FSM_FFd1)
     LUT5:I1->O            2   0.053   0.000  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/S_AXI_AWREADY1 (s_axi_awready)
    ----------------------------------------
    Total                      1.126ns (0.335ns logic, 0.791ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               0.393ns (Levels of Logic = 1)
  Source:            s_axi_arvalid (PAD)
  Destination:       s_axi_arready (PAD)

  Data Path: s_axi_arvalid to s_axi_arready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           21   0.053   0.000  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0653_inv1 (s_axi_arready)
    ----------------------------------------
    Total                      0.393ns (0.393ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
axi_aclk       |    2.595|         |         |         |
sysgen_clk     |    0.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysgen_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysgen_clk     |    1.164|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.25 secs
 
--> 

Total memory usage is 471060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  378 (   0 filtered)
Number of infos    :    8 (   0 filtered)

