/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [9:0] _02_;
  reg [11:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [25:0] celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [36:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_3z & celloutsig_1_10z[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[10] | in_data[120]) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_9z) & celloutsig_1_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z[0] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_4z));
  assign celloutsig_0_11z = ~((celloutsig_0_2z | celloutsig_0_10z[2]) & (celloutsig_0_2z | celloutsig_0_7z[0]));
  assign celloutsig_0_25z = celloutsig_0_14z | ~(celloutsig_0_19z);
  assign celloutsig_1_14z = celloutsig_1_9z | celloutsig_1_8z;
  assign celloutsig_0_22z = in_data[73] | celloutsig_0_12z;
  assign celloutsig_0_28z = ~(celloutsig_0_17z[2] ^ celloutsig_0_0z);
  assign celloutsig_0_7z = { celloutsig_0_6z[26:16], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } + { _01_[13:11], celloutsig_0_2z, _01_[13:11], _01_[6:2], _00_, _01_[0] };
  assign celloutsig_0_31z = { celloutsig_0_21z[22:17], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_28z } + { celloutsig_0_6z[27:12], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_16z };
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_28z };
  assign out_data[3:0] = _17_;
  reg [9:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 10'h000;
    else _18_ <= { _02_[9:8], _02_[9:8], _02_[5:4], _02_[9:8], _02_[5:4] };
  assign { _01_[13:11], _01_[6:2], _00_, _01_[0] } = _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_6z[6:0], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z };
  reg [3:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= { in_data[45:44], celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[9:8], _02_[5:4] } = _20_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= { _01_[3], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_11z };
  assign celloutsig_1_10z = { celloutsig_1_6z[1:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, _02_[9:8], _02_[5:4] } / { 1'h1, in_data[76:57] };
  assign celloutsig_1_18z = { _03_[7:5], celloutsig_1_17z } === { celloutsig_1_6z[6:4], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z } === celloutsig_0_7z[12:2];
  assign celloutsig_0_2z = { in_data[50:45], _02_[9:8], _02_[5:4] } === in_data[42:33];
  assign celloutsig_1_0z = in_data[147:139] >= in_data[119:111];
  assign celloutsig_1_4z = celloutsig_1_2z[7:2] >= celloutsig_1_2z[10:5];
  assign celloutsig_1_7z = celloutsig_1_1z[10:8] >= celloutsig_1_2z[13:11];
  assign celloutsig_1_17z = celloutsig_1_1z[8:4] >= celloutsig_1_2z[11:7];
  assign celloutsig_0_4z = { _01_[4:3], celloutsig_0_2z } >= { _02_[9:8], _02_[5] };
  assign celloutsig_0_16z = { celloutsig_0_6z[32:8], _01_[13:11], _01_[6:2], _00_, _01_[0] } >= { in_data[38:10], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_0z = ! in_data[79:75];
  assign celloutsig_0_19z = ! celloutsig_0_6z[27:25];
  assign celloutsig_1_2z = { in_data[169:168], celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_1z[2:0], celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[83:47] * { in_data[16:6], _02_[9:8], _02_[5:4], celloutsig_0_2z, celloutsig_0_0z, _01_[13:11], _01_[6:2], _00_, _01_[0], _02_[9:8], _02_[5:4], celloutsig_0_4z, _02_[9:8], _02_[5:4], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_7z[6:3] * { celloutsig_0_8z[4:2], celloutsig_0_4z };
  assign celloutsig_0_8z = celloutsig_0_7z[8] ? { _02_[9:8], _02_[5], celloutsig_0_4z, celloutsig_0_0z } : celloutsig_0_6z[29:25];
  assign celloutsig_1_1z = - { in_data[125:114], celloutsig_1_0z };
  assign celloutsig_0_17z = - celloutsig_0_8z[3:0];
  assign celloutsig_1_11z = & { celloutsig_1_6z, celloutsig_1_2z[4:2] };
  assign celloutsig_0_5z = & in_data[16:3];
  assign celloutsig_0_12z = & celloutsig_0_6z[32:24];
  assign celloutsig_1_8z = | { celloutsig_1_1z[9:7], celloutsig_1_0z };
  assign celloutsig_0_18z = | { celloutsig_0_7z[2:0], _01_[13:11], _01_[6:2], _00_, _01_[0], _01_[13:11], _01_[6:2], _00_, _01_[0] };
  assign celloutsig_0_30z = celloutsig_0_19z & _04_[4];
  assign celloutsig_1_3z = | in_data[132:129];
  assign celloutsig_0_13z = ~^ { celloutsig_0_7z[4:3], celloutsig_0_10z, celloutsig_0_12z, _01_[13:11], _01_[6:2], _00_, _01_[0], celloutsig_0_7z };
  assign celloutsig_1_6z = in_data[191:184] - { celloutsig_1_2z[11:6], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_21z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_16z, _01_[13:11], _01_[6:2], _00_, _01_[0], celloutsig_0_19z, celloutsig_0_12z, _02_[9:8], _02_[5:4], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z } - { in_data[16:15], celloutsig_0_16z, _01_[13:11], _01_[6:2], _00_, _01_[0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_29z = ~((celloutsig_0_13z & celloutsig_0_5z) | celloutsig_0_24z[0]);
  assign { _01_[10:7], _01_[1] } = { celloutsig_0_2z, _01_[13:11], _00_ };
  assign { _02_[7:6], _02_[3:0] } = { _02_[9:8], _02_[9:8], _02_[5:4] };
  assign { out_data[128], out_data[96], out_data[57:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
