// Seed: 3558196122
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  logic id_4;
  assign id_4[-1] = id_1 == 1;
endmodule
module module_1 #(
    parameter id_20 = 32'd84,
    parameter id_6  = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  output wire id_5;
  output logic [7:0] id_4;
  inout reg id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  input wire id_1;
  always begin : LABEL_0
    id_3 <= id_6;
  end
  assign id_4[id_6] = 1'b0;
  logic [-1 'b0 : ""] id_8;
  ;
  assign id_4["" : 1'b0] = 1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, _id_20, id_21;
  assign id_4 = id_3;
  wire [id_20  +  -1 : -1] id_22;
  tri0 id_23 = -1 * id_17;
endmodule
