

================================================================
== Vivado HLS Report for 'Filter_HW'
================================================================
* Date:           Thu Oct 26 01:27:25 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1262751|  1262751|  1262752|  1262752|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |                                |                      |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |grp_Filter_horizontal_HW_fu_20  |Filter_horizontal_HW  |  511928|  511928|  511928|  511928|   none  |
        |grp_Filter_vertical_fu_28       |Filter_vertical       |  750820|  750820|  750820|  750820|   none  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      6|     838|   2463|
|Memory           |      256|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      258|      6|     844|   2538|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       92|      2|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+----------------------+---------+-------+-----+------+
    |grp_Filter_horizontal_HW_fu_20  |Filter_horizontal_HW  |        1|      2|  510|  1418|
    |grp_Filter_vertical_fu_28       |Filter_vertical       |        1|      4|  328|  1045|
    +--------------------------------+----------------------+---------+-------+-----+------+
    |Total                           |                      |        2|      6|  838|  2463|
    +--------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------+---------+---+----+--------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+--------+-----+------+-------------+
    |Temp_U  |Filter_HW_Temp  |      256|  0|   0|  518400|    8|     1|      4147200|
    +--------+----------------+---------+---+----+--------+-----+------+-------------+
    |Total   |                |      256|  0|   0|  518400|    8|     1|      4147200|
    +--------+----------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |Temp_address0  |  15|          3|   19|         57|
    |Temp_ce0       |  15|          3|    1|          3|
    |Temp_ce1       |   9|          2|    1|          2|
    |Temp_we0       |   9|          2|    1|          2|
    |ap_NS_fsm      |  27|          5|    1|          5|
    +---------------+----+-----------+-----+-----------+
    |Total          |  75|         15|   23|         69|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  4|   0|    4|          0|
    |ap_reg_grp_Filter_horizontal_HW_fu_20_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_Filter_vertical_fu_28_ap_start       |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   Filter_HW  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   Filter_HW  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   Filter_HW  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   Filter_HW  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   Filter_HW  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   Filter_HW  | return value |
|Input_r_address0   | out |   23|  ap_memory |    Input_r   |     array    |
|Input_r_ce0        | out |    1|  ap_memory |    Input_r   |     array    |
|Input_r_q0         |  in |    8|  ap_memory |    Input_r   |     array    |
|Input_r_address1   | out |   23|  ap_memory |    Input_r   |     array    |
|Input_r_ce1        | out |    1|  ap_memory |    Input_r   |     array    |
|Input_r_q1         |  in |    8|  ap_memory |    Input_r   |     array    |
|Output_r_address0  | out |   23|  ap_memory |   Output_r   |     array    |
|Output_r_ce0       | out |    1|  ap_memory |   Output_r   |     array    |
|Output_r_we0       | out |    1|  ap_memory |   Output_r   |     array    |
|Output_r_d0        | out |    8|  ap_memory |   Output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

