# Micro-CUDA ç·¨è­¯å™¨å¿«é€ŸæŒ‡å—

## âœ… å·²å®ŒæˆåŠŸèƒ½

1. **Target Configuration** - ç¡¬é«”é…ç½®ç®¡ç†
2. **`.cu` æ–‡ä»¶æ”¯æ´** - åƒçœŸæ­£çš„ CUDA ä¸€æ¨£ä½¿ç”¨ `.cu` æ“´å±•å
3. **ç·¨è­¯è¼¸å‡ºåŒ…å«ç¡¬é«”åƒæ•¸** - `.asm` æ–‡ä»¶è‡ªå‹•åŒ…å« ESP32 é…ç½®ä¿¡æ¯

## ğŸš€ å¿«é€Ÿä½¿ç”¨

### 1. åˆ—å‡ºå¯ç”¨çš„ç¡¬é«”é…ç½®

```bash
python micro_cuda_compiler/compile_kernel.py --list-targets
```

è¼¸å‡ºï¼š

```
Available Target Configurations:

  default         - ESP32 CUDA VM
                   VRAM: 40 KB, Lanes: 8, CPU: 240 MHz
  esp32           - ESP32 (Standard)
                   VRAM: 32 KB, Lanes: 8, CPU: 240 MHz
  esp32-psram     - ESP32 with 2MB PSRAM
                   VRAM: 100 KB, Lanes: 8, CPU: 240 MHz
  esp32s3         - ESP32-S3 with 8MB PSRAM
                   VRAM: 1024 KB, Lanes: 8, CPU: 240 MHz

Usage: --target <name>
```

### 2. ç·¨è­¯ Kernelï¼ˆä½¿ç”¨ .cu æ“´å±•åï¼‰

```bash
# ä½¿ç”¨é»˜èªé…ç½® (40 KB VRAM)
python micro_cuda_compiler/compile_kernel.py \
    micro_cuda_compiler/kernels/vector_add.cu

# ä½¿ç”¨ ESP32-S3 é…ç½® (1 MB VRAM)
python micro_cuda_compiler/compile_kernel.py \
    micro_cuda_compiler/kernels/vector_add.cu \
    --target esp32s3

# ä½¿ç”¨æ¨™æº– ESP32 é…ç½® (32 KB VRAM)
python micro_cuda_compiler/compile_kernel.py \
    micro_cuda_compiler/kernels/vector_add.cu \
    --target esp32
```

### 3. æŸ¥çœ‹ç”Ÿæˆçš„ Assembly

```bash
cat micro_cuda_compiler/kernels/vector_add.asm
```

**ç¯„ä¾‹è¼¸å‡º**ï¼ˆåŒ…å«å®Œæ•´çš„ç¡¬é«”é…ç½® informationï¼‰ï¼š

```assembly
; ====================================================================
; Micro-CUDA Kernel - Compiled Assembly
; ====================================================================
;
; Target Configuration:
;   Device:        ESP32-S3 with 8MB PSRAM
;   ISA Version:   v1.5
;   Architecture:  Dual-Core SIMT
;
; SIMD Configuration:
;   Lanes:         8
;   Warp Size:     8
;
; Memory Configuration:
;   VRAM Size:     1048576 bytes (1024 KB)
;   Program Size:  1024 instructions
;   Stack Size:    8192 bytes
;
; Register Configuration (per lane):
;   GP Registers:  R0-R31 (32 Ã— 32-bit)
;   FP Registers:  F0-F31 (32 Ã— 32-bit)
;   Predicates:    P0-P7 (8 Ã— 1-bit)
;   System Regs:   SR_0 - SR_9
;
; Communication:
;   Serial Baud:   115200
;   CPU Freq:      240 MHz
;
; Performance:
;   Typical Speed: ~30,000 inst/sec
;
; ====================================================================

; Source File: vector_add.cu
; Kernel Functions: vectorAdd
; Total Instructions: 12
; Registers Used: 8
;
; ====================================================================

; ===== CODE SECTION =====

S2R R31, SR_LANEID  ; laneId() -> R31
...
EXIT  ; Return from kernel

; ===== END OF KERNEL =====
```

### 4. åŸ·è¡Œ Kernel

```bash
python micro_cuda_compiler/run_kernel.py --demo
```

## ğŸ“‹ å·¥ä½œæµç¨‹ï¼ˆå®Œå…¨åƒ NVCCï¼‰

```
User Code (.cu)  â”€â”€â–¶  Compile  â”€â”€â–¶  Assembly (.asm)  â”€â”€â–¶  Execute on ESP32
vector_add.cu        (with target)   (with hw config)      (8-lane SIMD)
```

### å®Œæ•´ç¯„ä¾‹

```bash
# Step 1: æ’°å¯« CUDA kernel
cat > my_kernel.cu << 'EOF'
#include "mcuda.h"

__global__ void myKernel(int* A, int* B, int* C) {
    int idx = laneId();
    C[idx] = A[idx] * B[idx];
}
EOF

# Step 2: ç·¨è­¯ (æŒ‡å®šç¡¬é«”é…ç½®)
python micro_cuda_compiler/compile_kernel.py my_kernel.cu \
    --target esp32s3

# Step 3: æŸ¥çœ‹ç”Ÿæˆçš„ assembly (åŒ…å«ç¡¬é«”åƒæ•¸)
cat my_kernel.asm

# Step 4: åŸ·è¡Œ
python micro_cuda_compiler/run_kernel.py --demo
```

## ğŸ¯ Target é…ç½®è©³è§£

### Default Target

- Device: ESP32 CUDA VM
- VRAM: 40 KB
- Best for: æ•™å­¸ã€åŸºæœ¬æ¸¬è©¦

### ESP32 Standard

- Device: ESP32 (Standard)
- VRAM: 32 KB
- Best for: æ¨™æº– ESP32 ç„¡ PSRAM

### ESP32 with PSRAM

- Device: ESP32 with 2MB PSRAM
- VRAM: 100 KB
- Best for: ä¸­å‹æ‡‰ç”¨

### ESP32-S3

- Device: ESP32-S3 with 8MB PSRAM
- VRAM: 1024 KB (1 MB)
- Best for: å¤§å‹ AI æ¨¡å‹ã€è¤‡é›œé‹ç®—

## ğŸ“ æŠ€è¡“ç´°ç¯€

### Kernel æ–‡ä»¶å‘½å

- **å¿…é ˆä½¿ç”¨ `.cu` æ“´å±•å**ï¼ˆåƒçœŸæ­£çš„ CUDAï¼‰
- ç·¨è­¯å™¨æœƒè‡ªå‹•è™•ç†ï¼ˆä½¿ç”¨ `-x c++` å‘Šè¨´ Clangï¼‰

### ç”Ÿæˆçš„ Assembly åŒ…å«

1. **å®Œæ•´çš„ç¡¬é«”é…ç½® header**

   - Device å‹è™Ÿ
   - VRAM å¤§å°
   - Lane æ•¸é‡
   - æš«å­˜å™¨é…ç½®
   - CPU é »ç‡
   - æ€§èƒ½æŒ‡æ¨™

2. **Source è³‡è¨Š**

   - åŸå§‹æª”æ¡ˆå
   - Kernel å‡½æ•¸åˆ—è¡¨
   - æŒ‡ä»¤æ•¸é‡
   - ä½¿ç”¨çš„æš«å­˜å™¨æ•¸é‡

3. **å¯¦éš›çš„çµ„åˆèªè¨€ç¨‹å¼ç¢¼**

### Driver åƒæ•¸è¨˜éŒ„

ç·¨è­¯æ™‚ï¼Œtarget configuration æœƒè‡ªå‹•è¨˜éŒ„ï¼š

- `VM_VRAM_SIZE`: é…ç½®çš„ VRAM å¤§å°
- `VM_PROGRAM_SIZE`: Instruction memory å¤§å°
- `num_lanes`: SIMD lane æ•¸é‡
- `warp_size`: Warp å¤§å°
- `baud_rate`: ä¸²å£æ³¢ç‰¹ç‡
- `cpu_freq_mhz`: CPU æ™‚è„ˆ

æ‰€æœ‰é€™äº›åƒæ•¸éƒ½æœƒå¯«å…¥ç”Ÿæˆçš„ `.asm` æ–‡ä»¶çš„ header ä¸­ï¼

## ğŸ”§ ç•¶å‰ç‹€æ…‹

- âœ… Target configuration ç³»çµ±å®Œæˆ
- âœ… `.cu` æ–‡ä»¶æ”¯æ´
- âœ… Hardware parameter header generation
- âœ… Multiple target æ”¯æ´
- ğŸš§ å®Œæ•´çš„ IR â†’ ISA ç·¨è­¯ï¼ˆé–‹ç™¼ä¸­ï¼‰

## ä¸‹ä¸€æ­¥é–‹ç™¼

1. å®Œå–„ IR Parserï¼ˆè™•ç†æ›´å¤š LLVM æŒ‡ä»¤ï¼‰
2. å¯¦ä½œ load/store instruction selection
3. è‡ªå‹• SIMT æ¨¡å¼åµæ¸¬
4. Assembly parserï¼ˆè®€å– .asm ä¸¦åŸ·è¡Œï¼‰

---

**ç‰ˆæœ¬**: 0.1.0 Alpha  
**æ›´æ–°**: 2025-12-13  
**ç‹€æ…‹**: Target configuration âœ… | Compiler ğŸš§
