// Seed: 1502620231
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3
);
  assign id_2 = id_3;
  assign id_2 = id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd38,
    parameter id_18 = 32'd71
) (
    input tri1 _id_0,
    output tri id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    output wor id_8
    , id_21,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13,
    output wor id_14,
    input tri1 id_15,
    output wire id_16,
    input supply1 id_17,
    input tri1 _id_18,
    input uwire id_19
    , id_22
);
  logic id_23;
  wire [id_0 : id_18] id_24, id_25, id_26, id_27;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_16,
      id_9
  );
endmodule
