// Seed: 4075702684
`define pp_1 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_1,
    input logic sample,
    input logic id_2,
    input logic id_3,
    input id_4,
    input reg id_5,
    output logic id_6
);
  logic id_7;
  always @(posedge (id_4) or posedge id_4) id_5 <= 1;
endmodule
