Reusing an on-chip network for the test of core-based systems