--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:2.1-35.10" *)
 module blockrom(clk, address_in, data_out);
 (* unused_bits = "1 6 7" *)
@@ -23,22 +23,19 @@
 (* src = "dut.sv:5.36-5.44" *)
 output [7:0] data_out;
 wire [7:0] data_out;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:10.15-10.25" *)
 wire [7:0] data_out_r;
-(* src = "dut.sv:13.10-13.11" *)
-wire [31:0] i;
-(* src = "dut.sv:13.12-13.13" *)
-wire [31:0] j;
-\$_ORNOT_  _10_ (
+\$_AND_  _10_ (
 .A(address_in[2]),
 .B(address_in[1]),
-.Y(_02_)
-);
-\$_AND_  _11_ (
-.A(address_in[1]),
-.B(address_in[2]),
 .Y(_01_)
 );
+\$_ORNOT_  _11_ (
+.A(address_in[2]),
+.B(address_in[1]),
+.Y(_02_)
+);
 \$_NOT_  _12_ (
 .A(address_in[0]),
 .Y(_03_)
@@ -103,50 +100,48 @@
 .S(address_in[2]),
 .Y(_00_[5])
 );
-\$_SDFF_PP0_  \data_out_r_reg[7]  /* _24_ */ (
+\$_SDFF_PP1_  \data_out_r_reg[6]  /* _24_ */ (
+.C(clk),
+.D(_03_),
+.Q(data_out_r[6]),
+.R(_02_)
+);
+\$_SDFF_PP0_  \data_out_r_reg[7]  /* _25_ */ (
 .C(clk),
 .D(address_in[0]),
 .Q(data_out_r[7]),
 .R(address_in[2])
 );
-\$_DFF_P_  \data_out_r_reg[0]  /* _25_ */ (
+\$_DFF_P_  \data_out_r_reg[0]  /* _26_ */ (
 .C(clk),
 .D(_00_[0]),
 .Q(data_out_r[0])
 );
-\$_DFF_P_  \data_out_r_reg[2]  /* _26_ */ (
+\$_DFF_P_  \data_out_r_reg[2]  /* _27_ */ (
 .C(clk),
 .D(_00_[2]),
 .Q(data_out_r[2])
 );
-\$_DFF_P_  \data_out_r_reg[3]  /* _27_ */ (
+\$_DFF_P_  \data_out_r_reg[3]  /* _28_ */ (
 .C(clk),
 .D(_00_[3]),
 .Q(data_out_r[3])
 );
-\$_DFF_P_  \data_out_r_reg[4]  /* _28_ */ (
+\$_DFF_P_  \data_out_r_reg[4]  /* _29_ */ (
 .C(clk),
 .D(_00_[4]),
 .Q(data_out_r[4])
 );
-\$_DFF_P_  \data_out_r_reg[5]  /* _29_ */ (
+\$_DFF_P_  \data_out_r_reg[5]  /* _30_ */ (
 .C(clk),
 .D(_00_[5]),
 .Q(data_out_r[5])
 );
-\$_SDFF_PN1_  \data_out_r_reg[1]  /* _30_ */ (
+\$_SDFF_PN1_  \data_out_r_reg[1]  /* _31_ */ (
 .C(clk),
 .D(address_in[0]),
 .Q(data_out_r[1]),
 .R(_01_)
 );
-\$_SDFF_PP1_  \data_out_r_reg[6]  /* _31_ */ (
-.C(clk),
-.D(_03_),
-.Q(data_out_r[6]),
-.R(_02_)
-);
 assign data_out = data_out_r;
-assign i = 32'd8;
-assign j = 32'd2810991328;
 endmodule
