Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov  4 11:33:40 2019
| Host         : nastase.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0                 9148        0.036        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.671}        13.342          74.951          
  clkfbout_cpu_clock_gen        {0.000 16.000}       32.000          31.250          
  cpu_clk                       {0.000 6.098}        12.195          81.998          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.187        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         29.845        0.000                       0                     3  
  cpu_clk                             0.047        0.000                      0                 5634        0.053        0.000                      0                 5634        5.598        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          14.475        0.000                      0                 1248        0.036        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  3.581        0.000                      0                 2266        0.753        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.671 }
Period(ns):         13.342
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.342      11.187     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.342      12.093     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.342      200.018    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 7.633ns (63.046%)  route 4.474ns (36.954%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 10.795 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/O[2]
                         net (fo=1, routed)           0.644    10.110    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_5
    SLICE_X97Y127        LUT6 (Prop_lut6_I5_O)        0.302    10.412 r  u_cpu/u_exec_unit/mem_result_r[18]_i_2/O
                         net (fo=1, routed)           0.789    11.202    u_cpu/u_exec_unit/mem_result_r[18]_i_2_n_0
    SLICE_X95Y127        LUT3 (Prop_lut3_I0_O)        0.152    11.354 r  u_cpu/u_exec_unit/mem_result_r[18]_i_1/O
                         net (fo=1, routed)           0.000    11.354    u_cpu/u_exec_unit/mem_result_nxt[18]
    SLICE_X95Y127        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    10.795    u_cpu/u_exec_unit/clk
    SLICE_X95Y127        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[18]/C
                         clock pessimism              0.621    11.416    
                         clock uncertainty           -0.090    11.326    
    SLICE_X95Y127        FDRE (Setup_fdre_C_D)        0.075    11.401    u_cpu/u_exec_unit/mem_result_r_reg[18]
  -------------------------------------------------------------------
                         required time                         11.401    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.828ns  (logic 4.350ns (36.776%)  route 7.478ns (63.224%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 10.798 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.001    -0.715    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.739 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[9]
                         net (fo=1, routed)           1.210     2.949    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[9]
    SLICE_X105Y120       LUT6 (Prop_lut6_I1_O)        0.124     3.073 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34/O
                         net (fo=1, routed)           0.000     3.073    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.471 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.471    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.585 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.762     4.346    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X103Y119       LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.548     5.018    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X101Y119       LUT6 (Prop_lut6_I1_O)        0.124     5.142 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[3]_INST_0/O
                         net (fo=2, routed)           0.502     5.644    u_cpu/u_fetch_unit/bpu_pred_target[3]
    SLICE_X100Y119       LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  u_cpu/u_fetch_unit/fch_pc_r[3]_i_1/O
                         net (fo=12, routed)          0.623     6.391    u_cpu/u_fetch_unit/fch_pc_r[3]_i_1_n_0
    SLICE_X98Y119        LUT4 (Prop_lut4_I3_O)        0.124     6.515 r  u_cpu/u_fetch_unit/g0_b2_i_2/O
                         net (fo=101, routed)         1.698     8.213    u_cpu/u_fetch_unit/g0_b2_i_2_n_0
    SLICE_X88Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  u_cpu/u_fetch_unit/g15_b2/O
                         net (fo=1, routed)           0.674     9.012    u_cpu/u_fetch_unit/g15_b2_n_0
    SLICE_X88Y117        LUT6 (Prop_lut6_I0_O)        0.124     9.136 r  u_cpu/u_fetch_unit/iccm_dout[2]_i_11/O
                         net (fo=1, routed)           0.000     9.136    u_cpu/u_fetch_unit/iccm_dout[2]_i_11_n_0
    SLICE_X88Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     9.353 r  u_cpu/u_fetch_unit/iccm_dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.129    10.482    u_cpu/u_fetch_unit/iccm_dout_reg[2]_i_4_n_0
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.781 r  u_cpu/u_fetch_unit/iccm_dout[2]_i_1/O
                         net (fo=2, routed)           0.333    11.114    u_cpu/u_fetch_unit/iccm_dout0[2]
    SLICE_X95Y119        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    10.798    u_cpu/u_fetch_unit/clk
    SLICE_X95Y119        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[2]/C
                         clock pessimism              0.584    11.382    
                         clock uncertainty           -0.090    11.292    
    SLICE_X95Y119        FDRE (Setup_fdre_C_D)       -0.040    11.252    u_cpu/u_fetch_unit/iccm_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 4.345ns (37.210%)  route 7.332ns (62.790%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 10.739 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.001    -0.715    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.739 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[9]
                         net (fo=1, routed)           1.210     2.949    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[9]
    SLICE_X105Y120       LUT6 (Prop_lut6_I1_O)        0.124     3.073 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34/O
                         net (fo=1, routed)           0.000     3.073    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.471 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.471    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.585 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.762     4.346    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X103Y119       LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.548     5.018    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X101Y119       LUT6 (Prop_lut6_I1_O)        0.124     5.142 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[3]_INST_0/O
                         net (fo=2, routed)           0.502     5.644    u_cpu/u_fetch_unit/bpu_pred_target[3]
    SLICE_X100Y119       LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  u_cpu/u_fetch_unit/fch_pc_r[3]_i_1/O
                         net (fo=12, routed)          0.623     6.391    u_cpu/u_fetch_unit/fch_pc_r[3]_i_1_n_0
    SLICE_X98Y119        LUT4 (Prop_lut4_I3_O)        0.124     6.515 r  u_cpu/u_fetch_unit/g0_b2_i_2/O
                         net (fo=101, routed)         1.624     8.140    u_cpu/u_fetch_unit/g0_b2_i_2_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.264 r  u_cpu/u_fetch_unit/g11_b3/O
                         net (fo=2, routed)           0.808     9.071    u_cpu/u_fetch_unit/g11_b3_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.195 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_11/O
                         net (fo=1, routed)           0.000     9.195    u_cpu/u_fetch_unit/iccm_dout[3]_i_11_n_0
    SLICE_X85Y116        MUXF7 (Prop_muxf7_I0_O)      0.212     9.407 r  u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.688    10.095    u_cpu/u_fetch_unit/iccm_dout_reg[3]_i_4_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I3_O)        0.299    10.394 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_1/O
                         net (fo=2, routed)           0.568    10.962    u_cpu/u_fetch_unit/iccm_dout0[3]
    SLICE_X85Y117        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.712    10.739    u_cpu/u_fetch_unit/clk
    SLICE_X85Y117        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/C
                         clock pessimism              0.584    11.323    
                         clock uncertainty           -0.090    11.233    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)       -0.067    11.166    u_cpu/u_fetch_unit/iccm_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.952ns  (logic 7.741ns (64.770%)  route 4.210ns (35.230%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 10.802 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.341    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/O[2]
                         net (fo=1, routed)           0.509    10.089    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_5
    SLICE_X95Y133        LUT6 (Prop_lut6_I5_O)        0.302    10.391 r  u_cpu/u_exec_unit/mem_result_r[22]_i_2/O
                         net (fo=1, routed)           0.661    11.052    u_cpu/u_exec_unit/mem_result_r[22]_i_2_n_0
    SLICE_X94Y133        LUT3 (Prop_lut3_I0_O)        0.146    11.198 r  u_cpu/u_exec_unit/mem_result_r[22]_i_1/O
                         net (fo=1, routed)           0.000    11.198    u_cpu/u_exec_unit/mem_result_nxt[22]
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.775    10.802    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[22]/C
                         clock pessimism              0.621    11.423    
                         clock uncertainty           -0.090    11.333    
    SLICE_X94Y133        FDRE (Setup_fdre_C_D)        0.118    11.451    u_cpu/u_exec_unit/mem_result_r_reg[22]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.871ns  (logic 7.826ns (65.924%)  route 4.045ns (34.076%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 10.802 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.341    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/O[3]
                         net (fo=1, routed)           0.323     9.977    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_4
    SLICE_X90Y134        LUT6 (Prop_lut6_I5_O)        0.306    10.283 r  u_cpu/u_exec_unit/mem_result_r[23]_i_2/O
                         net (fo=1, routed)           0.681    10.965    u_cpu/u_exec_unit/mem_result_r[23]_i_2_n_0
    SLICE_X92Y135        LUT3 (Prop_lut3_I1_O)        0.153    11.118 r  u_cpu/u_exec_unit/mem_result_r[23]_i_1/O
                         net (fo=1, routed)           0.000    11.118    u_cpu/u_exec_unit/mem_result_nxt[23]
    SLICE_X92Y135        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.775    10.802    u_cpu/u_exec_unit/clk
    SLICE_X92Y135        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[23]/C
                         clock pessimism              0.584    11.386    
                         clock uncertainty           -0.090    11.296    
    SLICE_X92Y135        FDRE (Setup_fdre_C_D)        0.118    11.414    u_cpu/u_exec_unit/mem_result_r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.828ns  (logic 7.927ns (67.020%)  route 3.901ns (32.980%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 10.802 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.341    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.455    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  u_cpu/u_exec_unit/mem_result_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.569    u_cpu/u_exec_unit/mem_result_r_reg[27]_i_4_n_0
    SLICE_X93Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.791 r  u_cpu/u_exec_unit/mem_result_r_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.364    10.155    u_cpu/u_exec_unit/mem_result_r_reg[31]_i_4_n_7
    SLICE_X92Y136        LUT6 (Prop_lut6_I5_O)        0.299    10.454 r  u_cpu/u_exec_unit/mem_result_r[28]_i_2/O
                         net (fo=1, routed)           0.496    10.950    u_cpu/u_exec_unit/mem_result_r[28]_i_2_n_0
    SLICE_X92Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.074 r  u_cpu/u_exec_unit/mem_result_r[28]_i_1/O
                         net (fo=1, routed)           0.000    11.074    u_cpu/u_exec_unit/mem_result_nxt[28]
    SLICE_X92Y136        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.775    10.802    u_cpu/u_exec_unit/clk
    SLICE_X92Y136        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[28]/C
                         clock pessimism              0.584    11.386    
                         clock uncertainty           -0.090    11.296    
    SLICE_X92Y136        FDRE (Setup_fdre_C_D)        0.077    11.373    u_cpu/u_exec_unit/mem_result_r_reg[28]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 8.043ns (68.678%)  route 3.668ns (31.322%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 10.801 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.341    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.455    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  u_cpu/u_exec_unit/mem_result_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.569    u_cpu/u_exec_unit/mem_result_r_reg[27]_i_4_n_0
    SLICE_X93Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.903 r  u_cpu/u_exec_unit/mem_result_r_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.324    10.228    u_cpu/u_exec_unit/mem_result_r_reg[31]_i_4_n_6
    SLICE_X91Y137        LUT6 (Prop_lut6_I5_O)        0.303    10.531 r  u_cpu/u_exec_unit/mem_result_r[29]_i_2/O
                         net (fo=1, routed)           0.303    10.834    u_cpu/u_exec_unit/mem_result_r[29]_i_2_n_0
    SLICE_X90Y136        LUT3 (Prop_lut3_I1_O)        0.124    10.958 r  u_cpu/u_exec_unit/mem_result_r[29]_i_1/O
                         net (fo=1, routed)           0.000    10.958    u_cpu/u_exec_unit/mem_result_nxt[29]
    SLICE_X90Y136        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.774    10.801    u_cpu/u_exec_unit/clk
    SLICE_X90Y136        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[29]/C
                         clock pessimism              0.584    11.385    
                         clock uncertainty           -0.090    11.295    
    SLICE_X90Y136        FDRE (Setup_fdre_C_D)        0.081    11.376    u_cpu/u_exec_unit/mem_result_r_reg[29]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 7.716ns (65.742%)  route 4.021ns (34.258%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 10.798 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.540 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/O[3]
                         net (fo=1, routed)           0.311     9.851    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_4
    SLICE_X91Y132        LUT6 (Prop_lut6_I5_O)        0.306    10.157 r  u_cpu/u_exec_unit/mem_result_r[19]_i_2/O
                         net (fo=1, routed)           0.669    10.826    u_cpu/u_exec_unit/mem_result_r[19]_i_2_n_0
    SLICE_X90Y132        LUT3 (Prop_lut3_I1_O)        0.157    10.983 r  u_cpu/u_exec_unit/mem_result_r[19]_i_1/O
                         net (fo=1, routed)           0.000    10.983    u_cpu/u_exec_unit/mem_result_nxt[19]
    SLICE_X90Y132        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    10.798    u_cpu/u_exec_unit/clk
    SLICE_X90Y132        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[19]/C
                         clock pessimism              0.584    11.382    
                         clock uncertainty           -0.090    11.292    
    SLICE_X90Y132        FDRE (Setup_fdre_C_D)        0.118    11.410    u_cpu/u_exec_unit/mem_result_r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.680ns  (logic 7.585ns (64.941%)  route 4.095ns (35.059%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 10.795 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X95Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=57, routed)          0.548     0.250    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     0.374 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.616     0.990    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[43])
                                                      3.656     4.646 r  u_cpu/u_exec_unit/m32_result0/P[43]
                         net (fo=1, routed)           1.085     5.732    u_cpu/u_exec_unit/m32_result0_n_62
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_C[26]_P[2])
                                                      1.820     7.552 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.343    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y130        LUT2 (Prop_lut2_I1_O)        0.124     8.467 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.467    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.999 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.999    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.113    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.227    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.449 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/O[0]
                         net (fo=1, routed)           0.660    10.109    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_7
    SLICE_X97Y127        LUT6 (Prop_lut6_I5_O)        0.299    10.408 r  u_cpu/u_exec_unit/mem_result_r[16]_i_2/O
                         net (fo=1, routed)           0.394    10.802    u_cpu/u_exec_unit/mem_result_r[16]_i_2_n_0
    SLICE_X95Y127        LUT3 (Prop_lut3_I1_O)        0.124    10.926 r  u_cpu/u_exec_unit/mem_result_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.926    u_cpu/u_exec_unit/mem_result_nxt[16]
    SLICE_X95Y127        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    10.795    u_cpu/u_exec_unit/clk
    SLICE_X95Y127        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[16]/C
                         clock pessimism              0.621    11.416    
                         clock uncertainty           -0.090    11.326    
    SLICE_X95Y127        FDRE (Setup_fdre_C_D)        0.029    11.355    u_cpu/u_exec_unit/mem_result_r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 4.552ns (40.458%)  route 6.699ns (59.542%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 10.743 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.001    -0.715    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.739 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[9]
                         net (fo=1, routed)           1.210     2.949    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[9]
    SLICE_X105Y120       LUT6 (Prop_lut6_I1_O)        0.124     3.073 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34/O
                         net (fo=1, routed)           0.000     3.073    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_34_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.471 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.471    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.585 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.762     4.346    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X103Y119       LUT5 (Prop_lut5_I4_O)        0.124     4.470 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.548     5.018    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X101Y119       LUT6 (Prop_lut6_I1_O)        0.124     5.142 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[3]_INST_0/O
                         net (fo=2, routed)           0.502     5.644    u_cpu/u_fetch_unit/bpu_pred_target[3]
    SLICE_X100Y119       LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  u_cpu/u_fetch_unit/fch_pc_r[3]_i_1/O
                         net (fo=12, routed)          0.564     6.332    u_cpu/u_fetch_unit/fch_pc_r[3]_i_1_n_0
    SLICE_X96Y119        LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  u_cpu/u_fetch_unit/g0_b17_i_2/O
                         net (fo=130, routed)         1.689     8.145    u_cpu/u_fetch_unit/g0_b17_i_2_n_0
    SLICE_X83Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.269 r  u_cpu/u_fetch_unit/g18_b21/O
                         net (fo=1, routed)           0.000     8.269    u_cpu/u_fetch_unit/g18_b21_n_0
    SLICE_X83Y112        MUXF7 (Prop_muxf7_I0_O)      0.238     8.507 r  u_cpu/u_fetch_unit/iccm_dout_reg[21]_i_18/O
                         net (fo=1, routed)           0.793     9.300    u_cpu/u_fetch_unit/iccm_dout_reg[21]_i_18_n_0
    SLICE_X85Y112        LUT6 (Prop_lut6_I3_O)        0.298     9.598 r  u_cpu/u_fetch_unit/iccm_dout[21]_i_6/O
                         net (fo=1, routed)           0.000     9.598    u_cpu/u_fetch_unit/iccm_dout[21]_i_6_n_0
    SLICE_X85Y112        MUXF7 (Prop_muxf7_I0_O)      0.212     9.810 r  u_cpu/u_fetch_unit/iccm_dout_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     9.810    u_cpu/u_fetch_unit/iccm_dout_reg[21]_i_3_n_0
    SLICE_X85Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     9.904 r  u_cpu/u_fetch_unit/iccm_dout_reg[21]_i_1/O
                         net (fo=2, routed)           0.633    10.536    u_cpu/u_fetch_unit/iccm_dout0[21]
    SLICE_X85Y112        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.716    10.743    u_cpu/u_fetch_unit/clk
    SLICE_X85Y112        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[21]/C
                         clock pessimism              0.584    11.327    
                         clock uncertainty           -0.090    11.237    
    SLICE_X85Y112        FDRE (Setup_fdre_C_D)       -0.250    10.987    u_cpu/u_fetch_unit/iccm_dout_reg[21]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[32]/Q
                         net (fo=2, routed)           0.116    -0.365    u_cpu/u_control_unit/p_1_in[0]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.168 r  u_cpu/u_control_unit/minstret_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.167    u_cpu/u_control_unit/minstret_r_reg[32]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.113 r  u_cpu/u_control_unit/minstret_r_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    u_cpu/u_control_unit/minstret_r_reg[36]_i_1_n_7
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[36]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[36]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.608    -0.623    u_cpu/u_control_unit/clk
    SLICE_X97Y99         FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  u_cpu/u_control_unit/mcycle_r_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.363    u_cpu/u_control_unit/mcycle_r_reg_n_0_[24]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.166 r  u_cpu/u_control_unit/mcycle_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.165    u_cpu/u_control_unit/mcycle_r_reg[24]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.111 r  u_cpu/u_control_unit/mcycle_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    u_cpu/u_control_unit/mcycle_r_reg[28]_i_1_n_7
    SLICE_X97Y100        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.964    -0.776    u_cpu/u_control_unit/clk
    SLICE_X97Y100        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[28]/C
                         clock pessimism              0.504    -0.272    
    SLICE_X97Y100        FDCE (Hold_fdce_C_D)         0.105    -0.167    u_cpu/u_control_unit/mcycle_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y121       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/Q
                         net (fo=1, routed)           0.108    -0.279    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[31]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X104Y121       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/Q
                         net (fo=1, routed)           0.109    -0.278    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[17]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[32]/Q
                         net (fo=2, routed)           0.116    -0.365    u_cpu/u_control_unit/p_1_in[0]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.168 r  u_cpu/u_control_unit/minstret_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.167    u_cpu/u_control_unit/minstret_r_reg[32]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.102 r  u_cpu/u_control_unit/minstret_r_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    u_cpu/u_control_unit/minstret_r_reg[36]_i_1_n_5
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[38]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[38]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.608    -0.623    u_cpu/u_control_unit/clk
    SLICE_X97Y99         FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  u_cpu/u_control_unit/mcycle_r_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.363    u_cpu/u_control_unit/mcycle_r_reg_n_0_[24]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.166 r  u_cpu/u_control_unit/mcycle_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.165    u_cpu/u_control_unit/mcycle_r_reg[24]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.100 r  u_cpu/u_control_unit/mcycle_r_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    u_cpu/u_control_unit/mcycle_r_reg[28]_i_1_n_5
    SLICE_X97Y100        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.964    -0.776    u_cpu/u_control_unit/clk
    SLICE_X97Y100        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[30]/C
                         clock pessimism              0.504    -0.272    
    SLICE_X97Y100        FDCE (Hold_fdce_C_D)         0.105    -0.167    u_cpu/u_control_unit/mcycle_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.566%)  route 0.148ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X104Y125       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_cpu/u_exec_unit/wrb_pc_r_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.242    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[15]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.474    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.319    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.315%)  route 0.121ns (48.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X105Y124       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDCE (Prop_fdce_C_Q)         0.128    -0.426 r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/Q
                         net (fo=2, routed)           0.121    -0.305    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[19]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.102    -0.393    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[32]/Q
                         net (fo=2, routed)           0.116    -0.365    u_cpu/u_control_unit/p_1_in[0]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.168 r  u_cpu/u_control_unit/minstret_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.167    u_cpu/u_control_unit/minstret_r_reg[32]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.077 r  u_cpu/u_control_unit/minstret_r_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.077    u_cpu/u_control_unit/minstret_r_reg[36]_i_1_n_6
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[37]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[37]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[32]/Q
                         net (fo=2, routed)           0.116    -0.365    u_cpu/u_control_unit/p_1_in[0]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.168 r  u_cpu/u_control_unit/minstret_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.167    u_cpu/u_control_unit/minstret_r_reg[32]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.077 r  u_cpu/u_control_unit/minstret_r_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.077    u_cpu/u_control_unit/minstret_r_reg[36]_i_1_n_4
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[39]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[39]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.195      9.251      RAMB36_X5Y24     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.195      9.251      RAMB36_X5Y24     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.195      9.251      RAMB18_X5Y44     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.195      9.619      RAMB18_X4Y40     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.195      9.619      RAMB18_X4Y42     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.195      9.619      RAMB18_X4Y43     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.195      9.619      RAMB18_X4Y41     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.195      9.619      RAMB18_X5Y44     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y124    u_cpu/u_exec_unit/mem_br_taken_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y124    u_cpu/u_exec_unit/dec_inst_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X85Y125    u_cpu/u_exec_unit/dec_predicted_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y125    u_cpu/u_exec_unit/exe_alu_opc_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X86Y124    u_cpu/u_exec_unit/exe_branch_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X84Y124    u_cpu/u_exec_unit/exe_csr_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X86Y124    u_cpu/u_exec_unit/exe_jump_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X86Y124    u_cpu/u_exec_unit/exe_load_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X84Y125    u_cpu/u_exec_unit/exe_m32_op_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X85Y124    u_cpu/u_exec_unit/exe_predicted_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X95Y101    halt_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X95Y101    halt_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X95Y101    run_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X95Y101    run_detect_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y124    u_cpu/u_exec_unit/mem_br_taken_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X98Y124    u_cpu/u_exec_unit/mem_branch_type_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X98Y124    u_cpu/u_exec_unit/mem_branch_type_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X97Y125    u_cpu/u_exec_unit/mem_branch_type_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y115    u_cpu/u_exec_unit/mem_csr_addr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X93Y105    u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.475ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 0.642ns (6.671%)  route 8.982ns (93.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 26.746 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.579     6.153    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y98        LUT4 (Prop_lut4_I1_O)        0.124     6.277 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15/O
                         net (fo=22, routed)          5.403    11.680    u_dvi_display/u_frame_buffer/fb_addr[2]
    RAMB36_X3Y25         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.744    26.746    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y25         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/CLKARDCLK
                         clock pessimism              0.132    26.878    
                         clock uncertainty           -0.157    26.721    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.155    u_dvi_display/u_frame_buffer/fb_memory_reg_1_5
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                 14.475    

Slack (MET) :             14.570ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.642ns (6.693%)  route 8.950ns (93.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 26.758 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.293     5.867    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y101       LUT4 (Prop_lut4_I1_O)        0.124     5.991 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          5.657    11.648    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.756    26.758    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.132    26.890    
                         clock uncertainty           -0.157    26.733    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.218    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         26.218    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                 14.570    

Slack (MET) :             14.586ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.642ns (6.741%)  route 8.882ns (93.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 26.758 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.582     6.156    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y98        LUT4 (Prop_lut4_I1_O)        0.124     6.280 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15/O
                         net (fo=22, routed)          5.300    11.580    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.756    26.758    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.132    26.890    
                         clock uncertainty           -0.157    26.733    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.167    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 14.586    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 0.642ns (6.783%)  route 8.822ns (93.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 26.758 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.857     6.431    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y99        LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          4.966    11.520    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.756    26.758    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.132    26.890    
                         clock uncertainty           -0.157    26.733    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    26.167    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.710ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 0.642ns (6.793%)  route 8.809ns (93.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.293     5.867    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y101       LUT4 (Prop_lut4_I1_O)        0.124     5.991 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          5.516    11.507    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.217    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         26.217    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                 14.710    

Slack (MET) :             14.794ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 0.642ns (7.010%)  route 8.516ns (92.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 26.700 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.579     6.153    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y98        LUT4 (Prop_lut4_I1_O)        0.124     6.277 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15/O
                         net (fo=22, routed)          4.937    11.214    u_dvi_display/u_frame_buffer/fb_addr[2]
    RAMB36_X2Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.698    26.700    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/CLKARDCLK
                         clock pessimism              0.032    26.732    
                         clock uncertainty           -0.157    26.574    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.008    u_dvi_display/u_frame_buffer/fb_memory_reg_1_9
  -------------------------------------------------------------------
                         required time                         26.008    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 14.794    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 0.642ns (6.914%)  route 8.644ns (93.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 26.743 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.579     6.153    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y98        LUT4 (Prop_lut4_I1_O)        0.124     6.277 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15/O
                         net (fo=22, routed)          5.065    11.342    u_dvi_display/u_frame_buffer/fb_addr[2]
    RAMB36_X3Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.741    26.743    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
                         clock pessimism              0.132    26.875    
                         clock uncertainty           -0.157    26.718    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.152    u_dvi_display/u_frame_buffer/fb_memory_reg_0_5
  -------------------------------------------------------------------
                         required time                         26.152    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.896ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.642ns (7.201%)  route 8.273ns (92.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.051     5.625    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y102       LUT4 (Prop_lut4_I1_O)        0.124     5.749 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5/O
                         net (fo=22, routed)          5.222    10.971    u_dvi_display/u_frame_buffer/fb_addr[12]
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_2/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_2
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                 14.896    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.642ns (6.989%)  route 8.544ns (93.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.582     6.156    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y98        LUT4 (Prop_lut4_I1_O)        0.124     6.280 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15/O
                         net (fo=22, routed)          4.962    11.242    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.166    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.983ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.642ns (7.034%)  route 8.484ns (92.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.053     2.056    u_dvi_display/u_vga_control/clk
    SLICE_X108Y135       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDCE (Prop_fdce_C_Q)         0.518     2.574 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.857     6.431    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y99        LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          4.628    11.182    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    26.166    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 14.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_23/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.358%)  route 0.427ns (69.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_vga_control/clk
    SLICE_X105Y99        FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.141     0.754 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[3]/Q
                         net (fo=7, routed)           0.165     0.918    u_dvi_display/u_frame_buffer/vc_col_address[3]
    SLICE_X105Y97        LUT4 (Prop_lut4_I0_O)        0.045     0.963 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14/O
                         net (fo=4, routed)           0.262     1.225    u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14_n_0
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_23/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.009     1.011    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_23/CLKARDCLK
                         clock pessimism             -0.005     1.006    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.189    u_dvi_display/u_frame_buffer/fb_memory_reg_0_23
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.413ns (76.254%)  route 0.129ns (23.746%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.154 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.154    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_7
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[8]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.426ns (76.811%)  route 0.129ns (23.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.167 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.167    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_5
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.449ns (77.734%)  route 0.129ns (22.266%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.190 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.190    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_6
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[9]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.451ns (77.811%)  route 0.129ns (22.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.192 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.192    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_4
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.453ns (77.887%)  route 0.129ns (22.113%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.141 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.194 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.194    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_7
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.466ns (78.371%)  route 0.129ns (21.629%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.141 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.207 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.207    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_5
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.489ns (79.176%)  route 0.129ns (20.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.141 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.230 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.230    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_6
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.491ns (79.243%)  route 0.129ns (20.757%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.141 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.232 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.232    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_4
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.493ns (79.310%)  route 0.129ns (20.690%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/Q
                         net (fo=2, routed)           0.128     0.905    u_dvi_display/u_msec_timer/msec_elapsed[2]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.061 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.101 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.101    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.141 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.181 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.181    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X102Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.234 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.234    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_7
    SLICE_X102Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.967     0.969    u_dvi_display/u_msec_timer/clk
    SLICE_X102Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X102Y102       FDCE (Hold_fdce_C_D)         0.134     1.098    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y28     u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y24     u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y21     u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y23     u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y8      u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y23     u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y15     u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y20     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y22     u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y142   u_dvi_display/u_msec_timer/msec_cntr_r_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y98    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X110Y143   u_dvi_display/u_msec_timer/msec_cntr_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X111Y141   u_dvi_display/u_msec_timer/msec_cntr_r_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y98    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y100   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y100   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y101   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y101   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X102Y101   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[16]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[16]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[16]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[17]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[17]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[17]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[18]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[18]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[18]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[21]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[21]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[21]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[22]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[22]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[22]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[23]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.642ns (8.038%)  route 7.345ns (91.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 10.737 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.684     7.244    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X83Y131        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    10.737    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y131        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[23]/C
                         clock pessimism              0.584    11.321    
                         clock uncertainty           -0.090    11.231    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    10.826    u_cpu/u_exec_unit/u_divider/div_region_r_reg[23]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.642ns (8.057%)  route 7.327ns (91.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 10.739 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.666     7.226    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X85Y132        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.712    10.739    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X85Y132        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/C
                         clock pessimism              0.584    11.323    
                         clock uncertainty           -0.090    11.233    
    SLICE_X85Y132        FDCE (Recov_fdce_C_CLR)     -0.405    10.828    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[15][27]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 0.642ns (8.068%)  route 7.315ns (91.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.747 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.654     7.215    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y143        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.720    10.747    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y143        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][27]/C
                         clock pessimism              0.584    11.331    
                         clock uncertainty           -0.090    11.241    
    SLICE_X87Y143        FDCE (Recov_fdce_C_CLR)     -0.405    10.836    u_cpu/u_exec_unit/u_regfile/xreg_reg[15][27]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[15][29]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 0.642ns (8.068%)  route 7.315ns (91.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.747 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.654     7.215    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X87Y143        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.720    10.747    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X87Y143        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[15][29]/C
                         clock pessimism              0.584    11.331    
                         clock uncertainty           -0.090    11.241    
    SLICE_X87Y143        FDCE (Recov_fdce_C_CLR)     -0.405    10.836    u_cpu/u_exec_unit/u_regfile/xreg_reg[15][29]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[7][17]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (cpu_clk rise@12.195ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 0.642ns (8.110%)  route 7.275ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 10.747 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.974    -0.742    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.661     0.437    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.561 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        6.613     7.174    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X84Y144        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   12.195    12.195 r  
    H16                                               0.000    12.195 r  clk_in (IN)
                         net (fo=0)                   0.000    12.195    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.576 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.738    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     6.923 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     8.936    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.027 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.720    10.747    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X84Y144        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][17]/C
                         clock pessimism              0.584    11.331    
                         clock uncertainty           -0.090    11.241    
    SLICE_X84Y144        FDCE (Recov_fdce_C_CLR)     -0.405    10.836    u_cpu/u_exec_unit/u_regfile/xreg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[25][30]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.004%)  route 0.465ns (68.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.242     0.131    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X105Y138       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X105Y138       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[25][30]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X105Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    u_cpu/u_exec_unit/u_regfile/xreg_reg[25][30]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.389%)  route 0.554ns (72.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.331     0.220    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y138       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.962    -0.778    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y138       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][14]/C
                         clock pessimism              0.271    -0.507    
    SLICE_X100Y138       FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][24]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.389%)  route 0.554ns (72.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.331     0.220    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y138       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.962    -0.778    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y138       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][24]/C
                         clock pessimism              0.271    -0.507    
    SLICE_X100Y138       FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][24]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.389%)  route 0.554ns (72.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.331     0.220    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y138       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.962    -0.778    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y138       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][4]/C
                         clock pessimism              0.271    -0.507    
    SLICE_X100Y138       FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[8][14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.087%)  route 0.563ns (72.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.339     0.229    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.960    -0.780    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][14]/C
                         clock pessimism              0.271    -0.509    
    SLICE_X102Y137       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    u_cpu/u_exec_unit/u_regfile/xreg_reg[8][14]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[8][28]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.087%)  route 0.563ns (72.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.339     0.229    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.960    -0.780    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][28]/C
                         clock pessimism              0.271    -0.509    
    SLICE_X102Y137       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    u_cpu/u_exec_unit/u_regfile/xreg_reg[8][28]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[8][4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.087%)  route 0.563ns (72.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.339     0.229    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X102Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.960    -0.780    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X102Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[8][4]/C
                         clock pessimism              0.271    -0.509    
    SLICE_X102Y137       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    u_cpu/u_exec_unit/u_regfile/xreg_reg[8][4]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][11]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.797%)  route 0.571ns (73.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.348     0.237    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y140       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y140       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][11]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X100Y140       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][11]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.797%)  route 0.571ns (73.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.348     0.237    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y140       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y140       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][16]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X100Y140       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[12][28]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.797%)  route 0.571ns (73.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_resync/clk
    SLICE_X104Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.156    u_resync/p_0_in
    SLICE_X104Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.111 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.348     0.237    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X100Y140       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.963    -0.777    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X100Y140       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[12][28]/C
                         clock pessimism              0.271    -0.506    
    SLICE_X100Y140       FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    u_cpu/u_exec_unit/u_regfile/xreg_reg[12][28]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.810    





