Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 24 23:45:43 2023
| Host         : LAPTOP-7GOEKSIJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: st/pos_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 713 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.241        0.000                      0                 3136        0.061        0.000                      0                 3136        2.633        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
cclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 25.000}       50.000          20.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.241        0.000                      0                 2611        0.159        0.000                      0                 2611       24.500        0.000                       0                  1167  
  clk_out2_cpuclk       93.398        0.000                      0                  301        0.061        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       15.820        0.000                      0                  656        1.055        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cclk/inst/clk_in1
  To Clock:  cclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.969ns  (logic 5.599ns (25.486%)  route 16.370ns (74.514%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.520    22.731    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.323    23.054 r  ur/ledout[7]_i_6/O
                         net (fo=1, routed)           0.685    23.739    ur/ledout[7]_i_6_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.354    24.093 r  ur/ledout[7]_i_2/O
                         net (fo=3, routed)           0.458    24.551    ur/D[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.326    24.877 r  ur/ram_i_41/O
                         net (fo=4, routed)           0.817    25.694    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.212    27.879    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    27.874    
                         clock uncertainty           -0.202    27.672    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    26.935    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.081ns  (logic 5.411ns (24.505%)  route 16.670ns (75.495%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 28.224 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.726    22.937    ur/register_reg[27][1]
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.331    23.268 r  ur/ledout[3]_i_2/O
                         net (fo=1, routed)           0.617    23.885    ur/ledout[3]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.153    24.038 r  ur/ledout[3]_i_1/O
                         net (fo=3, routed)           0.709    24.747    ur/D[3]
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.331    25.078 r  ur/ram_i_45/O
                         net (fo=1, routed)           0.728    25.806    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.557    28.224    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.219    
                         clock uncertainty           -0.202    28.017    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    27.280    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.280    
                         arrival time                         -25.806    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.072ns  (logic 5.631ns (25.512%)  route 16.441ns (74.488%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 28.224 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.726    22.937    ur/register_reg[27][1]
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.326    23.263 r  ur/ledout[4]_i_2/O
                         net (fo=1, routed)           0.628    23.890    ur/ledout[4]_i_2_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.381    24.271 r  ur/ledout[4]_i_1/O
                         net (fo=3, routed)           0.467    24.738    ur/D[4]
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.328    25.066 r  ur/ram_i_44/O
                         net (fo=1, routed)           0.731    25.797    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.557    28.224    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.219    
                         clock uncertainty           -0.202    28.017    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    27.280    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.280    
                         arrival time                         -25.797    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.572ns  (logic 5.651ns (26.196%)  route 15.921ns (73.804%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.524    22.734    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.326    23.060 r  ur/ledout[5]_i_2/O
                         net (fo=1, routed)           0.452    23.513    ur/ledout[5]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.381    23.894 r  ur/ledout[5]_i_1/O
                         net (fo=3, routed)           0.326    24.220    ur/D[5]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.348    24.568 r  ur/ram_i_43/O
                         net (fo=4, routed)           0.729    25.297    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.212    27.879    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    27.874    
                         clock uncertainty           -0.202    27.672    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    26.935    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                         -25.297    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.787ns  (logic 5.599ns (25.699%)  route 16.188ns (74.301%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 28.114 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.520    22.731    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.323    23.054 r  ur/ledout[7]_i_6/O
                         net (fo=1, routed)           0.685    23.739    ur/ledout[7]_i_6_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.354    24.093 r  ur/ledout[7]_i_2/O
                         net (fo=3, routed)           0.458    24.551    ur/D[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.326    24.877 r  ur/ram_i_41/O
                         net (fo=4, routed)           0.635    25.512    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.447    28.114    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.109    
                         clock uncertainty           -0.202    27.907    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.170    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.170    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.869ns  (logic 5.599ns (25.602%)  route 16.270ns (74.398%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 28.200 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.520    22.731    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.323    23.054 r  ur/ledout[7]_i_6/O
                         net (fo=1, routed)           0.685    23.739    ur/ledout[7]_i_6_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.354    24.093 r  ur/ledout[7]_i_2/O
                         net (fo=3, routed)           0.458    24.551    ur/D[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.326    24.877 r  ur/ram_i_41/O
                         net (fo=4, routed)           0.717    25.595    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.533    28.200    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.195    
                         clock uncertainty           -0.202    27.993    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.256    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.256    
                         arrival time                         -25.595    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.643ns  (logic 5.599ns (25.869%)  route 16.044ns (74.131%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 28.033 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.520    22.731    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.323    23.054 r  ur/ledout[7]_i_6/O
                         net (fo=1, routed)           0.685    23.739    ur/ledout[7]_i_6_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.354    24.093 r  ur/ledout[7]_i_2/O
                         net (fo=3, routed)           0.458    24.551    ur/D[7]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.326    24.877 r  ur/ram_i_41/O
                         net (fo=4, routed)           0.491    25.369    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.366    28.033    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.028    
                         clock uncertainty           -0.202    27.826    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.089    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.089    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.244ns  (logic 5.175ns (24.360%)  route 16.069ns (75.640%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.506    22.717    ur/register_reg[27][1]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.331    23.048 r  ur/ledout[1]_i_2/O
                         net (fo=1, routed)           0.518    23.566    ur/ledout[1]_i_2_n_0
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124    23.690 r  ur/ledout[1]_i_1/O
                         net (fo=3, routed)           0.632    24.322    ur/D[1]
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.124    24.446 r  ur/ram_i_47/O
                         net (fo=1, routed)           0.523    24.969    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.014    27.681    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    27.676    
                         clock uncertainty           -0.202    27.474    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    26.737    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.737    
                         arrival time                         -24.969    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.396ns  (logic 5.371ns (25.103%)  route 16.025ns (74.897%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.506    22.717    ur/register_reg[27][1]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.325    23.042 r  ur/ledout[6]_i_2/O
                         net (fo=1, routed)           0.405    23.446    ur/ledout[6]_i_2_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.326    23.772 r  ur/ledout[6]_i_1/O
                         net (fo=3, routed)           0.501    24.273    ur/D[6]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.124    24.397 r  ur/ram_i_42/O
                         net (fo=4, routed)           0.724    25.121    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.212    27.879    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    27.874    
                         clock uncertainty           -0.202    27.672    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    26.935    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                         -25.121    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.480ns  (logic 5.175ns (24.092%)  route 16.305ns (75.908%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 27.986 - 25.000 ) 
    Source Clock Delay      (SCD):    3.725ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.831     1.831    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.116     1.947 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.778     3.725    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.658     6.383 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.670     8.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.423    10.600    ude/douta[7]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.724 r  ude/PC[31]_i_38/O
                         net (fo=1, routed)           0.000    10.724    ude/PC[31]_i_38_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.971 r  ude/PC_reg[31]_i_17/O
                         net (fo=2, routed)           0.665    11.636    ude/PC_reg[31]_i_17_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.298    11.934 r  ude/PC[31]_i_6/O
                         net (fo=5, routed)           1.284    13.217    ude/Read_data_1[31]
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.124    13.341 r  ude/write_data[14]_i_23/O
                         net (fo=35, routed)          1.070    14.412    ude/write_data[14]_i_23_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.536 r  ude/write_data[14]_i_8/O
                         net (fo=66, routed)          1.057    15.592    pgr/register_reg[27][8]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  pgr/write_data[22]_i_23/O
                         net (fo=4, routed)           0.863    16.579    ude/register_reg[27][3]_10
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.703 r  ude/write_data[18]_i_14/O
                         net (fo=2, routed)           0.788    17.492    pgr/register_reg[27][1]_10
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.616 f  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           0.877    18.492    pgr/write_data[17]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    18.616 r  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.815    19.431    pgr/ALU_Result[17]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.555 f  pgr/ram_i_55/O
                         net (fo=1, routed)           0.857    20.412    pgr/ram_i_55_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.536 r  pgr/ram_i_49/O
                         net (fo=35, routed)          1.521    22.057    pgr/ram_i_49_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.153    22.210 f  pgr/ioread_data_reg[7]_i_3/O
                         net (fo=17, routed)          0.520    22.731    ur/register_reg[27][1]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.331    23.062 r  ur/ledout[0]_i_2/O
                         net (fo=1, routed)           0.417    23.479    ur/ledout[0]_i_2_n_0
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    23.603 r  ur/ledout[0]_i_1/O
                         net (fo=3, routed)           0.670    24.273    ur/D[0]
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.397 r  ur/ram_i_48/O
                         net (fo=1, routed)           0.808    25.206    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y16         RAMB18E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.319    27.986    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005    27.981    
                         clock uncertainty           -0.202    27.779    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    27.042    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         27.042    
                         arrival time                         -25.206    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ude/write_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.610%)  route 0.324ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X38Y20         FDRE                                         r  ude/write_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ude/write_data_reg[19]/Q
                         net (fo=31, routed)          0.324     1.042    ude/write_data[19]
    SLICE_X34Y15         FDRE                                         r  ude/register_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.825     0.825    ude/clk_out1
    SLICE_X34Y15         FDRE                                         r  ude/register_reg[1][19]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.063     0.883    ude/register_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ude/write_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.246%)  route 0.105ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.557     0.557    ude/clk_out1
    SLICE_X39Y17         FDRE                                         r  ude/write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ude/write_data_reg[16]/Q
                         net (fo=31, routed)          0.105     0.803    ude/write_data[16]
    SLICE_X37Y17         FDRE                                         r  ude/register_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.824     0.824    ude/clk_out1
    SLICE_X37Y17         FDRE                                         r  ude/register_reg[2][16]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.047     0.618    ude/register_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ude/write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.562     0.562    ude/clk_out1
    SLICE_X49Y15         FDRE                                         r  ude/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ude/write_data_reg[5]/Q
                         net (fo=31, routed)          0.126     0.829    ude/write_data[5]
    SLICE_X49Y13         FDRE                                         r  ude/register_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.831     0.831    ude/clk_out1
    SLICE_X49Y13         FDRE                                         r  ude/register_reg[5][5]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.066     0.643    ude/register_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ude/write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[23][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.315%)  route 0.134ns (48.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X37Y20         FDRE                                         r  ude/write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[28]/Q
                         net (fo=31, routed)          0.134     0.828    ude/write_data[28]
    SLICE_X36Y19         FDRE                                         r  ude/register_reg[23][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.822     0.822    ude/clk_out1
    SLICE_X36Y19         FDRE                                         r  ude/register_reg[23][28]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.072     0.641    ude/register_reg[23][28]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ude/write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[11][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.567%)  route 0.149ns (51.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X40Y20         FDRE                                         r  ude/write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[22]/Q
                         net (fo=31, routed)          0.149     0.844    ude/write_data[22]
    SLICE_X45Y20         FDRE                                         r  ude/register_reg[11][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.823     0.823    ude/clk_out1
    SLICE_X45Y20         FDRE                                         r  ude/register_reg[11][22]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.066     0.655    ude/register_reg[11][22]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ude/write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[7][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.567%)  route 0.149ns (51.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X40Y20         FDRE                                         r  ude/write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[22]/Q
                         net (fo=31, routed)          0.149     0.844    ude/write_data[22]
    SLICE_X44Y20         FDRE                                         r  ude/register_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.823     0.823    ude/clk_out1
    SLICE_X44Y20         FDRE                                         r  ude/register_reg[7][22]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.066     0.655    ude/register_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ude/write_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[13][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.480%)  route 0.133ns (48.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.557     0.557    ude/clk_out1
    SLICE_X39Y17         FDRE                                         r  ude/write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ude/write_data_reg[16]/Q
                         net (fo=31, routed)          0.133     0.830    ude/write_data[16]
    SLICE_X36Y17         FDRE                                         r  ude/register_reg[13][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.824     0.824    ude/clk_out1
    SLICE_X36Y17         FDRE                                         r  ude/register_reg[13][16]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.070     0.641    ude/register_reg[13][16]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ude/write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[19][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.854%)  route 0.136ns (49.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X37Y20         FDRE                                         r  ude/write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[26]/Q
                         net (fo=31, routed)          0.136     0.831    ude/write_data[26]
    SLICE_X39Y20         FDRE                                         r  ude/register_reg[19][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.821     0.821    ude/clk_out1
    SLICE_X39Y20         FDRE                                         r  ude/register_reg[19][26]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.070     0.638    ude/register_reg[19][26]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ude/write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[8][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.472%)  route 0.144ns (50.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.553     0.553    ude/clk_out1
    SLICE_X41Y21         FDRE                                         r  ude/write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ude/write_data_reg[21]/Q
                         net (fo=31, routed)          0.144     0.838    ude/write_data[21]
    SLICE_X41Y22         FDRE                                         r  ude/register_reg[8][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.820     0.820    ude/clk_out1
    SLICE_X41Y22         FDRE                                         r  ude/register_reg[8][21]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.070     0.636    ude/register_reg[8][21]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ude/write_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X37Y20         FDRE                                         r  ude/write_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[27]/Q
                         net (fo=31, routed)          0.146     0.841    ude/write_data[27]
    SLICE_X36Y21         FDRE                                         r  ude/register_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.820     0.820    ude/clk_out1
    SLICE_X36Y21         FDRE                                         r  ude/register_reg[1][27]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.070     0.637    ude/register_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y5     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y5     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y21    ude/register_reg[10][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y21    ude/register_reg[10][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y21    ude/register_reg[10][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y15    ude/register_reg[9][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y21    ude/register_reg[11][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y21    ude/register_reg[11][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y15    ude/register_reg[9][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y18    ude/register_reg[9][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y18    ude/register_reg[9][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y16    ude/register_reg[12][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y19    ude/register_reg[10][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y19    ude/register_reg[10][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19    iff/link_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19    iff/link_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y19    iff/PC_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    iff/PC_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    iff/PC_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X37Y19    ude/register_reg[18][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X37Y19    ude/register_reg[18][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X37Y19    ude/register_reg[18][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.398ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.323ns (21.516%)  route 4.826ns (78.484%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.873     6.594    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.718 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.978     7.696    uart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.226   101.299    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.205   101.094    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.094    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 93.398    

Slack (MET) :             93.398ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.323ns (21.516%)  route 4.826ns (78.484%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.873     6.594    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.718 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.978     7.696    uart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.226   101.299    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.205   101.094    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.094    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 93.398    

Slack (MET) :             93.467ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.323ns (21.748%)  route 4.760ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.795     7.631    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.095   101.528    
                         clock uncertainty           -0.226   101.302    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.097    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 93.467    

Slack (MET) :             93.467ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.323ns (21.748%)  route 4.760ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.795     7.631    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.095   101.528    
                         clock uncertainty           -0.226   101.302    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.097    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 93.467    

Slack (MET) :             93.467ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.323ns (21.748%)  route 4.760ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.795     7.631    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.095   101.528    
                         clock uncertainty           -0.226   101.302    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.097    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 93.467    

Slack (MET) :             93.467ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.323ns (21.748%)  route 4.760ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.795     7.631    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.095   101.528    
                         clock uncertainty           -0.226   101.302    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.097    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 93.467    

Slack (MET) :             93.623ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.323ns (22.330%)  route 4.602ns (77.670%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.637     7.472    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y27         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.095   101.526    
                         clock uncertainty           -0.226   101.300    
    SLICE_X36Y27         FDCE (Setup_fdce_C_CE)      -0.205   101.095    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.095    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 93.623    

Slack (MET) :             93.623ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.323ns (22.330%)  route 4.602ns (77.670%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.990     6.712    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.637     7.472    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y27         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.095   101.526    
                         clock uncertainty           -0.226   101.300    
    SLICE_X36Y27         FDCE (Setup_fdce_C_CE)      -0.205   101.095    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.095    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 93.623    

Slack (MET) :             93.623ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.323ns (22.199%)  route 4.637ns (77.801%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.873     6.594    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.718 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.789     7.507    uart/inst/upg_inst/s_axi_wdata
    SLICE_X38Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.226   101.299    
    SLICE_X38Y26         FDRE (Setup_fdre_C_CE)      -0.169   101.130    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                 93.623    

Slack (MET) :             93.623ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.323ns (22.199%)  route 4.637ns (77.801%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547     1.547    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.018     2.984    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.329     3.313 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.674     3.987    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.327     4.314 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.283     5.597    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.721 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.873     6.594    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.718 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.789     7.507    uart/inst/upg_inst/s_axi_wdata
    SLICE_X38Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430   101.430    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.095   101.525    
                         clock uncertainty           -0.226   101.299    
    SLICE_X38Y26         FDRE (Setup_fdre_C_CE)      -0.169   101.130    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                 93.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.873%)  route 0.136ns (49.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551     0.551    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y23         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.136     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.767    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.196%)  route 0.311ns (68.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.311     1.005    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X32Y21         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y21         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism             -0.005     0.815    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.070     0.885    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  uart/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.076     0.767    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awvalid
    SLICE_X30Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.812 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000     0.812    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.253     0.563    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     0.684    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X36Y22         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.553    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.075     0.628    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.876%)  route 0.136ns (49.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551     0.551    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y23         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.136     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.693    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y22         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.130     0.823    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.667    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.132     0.846    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.682    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.084     0.775    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[2]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.820 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     0.820    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_1
    SLICE_X33Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X33Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.092     0.655    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X36Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=2, routed)           0.332     1.023    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.068 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.068    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X35Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815     0.815    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y24         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092     0.902    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.133     0.847    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.680    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X29Y24    uart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y28    uart/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y28    uart/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y28    uart/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y26    uart/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y26    uart/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y28    uart/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y27    uart/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y21    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y21    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y21    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y22    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y21    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.820ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        10.317ns  (logic 0.642ns (6.223%)  route 9.675ns (93.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 28.678 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.878     6.940    dm/upg_done_o
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.064 r  dm/ram_i_15/O
                         net (fo=15, routed)          4.797    11.861    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          2.011    28.678    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.593    
                         clock uncertainty           -0.346    28.247    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.681    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.681    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                 15.820    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 0.642ns (6.434%)  route 9.337ns (93.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 28.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.878     6.940    dm/upg_done_o
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.064 r  dm/ram_i_15/O
                         net (fo=15, routed)          4.459    11.523    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.808    28.475    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.391    
                         clock uncertainty           -0.346    28.045    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.479    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.479    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 15.956    

Slack (MET) :             15.978ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.642ns (6.659%)  route 8.999ns (93.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 28.160 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.878     6.940    dm/upg_done_o
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.064 r  dm/ram_i_15/O
                         net (fo=15, routed)          4.121    11.185    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.493    28.160    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.075    
                         clock uncertainty           -0.346    27.729    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.163    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.163    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 15.978    

Slack (MET) :             16.165ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.766ns (8.285%)  route 8.479ns (91.715%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.386     6.448    dm/upg_done_o
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.572 f  dm/ram_i_4/O
                         net (fo=8, routed)           1.733     8.306    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.430 r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.360    10.790    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.161    27.828    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    27.743    
                         clock uncertainty           -0.346    27.397    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    26.954    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.954    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 16.165    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 0.642ns (6.901%)  route 8.661ns (93.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 28.197 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.878     6.940    dm/upg_done_o
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.064 r  dm/ram_i_15/O
                         net (fo=15, routed)          3.783    10.847    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.530    28.197    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.113    
                         clock uncertainty           -0.346    27.767    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.201    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.201    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 0.642ns (7.161%)  route 8.323ns (92.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 28.033 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.878     6.940    dm/upg_done_o
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.064 r  dm/ram_i_15/O
                         net (fo=15, routed)          3.445    10.509    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.366    28.033    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    27.949    
                         clock uncertainty           -0.346    27.603    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.037    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.037    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 0.642ns (6.705%)  route 8.932ns (93.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 28.678 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.962     7.025    dm/upg_done_o
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.149 r  dm/ram_i_11/O
                         net (fo=15, routed)          3.970    11.119    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          2.011    28.678    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.593    
                         clock uncertainty           -0.346    28.247    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.681    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.681    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.642ns (7.250%)  route 8.213ns (92.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 28.033 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.569     6.631    dm/upg_done_o
    SLICE_X46Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  dm/ram_i_13/O
                         net (fo=15, routed)          3.644    10.399    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.366    28.033    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    27.948    
                         clock uncertainty           -0.346    27.602    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    27.036    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.698ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.642ns (6.951%)  route 8.594ns (93.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 28.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.962     7.025    dm/upg_done_o
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.149 r  dm/ram_i_11/O
                         net (fo=15, routed)          3.632    10.781    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.808    28.475    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.391    
                         clock uncertainty           -0.346    28.045    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.479    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.479    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                 16.698    

Slack (MET) :             16.720ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 0.642ns (7.215%)  route 8.256ns (92.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 28.160 - 25.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544     1.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.962     7.025    dm/upg_done_o
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.149 r  dm/ram_i_11/O
                         net (fo=15, routed)          3.294    10.443    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.567    26.567    dm/CLK
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.100    26.667 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.493    28.160    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.075    
                         clock uncertainty           -0.346    27.729    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.163    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.163    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 16.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.208ns (6.951%)  route 2.784ns (93.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.797     2.509    pgr/upg_done_o
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.553 r  pgr/instmem_i_38/O
                         net (fo=4, routed)           0.988     3.541    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.782     1.779    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.827    
                         clock uncertainty            0.346     2.173    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.313     2.486    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.209ns (6.489%)  route 3.012ns (93.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.189     2.901    iff/upg_done_o
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.946 r  iff/instmem_i_4/O
                         net (fo=8, routed)           0.823     3.769    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y0          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.056     2.053    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     2.101    
                         clock uncertainty            0.346     2.447    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265     2.712    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.208ns (6.561%)  route 2.962ns (93.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.797     2.509    pgr/upg_done_o
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.553 r  pgr/instmem_i_38/O
                         net (fo=4, routed)           1.165     3.719    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.884     1.881    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.929    
                         clock uncertainty            0.346     2.275    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.313     2.588    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.208ns (6.218%)  route 3.137ns (93.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.797     2.509    pgr/upg_done_o
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.553 r  pgr/instmem_i_38/O
                         net (fo=4, routed)           1.340     3.894    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.995     1.993    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     2.040    
                         clock uncertainty            0.346     2.386    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.313     2.699    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.209ns (6.712%)  route 2.905ns (93.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.189     2.901    iff/upg_done_o
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.946 r  iff/instmem_i_4/O
                         net (fo=8, routed)           0.716     3.662    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X10Y13         FDRE                                         r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.891     1.888    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y13         FDRE                                         r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.048     1.936    
                         clock uncertainty            0.346     2.282    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.141     2.423    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.209ns (6.636%)  route 2.941ns (93.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.189     2.901    iff/upg_done_o
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.946 r  iff/instmem_i_4/O
                         net (fo=8, routed)           0.752     3.698    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y0          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.798     1.795    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.843    
                         clock uncertainty            0.346     2.189    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265     2.454    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.209ns (6.256%)  route 3.132ns (93.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.189     2.901    iff/upg_done_o
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.946 r  iff/instmem_i_4/O
                         net (fo=8, routed)           0.943     3.889    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X0Y0          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.954     1.951    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.048     1.999    
                         clock uncertainty            0.346     2.345    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.265     2.610    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.208ns (6.083%)  route 3.211ns (93.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.797     2.509    pgr/upg_done_o
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.553 r  pgr/instmem_i_38/O
                         net (fo=4, routed)           1.414     3.968    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y3          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.946     1.943    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.991    
                         clock uncertainty            0.346     2.337    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.313     2.650    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.209ns (6.400%)  route 3.057ns (93.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.077     2.790    pgr/upg_done_o
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.835 r  pgr/instmem_i_39/O
                         net (fo=4, routed)           0.979     3.814    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.782     1.779    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.827    
                         clock uncertainty            0.346     2.173    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.311     2.484    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.212ns (6.425%)  route 3.088ns (93.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549     0.549    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.357     3.069    pgr/upg_done_o
    SLICE_X48Y21         LUT3 (Prop_lut3_I1_O)        0.048     3.117 r  pgr/instmem_i_41/O
                         net (fo=4, routed)           0.731     3.848    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.937     0.937    pgr/clk_out1
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.060     0.997 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.782     1.779    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.827    
                         clock uncertainty            0.346     2.173    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.316     2.489    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  1.359    





