<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PN7462AU FW API Guide: phCfg_EE_phRFLP_T_Tx_val Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../nxp_logo_s.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PN7462AU FW API Guide
   &#160;<span id="projectnumber">v04.14.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">phCfg_EE_phRFLP_T_Tx_val Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure: T_Tx_val.  
 <a href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for phCfg_EE_phRFLP_T_Tx_val:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/dbd/structph_cfg___e_e__ph_r_f_l_p___t___tx__val__coll__graph.png" border="0" usemap="#ph_cfg___e_e__ph_r_f_l_p___t___tx__val_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a638488ec3ff92e37c65656ee64e4d2a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a638488ec3ff92e37c65656ee64e4d2a9">u32_T_TX_GTM_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a638488ec3ff92e37c65656ee64e4d2a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a638488ec3ff92e37c65656ee64e4d2a9">More...</a><br /></td></tr>
<tr class="separator:a638488ec3ff92e37c65656ee64e4d2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d514761e0b12d145e0b2380b6aea68"><td class="memItemLeft" align="right" valign="top"><a id="a31d514761e0b12d145e0b2380b6aea68"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a31d514761e0b12d145e0b2380b6aea68">u32_T_TX_GTM_01_ANA_PBF_CONTROL_REG</a></td></tr>
<tr class="memdesc:a31d514761e0b12d145e0b2380b6aea68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_PBF_CONTROL_REG. <br /></td></tr>
<tr class="separator:a31d514761e0b12d145e0b2380b6aea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8863e3a55b4c8a005c56843625d8a179"><td class="memItemLeft" align="right" valign="top"><a id="a8863e3a55b4c8a005c56843625d8a179"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8863e3a55b4c8a005c56843625d8a179">u32_T_TX_GTM_02_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a8863e3a55b4c8a005c56843625d8a179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:a8863e3a55b4c8a005c56843625d8a179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71af4988136e54d250aa0aa330836bfa"><td class="memItemLeft" align="right" valign="top"><a id="a71af4988136e54d250aa0aa330836bfa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a71af4988136e54d250aa0aa330836bfa">u32_T_TX_GTM_03_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a71af4988136e54d250aa0aa330836bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a71af4988136e54d250aa0aa330836bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1283b03cea51c43f0ff0858930de56c"><td class="memItemLeft" align="right" valign="top"><a id="ac1283b03cea51c43f0ff0858930de56c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac1283b03cea51c43f0ff0858930de56c">u32_T_TX_GTM_04_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ac1283b03cea51c43f0ff0858930de56c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ac1283b03cea51c43f0ff0858930de56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72562bf19aadb5faad1a876bbb7c5117"><td class="memItemLeft" align="right" valign="top"><a id="a72562bf19aadb5faad1a876bbb7c5117"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a72562bf19aadb5faad1a876bbb7c5117">u32_T_TX_GTM_05_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a72562bf19aadb5faad1a876bbb7c5117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a72562bf19aadb5faad1a876bbb7c5117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa446c12e7457f1c37b88ea59f6f346e5"><td class="memItemLeft" align="right" valign="top"><a id="aa446c12e7457f1c37b88ea59f6f346e5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aa446c12e7457f1c37b88ea59f6f346e5">u32_T_TX_GTM_06_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:aa446c12e7457f1c37b88ea59f6f346e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:aa446c12e7457f1c37b88ea59f6f346e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a0e246a8caee7790566bd3c66ff675"><td class="memItemLeft" align="right" valign="top"><a id="af8a0e246a8caee7790566bd3c66ff675"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af8a0e246a8caee7790566bd3c66ff675">u32_T_TX_GTM_07_TX_CONTROL_REG</a></td></tr>
<tr class="memdesc:af8a0e246a8caee7790566bd3c66ff675"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_CONTROL_REG. <br /></td></tr>
<tr class="separator:af8a0e246a8caee7790566bd3c66ff675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482b3c0d704778a8fe984252338ef0f5"><td class="memItemLeft" align="right" valign="top"><a id="a482b3c0d704778a8fe984252338ef0f5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a482b3c0d704778a8fe984252338ef0f5">u32_T_TX_GTM_08_ANA_CLK_MAN_REG</a></td></tr>
<tr class="memdesc:a482b3c0d704778a8fe984252338ef0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CLK_MAN_REG. <br /></td></tr>
<tr class="separator:a482b3c0d704778a8fe984252338ef0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51268213549814c736812556e406d8f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a51268213549814c736812556e406d8f5">u32_T_TX_A_106_P_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a51268213549814c736812556e406d8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a51268213549814c736812556e406d8f5">More...</a><br /></td></tr>
<tr class="separator:a51268213549814c736812556e406d8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27b79933ebf335435f85e848f36b8a1"><td class="memItemLeft" align="right" valign="top"><a id="ac27b79933ebf335435f85e848f36b8a1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac27b79933ebf335435f85e848f36b8a1">u32_T_TX_A_106_P_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ac27b79933ebf335435f85e848f36b8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ac27b79933ebf335435f85e848f36b8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b845f3dc37d2ac4e0db02b53198bf37"><td class="memItemLeft" align="right" valign="top"><a id="a2b845f3dc37d2ac4e0db02b53198bf37"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a2b845f3dc37d2ac4e0db02b53198bf37">u32_T_TX_A_106_P_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2b845f3dc37d2ac4e0db02b53198bf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2b845f3dc37d2ac4e0db02b53198bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b36538550567367d8e35974c86f35f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae5b36538550567367d8e35974c86f35f">u32_T_TX_A_212_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ae5b36538550567367d8e35974c86f35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#ae5b36538550567367d8e35974c86f35f">More...</a><br /></td></tr>
<tr class="separator:ae5b36538550567367d8e35974c86f35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10300e6449cbd4e537c00216b6a99c8e"><td class="memItemLeft" align="right" valign="top"><a id="a10300e6449cbd4e537c00216b6a99c8e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a10300e6449cbd4e537c00216b6a99c8e">u32_T_TX_A_212_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a10300e6449cbd4e537c00216b6a99c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a10300e6449cbd4e537c00216b6a99c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c333d8f8defe8ae0f400a7731816802"><td class="memItemLeft" align="right" valign="top"><a id="a3c333d8f8defe8ae0f400a7731816802"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a3c333d8f8defe8ae0f400a7731816802">u32_T_TX_A_212_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a3c333d8f8defe8ae0f400a7731816802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a3c333d8f8defe8ae0f400a7731816802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5697b283505271532c7c4e0754df16e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a5697b283505271532c7c4e0754df16e4">u32_T_TX_A_424_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a5697b283505271532c7c4e0754df16e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a5697b283505271532c7c4e0754df16e4">More...</a><br /></td></tr>
<tr class="separator:a5697b283505271532c7c4e0754df16e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8171255007cc21f0fd802f7cb9771bb4"><td class="memItemLeft" align="right" valign="top"><a id="a8171255007cc21f0fd802f7cb9771bb4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8171255007cc21f0fd802f7cb9771bb4">u32_T_TX_A_424_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8171255007cc21f0fd802f7cb9771bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8171255007cc21f0fd802f7cb9771bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa0a169090dbd902070f0e103795b62"><td class="memItemLeft" align="right" valign="top"><a id="a2fa0a169090dbd902070f0e103795b62"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a2fa0a169090dbd902070f0e103795b62">u32_T_TX_A_424_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2fa0a169090dbd902070f0e103795b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2fa0a169090dbd902070f0e103795b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2828509b1e6de111f0515ecfb2cd2a0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab2828509b1e6de111f0515ecfb2cd2a0">u32_T_TX_A_848_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab2828509b1e6de111f0515ecfb2cd2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#ab2828509b1e6de111f0515ecfb2cd2a0">More...</a><br /></td></tr>
<tr class="separator:ab2828509b1e6de111f0515ecfb2cd2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa494d5f95d445b5a06723a66c46bcb21"><td class="memItemLeft" align="right" valign="top"><a id="aa494d5f95d445b5a06723a66c46bcb21"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aa494d5f95d445b5a06723a66c46bcb21">u32_T_TX_A_848_01_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:aa494d5f95d445b5a06723a66c46bcb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:aa494d5f95d445b5a06723a66c46bcb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d2a75b9bd172878c143e313e9f746b"><td class="memItemLeft" align="right" valign="top"><a id="a49d2a75b9bd172878c143e313e9f746b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a49d2a75b9bd172878c143e313e9f746b">u32_T_TX_A_848_02_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a49d2a75b9bd172878c143e313e9f746b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a49d2a75b9bd172878c143e313e9f746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d7ba69dbff86bfe14277b9cd9c503c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af4d7ba69dbff86bfe14277b9cd9c503c">u32_T_TX_F_P_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:af4d7ba69dbff86bfe14277b9cd9c503c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#af4d7ba69dbff86bfe14277b9cd9c503c">More...</a><br /></td></tr>
<tr class="separator:af4d7ba69dbff86bfe14277b9cd9c503c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af341b193315cf189bda00c9cf1635517"><td class="memItemLeft" align="right" valign="top"><a id="af341b193315cf189bda00c9cf1635517"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af341b193315cf189bda00c9cf1635517">u32_T_TX_F_P_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:af341b193315cf189bda00c9cf1635517"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:af341b193315cf189bda00c9cf1635517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f1bd58b13e5d17d81c8b36ce50468b"><td class="memItemLeft" align="right" valign="top"><a id="ad7f1bd58b13e5d17d81c8b36ce50468b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ad7f1bd58b13e5d17d81c8b36ce50468b">u32_T_TX_F_P_02_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ad7f1bd58b13e5d17d81c8b36ce50468b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ad7f1bd58b13e5d17d81c8b36ce50468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40561b705cb1ca133b3ce89d3e0ee72"><td class="memItemLeft" align="right" valign="top"><a id="ac40561b705cb1ca133b3ce89d3e0ee72"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac40561b705cb1ca133b3ce89d3e0ee72">u32_T_TX_F_P_03_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ac40561b705cb1ca133b3ce89d3e0ee72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ac40561b705cb1ca133b3ce89d3e0ee72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8b1cd4d61f073ccb9fac2edbce527b"><td class="memItemLeft" align="right" valign="top"><a id="acf8b1cd4d61f073ccb9fac2edbce527b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#acf8b1cd4d61f073ccb9fac2edbce527b">u32_T_TX_F_P_04_ANA_CLK_MAN_REG</a></td></tr>
<tr class="memdesc:acf8b1cd4d61f073ccb9fac2edbce527b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CLK_MAN_REG. <br /></td></tr>
<tr class="separator:acf8b1cd4d61f073ccb9fac2edbce527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bdc62e81e93ce8fe144b9184d8c5d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a95bdc62e81e93ce8fe144b9184d8c5d2">u32_T_TX_ACT_00_ANA_PBF_CONTROL_REG</a></td></tr>
<tr class="memdesc:a95bdc62e81e93ce8fe144b9184d8c5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_PBF_CONTROL_REG.  <a href="#a95bdc62e81e93ce8fe144b9184d8c5d2">More...</a><br /></td></tr>
<tr class="separator:a95bdc62e81e93ce8fe144b9184d8c5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73f8c3df10fbadd42fda14928e5b53c"><td class="memItemLeft" align="right" valign="top"><a id="ae73f8c3df10fbadd42fda14928e5b53c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae73f8c3df10fbadd42fda14928e5b53c">u32_T_TX_ACT_01_TX_CONTROL_REG</a></td></tr>
<tr class="memdesc:ae73f8c3df10fbadd42fda14928e5b53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_CONTROL_REG. <br /></td></tr>
<tr class="separator:ae73f8c3df10fbadd42fda14928e5b53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c631a0dbdc54052580d5931bacda41c"><td class="memItemLeft" align="right" valign="top"><a id="a4c631a0dbdc54052580d5931bacda41c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a4c631a0dbdc54052580d5931bacda41c">u32_T_TX_ACT_02_ANA_CLK_MAN_REG</a></td></tr>
<tr class="memdesc:a4c631a0dbdc54052580d5931bacda41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CLK_MAN_REG. <br /></td></tr>
<tr class="separator:a4c631a0dbdc54052580d5931bacda41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a39e8f4ce392315d21da5bde95c926c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0a39e8f4ce392315d21da5bde95c926c">u32_T_TX_A_106_ACT_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a0a39e8f4ce392315d21da5bde95c926c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a0a39e8f4ce392315d21da5bde95c926c">More...</a><br /></td></tr>
<tr class="separator:a0a39e8f4ce392315d21da5bde95c926c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad650b65c8df515fc0322c64c049b4c22"><td class="memItemLeft" align="right" valign="top"><a id="ad650b65c8df515fc0322c64c049b4c22"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ad650b65c8df515fc0322c64c049b4c22">u32_T_TX_A_106_ACT_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:ad650b65c8df515fc0322c64c049b4c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:ad650b65c8df515fc0322c64c049b4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914824b27d913df92ef6e0e730800053"><td class="memItemLeft" align="right" valign="top"><a id="a914824b27d913df92ef6e0e730800053"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a914824b27d913df92ef6e0e730800053">u32_T_TX_A_106_ACT_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:a914824b27d913df92ef6e0e730800053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:a914824b27d913df92ef6e0e730800053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25969871c1131638f8e58219d3d557a"><td class="memItemLeft" align="right" valign="top"><a id="af25969871c1131638f8e58219d3d557a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af25969871c1131638f8e58219d3d557a">u32_T_TX_A_106_ACT_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:af25969871c1131638f8e58219d3d557a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:af25969871c1131638f8e58219d3d557a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e1d83d483606e36f0597268401e391"><td class="memItemLeft" align="right" valign="top"><a id="ae2e1d83d483606e36f0597268401e391"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae2e1d83d483606e36f0597268401e391">u32_T_TX_A_106_ACT_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae2e1d83d483606e36f0597268401e391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae2e1d83d483606e36f0597268401e391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8450df9f1346710c85972979e5d16a8"><td class="memItemLeft" align="right" valign="top"><a id="ab8450df9f1346710c85972979e5d16a8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab8450df9f1346710c85972979e5d16a8">u32_T_TX_A_106_ACT_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab8450df9f1346710c85972979e5d16a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:ab8450df9f1346710c85972979e5d16a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce3e13c31256358e460c1c3fc5323c7"><td class="memItemLeft" align="right" valign="top"><a id="a0ce3e13c31256358e460c1c3fc5323c7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0ce3e13c31256358e460c1c3fc5323c7">u32_T_TX_A_106_ACT_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a0ce3e13c31256358e460c1c3fc5323c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a0ce3e13c31256358e460c1c3fc5323c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4efd006a83b8af434bfd87249d0d78"><td class="memItemLeft" align="right" valign="top"><a id="aba4efd006a83b8af434bfd87249d0d78"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aba4efd006a83b8af434bfd87249d0d78">u32_T_TX_A_106_ACT_07_TX_SYMBOL23_MOD_REG</a></td></tr>
<tr class="memdesc:aba4efd006a83b8af434bfd87249d0d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL23_MOD_REG. <br /></td></tr>
<tr class="separator:aba4efd006a83b8af434bfd87249d0d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9871b4a646ad1c65b80df6622a7894f"><td class="memItemLeft" align="right" valign="top"><a id="af9871b4a646ad1c65b80df6622a7894f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af9871b4a646ad1c65b80df6622a7894f">u32_T_TX_A_106_ACT_08_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:af9871b4a646ad1c65b80df6622a7894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:af9871b4a646ad1c65b80df6622a7894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df4354fac8e8f322254cb0ea0d939f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a7df4354fac8e8f322254cb0ea0d939f9">u32_T_TX_F_212_ACT_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a7df4354fac8e8f322254cb0ea0d939f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a7df4354fac8e8f322254cb0ea0d939f9">More...</a><br /></td></tr>
<tr class="separator:a7df4354fac8e8f322254cb0ea0d939f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af087509287f832aa2e690bdf402339a0"><td class="memItemLeft" align="right" valign="top"><a id="af087509287f832aa2e690bdf402339a0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af087509287f832aa2e690bdf402339a0">u32_T_TX_F_212_ACT_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:af087509287f832aa2e690bdf402339a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:af087509287f832aa2e690bdf402339a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5cee0301fd44f27f0901b9db74f5d54"><td class="memItemLeft" align="right" valign="top"><a id="af5cee0301fd44f27f0901b9db74f5d54"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af5cee0301fd44f27f0901b9db74f5d54">u32_T_TX_F_212_ACT_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:af5cee0301fd44f27f0901b9db74f5d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:af5cee0301fd44f27f0901b9db74f5d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8629bf1cdb87a9cff7c3a17a5cc3e158"><td class="memItemLeft" align="right" valign="top"><a id="a8629bf1cdb87a9cff7c3a17a5cc3e158"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8629bf1cdb87a9cff7c3a17a5cc3e158">u32_T_TX_F_212_ACT_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8629bf1cdb87a9cff7c3a17a5cc3e158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8629bf1cdb87a9cff7c3a17a5cc3e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909a1399c476cc7a59fab5457de4894f"><td class="memItemLeft" align="right" valign="top"><a id="a909a1399c476cc7a59fab5457de4894f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a909a1399c476cc7a59fab5457de4894f">u32_T_TX_F_212_ACT_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a909a1399c476cc7a59fab5457de4894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a909a1399c476cc7a59fab5457de4894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39945577efe7430f667b62f7bb6cdd35"><td class="memItemLeft" align="right" valign="top"><a id="a39945577efe7430f667b62f7bb6cdd35"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a39945577efe7430f667b62f7bb6cdd35">u32_T_TX_F_212_ACT_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a39945577efe7430f667b62f7bb6cdd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:a39945577efe7430f667b62f7bb6cdd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1098537ec126724795cb3682ad3d7b77"><td class="memItemLeft" align="right" valign="top"><a id="a1098537ec126724795cb3682ad3d7b77"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a1098537ec126724795cb3682ad3d7b77">u32_T_TX_F_212_ACT_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a1098537ec126724795cb3682ad3d7b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a1098537ec126724795cb3682ad3d7b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3e5dfb259f25265a7b28a4c7e48bf9"><td class="memItemLeft" align="right" valign="top"><a id="a0a3e5dfb259f25265a7b28a4c7e48bf9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0a3e5dfb259f25265a7b28a4c7e48bf9">u32_T_TX_F_212_ACT_07_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:a0a3e5dfb259f25265a7b28a4c7e48bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:a0a3e5dfb259f25265a7b28a4c7e48bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b188e4eb7c1ae7a47b0c66a6b416dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a27b188e4eb7c1ae7a47b0c66a6b416dd">u32_T_TX_F_424_ACT_00_TRANSCEIVE_CONTROL_REG</a></td></tr>
<tr class="memdesc:a27b188e4eb7c1ae7a47b0c66a6b416dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TRANSCEIVE_CONTROL_REG.  <a href="#a27b188e4eb7c1ae7a47b0c66a6b416dd">More...</a><br /></td></tr>
<tr class="separator:a27b188e4eb7c1ae7a47b0c66a6b416dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b2c13bad916283738ebf15e8773def"><td class="memItemLeft" align="right" valign="top"><a id="ac5b2c13bad916283738ebf15e8773def"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac5b2c13bad916283738ebf15e8773def">u32_T_TX_F_424_ACT_01_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:ac5b2c13bad916283738ebf15e8773def"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG. <br /></td></tr>
<tr class="separator:ac5b2c13bad916283738ebf15e8773def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab556564e9faff8ee08c7d2b6bf8f3e92"><td class="memItemLeft" align="right" valign="top"><a id="ab556564e9faff8ee08c7d2b6bf8f3e92"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab556564e9faff8ee08c7d2b6bf8f3e92">u32_T_TX_F_424_ACT_02_ANA_TX_CLK_CONTROL_REG</a></td></tr>
<tr class="memdesc:ab556564e9faff8ee08c7d2b6bf8f3e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_CLK_CONTROL_REG. <br /></td></tr>
<tr class="separator:ab556564e9faff8ee08c7d2b6bf8f3e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883bc12ce36501e5142e9b36c8822e3a"><td class="memItemLeft" align="right" valign="top"><a id="a883bc12ce36501e5142e9b36c8822e3a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a883bc12ce36501e5142e9b36c8822e3a">u32_T_TX_F_424_ACT_03_TX_UNDERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a883bc12ce36501e5142e9b36c8822e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_UNDERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a883bc12ce36501e5142e9b36c8822e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ceecf1a26ec1381397ca760d963d71d"><td class="memItemLeft" align="right" valign="top"><a id="a4ceecf1a26ec1381397ca760d963d71d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a4ceecf1a26ec1381397ca760d963d71d">u32_T_TX_F_424_ACT_04_TX_OVERSHOOT_CONFIG_REG</a></td></tr>
<tr class="memdesc:a4ceecf1a26ec1381397ca760d963d71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_OVERSHOOT_CONFIG_REG. <br /></td></tr>
<tr class="separator:a4ceecf1a26ec1381397ca760d963d71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae871c5d60a6619cf75815d4ddfe3fb02"><td class="memItemLeft" align="right" valign="top"><a id="ae871c5d60a6619cf75815d4ddfe3fb02"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae871c5d60a6619cf75815d4ddfe3fb02">u32_T_TX_F_424_ACT_05_ANA_TX_SHAPE_CONTROL_REG</a></td></tr>
<tr class="memdesc:ae871c5d60a6619cf75815d4ddfe3fb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_SHAPE_CONTROL_REG. <br /></td></tr>
<tr class="separator:ae871c5d60a6619cf75815d4ddfe3fb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d1ba472b3df31d803009fde2465089"><td class="memItemLeft" align="right" valign="top"><a id="a17d1ba472b3df31d803009fde2465089"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a17d1ba472b3df31d803009fde2465089">u32_T_TX_F_424_ACT_06_TX_DATA_MOD_REG</a></td></tr>
<tr class="memdesc:a17d1ba472b3df31d803009fde2465089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_DATA_MOD_REG. <br /></td></tr>
<tr class="separator:a17d1ba472b3df31d803009fde2465089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15e203440a3e543505de0fe77c33e72"><td class="memItemLeft" align="right" valign="top"><a id="ae15e203440a3e543505de0fe77c33e72"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae15e203440a3e543505de0fe77c33e72">u32_T_TX_F_424_ACT_07_TX_SYMBOL01_MOD_REG</a></td></tr>
<tr class="memdesc:ae15e203440a3e543505de0fe77c33e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_TX_SYMBOL01_MOD_REG. <br /></td></tr>
<tr class="separator:ae15e203440a3e543505de0fe77c33e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9fcc9f748a2a702f6491792da52ffb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a7c9fcc9f748a2a702f6491792da52ffb">u32_T_TX_B_00_ANA_TX_AMPLITUDE_REG</a></td></tr>
<tr class="memdesc:a7c9fcc9f748a2a702f6491792da52ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TX_AMPLITUDE_REG.  <a href="#a7c9fcc9f748a2a702f6491792da52ffb">More...</a><br /></td></tr>
<tr class="separator:a7c9fcc9f748a2a702f6491792da52ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure: T_Tx_val. </p>
<p>Value to be applied to the corresponding CLIF register for CLIF Target Mode - Transmit. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a638488ec3ff92e37c65656ee64e4d2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638488ec3ff92e37c65656ee64e4d2a9">&sect;&nbsp;</a></span>u32_T_TX_GTM_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_GTM_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_GTM starts from here. </p>

</div>
</div>
<a id="a51268213549814c736812556e406d8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51268213549814c736812556e406d8f5">&sect;&nbsp;</a></span>u32_T_TX_A_106_P_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_A_106_P_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_A_106_P starts from here. </p>

</div>
</div>
<a id="ae5b36538550567367d8e35974c86f35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b36538550567367d8e35974c86f35f">&sect;&nbsp;</a></span>u32_T_TX_A_212_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_A_212_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_A_212 starts from here. </p>

</div>
</div>
<a id="a5697b283505271532c7c4e0754df16e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5697b283505271532c7c4e0754df16e4">&sect;&nbsp;</a></span>u32_T_TX_A_424_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_A_424_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_A_424 starts from here. </p>

</div>
</div>
<a id="ab2828509b1e6de111f0515ecfb2cd2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2828509b1e6de111f0515ecfb2cd2a0">&sect;&nbsp;</a></span>u32_T_TX_A_848_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_A_848_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_A_848 starts from here. </p>

</div>
</div>
<a id="af4d7ba69dbff86bfe14277b9cd9c503c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d7ba69dbff86bfe14277b9cd9c503c">&sect;&nbsp;</a></span>u32_T_TX_F_P_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_F_P_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_F_P starts from here. </p>

</div>
</div>
<a id="a95bdc62e81e93ce8fe144b9184d8c5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95bdc62e81e93ce8fe144b9184d8c5d2">&sect;&nbsp;</a></span>u32_T_TX_ACT_00_ANA_PBF_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_ACT_00_ANA_PBF_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_PBF_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_ACT starts from here. </p>

</div>
</div>
<a id="a0a39e8f4ce392315d21da5bde95c926c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a39e8f4ce392315d21da5bde95c926c">&sect;&nbsp;</a></span>u32_T_TX_A_106_ACT_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_A_106_ACT_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_A_106_ACT starts from here. </p>

</div>
</div>
<a id="a7df4354fac8e8f322254cb0ea0d939f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df4354fac8e8f322254cb0ea0d939f9">&sect;&nbsp;</a></span>u32_T_TX_F_212_ACT_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_F_212_ACT_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_F_212_ACT starts from here. </p>

</div>
</div>
<a id="a27b188e4eb7c1ae7a47b0c66a6b416dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b188e4eb7c1ae7a47b0c66a6b416dd">&sect;&nbsp;</a></span>u32_T_TX_F_424_ACT_00_TRANSCEIVE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_F_424_ACT_00_TRANSCEIVE_CONTROL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_TRANSCEIVE_CONTROL_REG. </p>
<p>Note: Configuration: T_TX_F_424_ACT starts from here. </p>

</div>
</div>
<a id="a7c9fcc9f748a2a702f6491792da52ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9fcc9f748a2a702f6491792da52ffb">&sect;&nbsp;</a></span>u32_T_TX_B_00_ANA_TX_AMPLITUDE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_T_Tx_val::u32_T_TX_B_00_ANA_TX_AMPLITUDE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_TX_AMPLITUDE_REG. </p>
<p>Note: Configuration: T_TX_B starts from here. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>phCommon/inc/<a class="el" href="../../df/df4/ph_cfg___e_e_8h.html">phCfg_EE.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html">phCfg_EE_phRFLP_T_Tx_val</a></li>
    <li class="footer">Generated on Fri Nov 23 2018 14:38:30 for PN7462AU FW API Guide by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
