# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 6.4e-05 2048 360 1540 286208 42.9286 28.3203 1047.89 838.672 1957.95 1958.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.001024 1024 120 90 18880 0.760512 1.67309 51.284 53.7614 53.8153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000256 1024 150 800 72960 2.91101 3.40992 57.5903 104.842 168.825 168.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.000512 512 240 230 34816 1.13971 0.82944 4.5921 26.3108 32.9801 33.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000512 512 60 730 35968 0.724768 0.830464 13.4727 26.2925 41.3919 41.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1170 3.2e-05 1024 170 630 555008 53.1402 26.8796 432.174 838.587 1350.98 1351.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 6.4e-05 1024 250 450 172032 43.7557 13.4879 107.743 429.841 595.045 595.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 6.4e-05 4096 190 6010 289920 46.3157 55.5941 7162.92 1677.93 8942.84 8942.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.001024 4096 310 710 17152 2.7441 43.9759 196.901 243.663 243.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 6.4e-05 2048 82 5810 165888 78.2222 28.2911 2343.1 835.929 3285.74 3285.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 6.4e-05 2048 360 1540 286272 43.0486 28.373 1195.11 837.551 2104.22 2104.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.001024 1024 120 90 18864 0.759808 1.87302 51.2451 53.9204 53.9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000256 1024 150 800 73008 2.92496 3.4263 66.0445 104.883 177.35 177.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.000512 512 240 230 34848 1.14413 0.828928 5.2464 26.2658 33.5881 33.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000512 512 60 730 35856 0.729088 0.82896 15.6539 26.2536 43.5348 43.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1170 3.2e-05 1024 170 630 555264 53.1928 26.9455 492 837.45 1409.79 1409.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 6.4e-05 1024 250 450 170496 43.5855 13.398 110.858 414.254 582.308 582.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 6.4e-05 4096 190 6010 289872 46.422 55.7261 8287.35 1675.62 10065.2 10065.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.001024 4096 310 710 17136 2.71779 51.0303 198.33 252.121 252.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 6.4e-05 2048 82 5810 165888 78.2887 28.3195 2827.37 834.461 3768.63 3768.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 6.4e-05 2048 360 1540 286080 42.9461 28.3347 1248.98 837.94 2158.34 2158.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.001024 1024 120 90 18880 0.76112 1.9927 51.3799 54.1772 54.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000256 1024 150 800 72960 2.91034 3.41773 69.1103 104.724 180.235 180.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.000512 512 240 230 34560 1.14352 0.826752 5.44186 26.1641 33.6831 33.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000512 512 60 730 35840 0.727232 0.82944 16.3518 26.2595 44.2395 44.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1170 3.2e-05 1024 170 630 555520 52.998 26.9217 515.69 837.822 1433.63 1433.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 6.4e-05 1024 250 450 174080 43.6807 13.525 118.324 419.074 594.819 594.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 6.4e-05 4096 190 6010 289920 46.2552 55.6665 8616.56 1675.64 10394.2 10394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.001024 4096 310 710 17120 2.72998 53.702 198.197 254.672 254.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 6.4e-05 2048 82 5810 166400 78.309 28.3328 2960.11 837.935 3904.89 3905.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 6.4e-05 2048 360 1540 285696 42.9065 28.2978 1166.06 837.286 2074.69 2074.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.001024 1024 120 90 18816 0.759328 1.81248 51.238 53.8538 53.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000256 1024 150 800 72960 2.90406 3.4128 64.53 104.878 175.796 175.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.000512 512 240 230 34560 1.14294 0.82752 5.0776 26.2354 33.3913 33.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000512 512 60 730 35712 0.722528 0.827648 15.1524 26.2227 42.9956 43.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1170 3.2e-05 1024 170 630 552960 53.1007 26.8711 478.639 837.153 1395.95 1396.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 6.4e-05 1024 250 450 165888 43.8849 13.3181 105.252 412.555 575.224 575.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 6.4e-05 4096 190 6010 289920 46.2129 55.6104 8037.37 1677.41 9816.68 9816.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.001024 4096 310 710 17088 2.7217 49.696 196.397 248.859 248.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 6.4e-05 2048 82 5810 162816 78.3229 28.1682 2692.66 833.159 3632.5 3632.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 6.4e-05 2048 360 1540 285600 43.1873 28.3791 1177.83 837.922 2087.47 2087.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.001024 1024 120 90 18800 0.763904 1.82102 51.2206 53.8478 53.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000256 1024 150 800 73000 2.92454 3.42426 65.384 104.956 176.76 176.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.000512 512 240 230 34800 1.14691 0.827776 5.18816 26.2562 33.5244 33.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000512 512 60 730 35800 0.72816 0.831456 15.3701 26.2415 43.2405 43.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1170 3.2e-05 1024 170 630 553600 53.3233 26.9619 485.375 837.831 1403.68 1403.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 6.4e-05 1024 250 450 166400 43.8935 13.3628 106.705 412.621 576.794 576.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 6.4e-05 4096 190 6010 290000 46.5143 55.7443 8118.28 1677.73 9898.35 9898.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.001024 4096 310 710 17100 2.7231 50.1738 198.478 251.417 251.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 6.4e-05 2048 82 5810 163200 78.7065 28.2523 2739.82 833.632 3680.6 3680.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 6.4e-05 2048 360 1540 285824 42.9372 28.3479 1211.58 837.332 2120.34 2120.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.001024 1024 120 90 18816 0.756224 1.94835 51.2599 54.0087 54.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000256 1024 150 800 72800 2.90893 3.41245 67.2775 104.896 178.566 178.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.000512 512 240 230 34496 1.13469 0.82096 5.3343 26.0813 33.4773 33.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000512 512 60 730 35616 0.722944 0.828896 15.8648 26.2134 43.7015 43.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1170 3.2e-05 1024 170 630 551936 53.4285 26.9982 498.074 837.19 1415.89 1416.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 6.4e-05 1024 250 450 164864 44.1751 13.4055 109.331 413.962 581.086 581.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 6.4e-05 4096 190 6010 289856 46.2889 55.667 8277.85 1676.83 10056.7 10056.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.001024 4096 310 710 17136 2.72877 51.9318 197.585 252.29 252.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 6.4e-05 2048 82 5810 164864 78.5597 28.3484 2829.31 837.343 3773.76 3773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 6.4e-05 2048 360 1540 286080 43.034 28.4037 1217.19 837.885 2126.66 2126.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.001024 1024 120 90 18840 0.757888 1.91597 51.3037 54.0197 54.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000256 1024 150 800 72960 2.92195 3.4263 67.6453 104.97 179.034 179.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.000512 512 240 230 34560 1.15069 0.834752 5.37878 26.324 33.7873 33.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000512 512 60 730 35760 0.727232 0.830176 15.9636 26.3058 43.8981 43.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1170 3.2e-05 1024 170 630 552960 53.0677 26.8696 500.009 835.146 1415.29 1415.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 6.4e-05 1024 250 450 168960 43.4876 13.3485 112.134 412.601 581.79 581.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 6.4e-05 4096 190 6010 289680 46.4095 55.7036 8360.92 1676.83 10139.9 10140
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.001024 4096 310 710 17040 2.72186 51.9008 197.222 251.889 251.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 6.4e-05 2048 82 5810 165120 78.4305 28.3693 2858.91 835.302 3801.22 3801.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 6.4e-05 2048 360 1540 285696 42.9703 28.3198 1176.88 838.041 2086.36 2086.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.001024 1024 120 90 18816 0.761568 1.8791 51.2565 53.9394 54.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000256 1024 150 800 72704 2.90035 3.40829 65.2882 104.657 176.328 176.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.000512 512 240 230 34816 1.14506 0.835584 5.1696 26.3268 33.5817 33.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000512 512 60 730 35840 0.72704 0.830304 15.4702 26.3112 43.4093 43.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1170 3.2e-05 1024 170 630 552960 52.9373 26.824 484.559 835.201 1399.71 1399.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 6.4e-05 1024 250 450 172032 43.7632 13.5567 110.663 417.763 585.964 586.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 6.4e-05 4096 190 6010 289792 46.2766 55.5956 8086.41 1675.85 9864.22 9864.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.001024 4096 310 710 17024 2.71386 50.1287 195.655 248.542 248.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 6.4e-05 2048 82 5810 163840 78.4872 28.2472 2744.42 835.299 3686.66 3686.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 6.4e-05 2048 360 1540 285696 42.9299 28.3627 1184.05 837.488 2092.99 2093.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.001024 1024 120 90 18624 0.75408 1.84525 50.0489 52.691 52.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000256 1024 150 800 72576 2.89382 3.40378 65.5141 104.475 176.358 176.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.000512 512 240 230 33792 1.13773 0.821248 5.12906 26.0421 33.2358 33.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000512 512 60 730 35712 0.72544 0.832992 15.583 26.2855 43.5002 43.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1170 3.2e-05 1024 170 630 546816 53.3006 26.7272 481.699 833.158 1395.08 1395.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 6.4e-05 1024 250 450 159744 44.6572 13.3147 103.047 412.657 573.895 574.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 6.4e-05 4096 190 6010 289536 46.289 55.599 8165.15 1676.78 9943.91 9943.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.001024 4096 310 710 16896 2.7121 50.8354 197.572 251.176 251.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 6.4e-05 2048 82 5810 159744 78.1009 27.9941 2702.09 825.483 3633.87 3634.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 6.4e-05 2048 360 1540 284800 43.1361 28.3771 1258.15 838.061 2167.87 2167.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.001024 1024 120 90 18600 0.754176 2.07069 50.1061 52.974 53.0411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000256 1024 150 800 72400 2.90406 3.41446 70.0737 104.538 181.005 181.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.000512 512 240 230 34400 1.14051 0.82096 5.64461 26.0508 33.7644 33.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000512 512 60 730 35600 0.72784 0.828064 16.9003 26.3112 44.8387 44.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1170 3.2e-05 1024 170 630 550400 53.0313 26.8009 516.322 833.6 1429.96 1430.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 6.4e-05 1024 250 450 166400 43.8824 13.3427 115.349 412.76 585.548 585.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 6.4e-05 4096 190 6010 289600 46.4067 55.7015 8743.03 1676.54 10521.8 10521.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.001024 4096 310 710 17000 2.72736 54.3866 196.229 253.405 253.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 6.4e-05 2048 82 5810 160000 78.1913 27.9286 2891.53 825.189 3823.04 3823.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 6.4e-05 2048 360 1540 284672 42.8573 28.2747 1476.28 835.653 2383.21 2383.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.001024 1024 120 90 18688 0.753856 2.4023 51.2589 54.4573 54.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000256 1024 150 800 72704 2.91021 3.40787 82.2691 104.83 193.488 193.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.000512 512 240 230 33792 1.12426 0.809152 6.41898 25.7198 34.1774 34.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000512 512 60 730 35328 0.720672 0.823296 19.4226 26.0516 47.0884 47.1623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1170 3.2e-05 1024 170 630 548864 53.4511 26.8335 604.486 835.289 1520.26 1520.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 6.4e-05 1024 250 450 163840 44.8748 13.4915 133.468 417.989 610.033 610.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 6.4e-05 4096 190 6010 289280 46.2236 55.5952 10101.8 1673.8 11877.5 11877.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.001024 4096 310 710 16896 2.7231 63.5958 196.303 262.677 262.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 6.4e-05 2048 82 5810 163840 78.4682 28.2604 3447.69 835.638 4390.25 4390.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 6.4e-05 2048 360 1545 285952 42.934 28.3836 1027.96 837.789 1937.22 1937.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.001024 1024 120 90 18944 0.763456 1.5872 51.3015 53.6961 53.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.000256 1024 150 810 73088 2.9104 3.42029 56.3335 104.871 167.61 167.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1520 0.000512 512 240 225 35072 1.13322 0.82944 8.22429 26.2635 36.5495 36.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.000512 512 60 735 35968 0.725088 0.83152 13.1717 26.2899 41.0895 41.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1170 3.2e-05 1024 170 630 551936 53.5588 26.8779 469.784 843.674 1394.09 1394.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 6.4e-05 1024 250 450 167936 44.4044 13.484 180.055 417.62 655.785 655.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 6.4e-05 4096 190 6015 289984 46.2622 55.5845 7099.06 1676 8876.98 8877.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1610 0.001024 4096 310 720 17184 2.72934 43.7022 198.359 244.836 244.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 6.4e-05 2048 82 5820 165888 78.4085 28.3585 2422 837.777 3366.76 3366.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 6.4e-05 2048 360 1545 286080 43.1187 28.4427 1042.52 838.609 1952.84 1952.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.001024 1024 120 90 18920 0.761792 1.60646 51.3057 53.7168 53.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000256 1024 150 810 73120 2.92454 3.42835 57.5104 104.981 168.917 168.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.000512 512 240 225 35040 1.13859 0.833472 7.81613 26.2701 36.1573 36.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000512 512 60 735 36000 0.72704 0.82944 13.3858 26.3051 41.3177 41.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1170 3.2e-05 1024 170 630 551680 53.7841 26.9512 456.526 838.653 1376.1 1376.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 6.4e-05 1024 250 450 168960 44.5524 13.8284 189.529 419.48 667.604 667.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 6.4e-05 4096 190 6015 289920 46.4794 55.7 7148.58 1677.38 8928.23 8928.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1610 0.001024 4096 310 720 17160 2.72678 44.3965 199.391 246.559 246.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 6.4e-05 2048 82 5820 166400 78.5395 28.3741 2457.49 838.595 3403.19 3403.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 6.4e-05 2048 360 1545 285696 43.0083 28.3279 1032.44 837.491 1941.42 1941.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.001024 1024 120 90 18912 0.760544 1.60352 51.2792 53.6854 53.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000256 1024 150 810 73056 2.91235 3.41398 57.2432 104.85 168.494 168.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.000512 512 240 225 35136 1.14202 0.829856 4.4792 26.3149 32.8699 32.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000512 512 60 735 36000 0.727104 0.830272 13.3552 26.2991 41.2851 41.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1170 3.2e-05 1024 170 630 549888 53.7277 26.9004 423.709 836.392 1340.92 1341.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 6.4e-05 1024 250 450 165888 44.4354 13.4576 115.429 416.278 589.817 589.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 6.4e-05 4096 190 6015 289920 46.3068 55.6462 7133.5 1675.75 8911.29 8911.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.001024 4096 310 720 17184 2.75597 44.4664 196.204 243.47 243.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 6.4e-05 2048 82 5820 165888 78.4068 28.4244 2432.47 836.46 3375.96 3376.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 6.4e-05 2048 360 1545 285824 43.1367 28.3648 1059.6 838.488 1969.73 1969.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.001024 1024 120 90 18872 0.755744 1.66298 51.2687 53.73 53.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000256 1024 150 810 73024 2.92317 3.42518 58.3834 104.981 169.787 169.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.000512 512 240 225 35168 1.14051 0.831488 4.6279 26.3487 33.0535 33.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000512 512 60 735 35952 0.729088 0.83152 13.7405 26.3298 41.7009 41.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1170 3.2e-05 1024 170 630 550144 53.7765 26.9251 434.638 837.205 1352.74 1352.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 6.4e-05 1024 250 450 168448 44.5112 13.525 98.1204 418.745 575.118 575.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 6.4e-05 4096 190 6015 289856 46.446 55.7022 7261.38 1677.32 9040.94 9041.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.001024 4096 310 720 17136 2.71974 45.3502 197.183 245.298 245.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 6.4e-05 2048 82 5820 164864 78.7788 28.3839 2478.57 837.291 3423.22 3423.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 6.4e-05 2048 360 1545 285696 42.9661 28.3375 1084.49 838.456 1994.4 1994.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.001024 1024 120 90 18880 0.759808 1.7289 51.282 53.8138 53.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000256 1024 150 810 72960 2.91366 3.40979 60.1789 104.818 171.391 171.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.000512 512 240 225 35072 1.13536 0.831488 4.74883 26.2993 33.1236 33.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000512 512 60 735 35840 0.726176 0.827456 13.9678 26.2855 41.8745 41.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1170 3.2e-05 1024 170 630 550912 53.6111 26.882 444.839 838.371 1363.9 1364.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 6.4e-05 1024 250 450 167936 44.3537 14.1112 99.6945 417.963 576.34 576.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 6.4e-05 4096 190 6015 289792 46.2457 55.6011 7368.04 1676.67 9146.64 9146.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.001024 4096 310 720 17152 2.73414 45.9674 197.04 245.785 245.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 6.4e-05 2048 82 5820 163840 78.5763 28.3514 2392.31 835.768 3335.2 3335.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 6.4e-05 2048 360 1545 285696 43.1104 28.375 1224.52 838.382 2134.53 2134.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.001024 1024 120 90 18864 0.759808 1.93894 51.2689 54.0099 54.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000256 1024 150 810 73008 2.92045 3.42528 68.3543 104.968 179.738 179.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.000512 512 240 225 34848 1.14102 0.82944 5.3311 26.288 33.6936 33.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000512 512 60 735 35856 0.72768 0.82832 16.1732 26.2738 44.074 44.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1170 3.2e-05 1024 170 630 550656 53.686 26.9491 503.588 838.149 1422.56 1422.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 6.4e-05 1024 250 450 165888 44.2014 13.5025 111.424 414.656 583.997 584.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 6.4e-05 4096 190 6015 289872 46.4215 55.7122 8376.56 1677.02 10155.8 10155.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.001024 4096 310 720 17136 2.73536 53.588 198.753 255.119 255.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 6.4e-05 2048 82 5820 163584 78.7356 28.3201 2847.01 835.157 3789.41 3789.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 6.4e-05 2048 360 1545 286080 42.9833 28.332 1199.64 838.616 2109.71 2109.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.001024 1024 120 90 18880 0.763872 1.85958 51.3036 53.9711 54.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000256 1024 150 810 72960 2.91046 3.41744 66.876 104.808 178.081 178.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.000512 512 240 225 34880 1.13187 0.826368 5.23779 26.1836 33.4828 33.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000512 512 60 735 35840 0.725472 0.831488 15.7966 26.2772 43.7035 43.7801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1170 3.2e-05 1024 170 630 550400 53.6337 26.925 492.47 838.51 1411.73 1411.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 6.4e-05 1024 250 450 168960 44.3828 13.5143 110.77 419.406 588.285 588.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 6.4e-05 4096 190 6015 289760 46.2418 55.6844 8169.82 1676.99 9948.82 9948.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.001024 4096 310 720 17120 2.72998 52.0686 197.62 252.463 252.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 6.4e-05 2048 82 5820 166400 78.3105 28.3829 2821.84 838.621 3767.34 3767.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 6.4e-05 2048 360 1545 284928 42.9432 28.3974 1272.8 836.768 2181.05 2181.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.001024 1024 120 90 18816 0.743968 2.03322 51.2201 54.0383 54.1061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000256 1024 150 810 72960 2.89798 3.40928 71.826 104.8 183.006 183.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.000512 512 240 225 34944 1.13686 0.830176 5.6247 26.2208 33.9175 34.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000512 512 60 735 35712 0.724992 0.83072 16.9292 26.2063 44.7638 44.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1170 3.2e-05 1024 170 630 549888 53.4301 26.8616 524.086 836.588 1441.16 1441.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 6.4e-05 1024 250 450 159744 44.5838 13.3222 112.008 412.335 582.46 582.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 6.4e-05 4096 190 6015 289920 46.1844 55.5954 8689.08 1676.26 10467.2 10467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.001024 4096 310 720 17088 2.72976 55.5026 195.959 254.234 254.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 6.4e-05 2048 82 5820 162816 78.2681 28.2159 2937.86 832.587 3877.13 3877.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 6.4e-05 2048 360 1545 285600 43.1419 28.5635 1265.81 837.112 2174.77 2174.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.001024 1024 120 90 18800 0.757952 2.00499 51.2551 54.0629 54.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000256 1024 150 810 73000 2.92454 3.42288 71.2351 104.854 182.508 182.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.000512 512 240 225 34800 1.14854 0.828064 5.54835 26.2283 33.8593 33.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000512 512 60 735 35800 0.72656 0.827392 16.818 26.2146 44.656 44.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1170 3.2e-05 1024 170 630 550400 53.6845 26.9528 520.482 836.972 1438.28 1438.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 6.4e-05 1024 250 450 160000 44.7401 13.3499 111.413 412.282 581.996 582.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 6.4e-05 4096 190 6015 289800 46.4916 55.741 8622.62 1676.17 10401.1 10401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.001024 4096 310 720 17100 2.73203 55.1427 199.219 257.137 257.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 6.4e-05 2048 82 5820 163200 78.6293 28.2369 2933.25 832.949 3873.25 3873.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 6.4e-05 2048 360 1545 284928 43.0082 28.3627 1272.82 836.749 2181.08 2181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.001024 1024 120 90 18816 0.74752 1.96899 51.2411 53.9998 54.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000256 1024 150 810 72800 2.90826 3.41619 71.6973 104.823 182.915 182.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.000512 512 240 225 34496 1.13254 0.821248 5.53808 26.0571 33.6556 33.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000512 512 60 735 35616 0.723136 0.829216 16.8326 26.1954 44.652 44.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1170 3.2e-05 1024 170 630 548352 53.8242 26.9005 522.25 836.6 1439.77 1439.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 6.4e-05 1024 250 450 164864 44.1487 13.3673 115.116 413.669 586.515 586.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 6.4e-05 4096 190 6015 289632 46.2625 55.6532 8698.86 1675.66 10476.5 10476.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.001024 4096 310 720 17024 2.72973 55.6108 198.853 257.238 257.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 6.4e-05 2048 82 5820 164864 78.4918 28.3013 2982.49 836.81 3926.29 3926.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 6.4e-05 2048 360 1545 285120 43.105 28.4551 1252.3 837.978 2161.99 2162.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.001024 1024 120 90 18840 0.76112 1.96813 51.3529 54.1248 54.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000256 1024 150 810 72960 2.91933 3.42179 70.353 104.984 181.75 181.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.000512 512 240 225 35040 1.14566 0.831168 5.60717 26.3233 34.013 34.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000512 512 60 735 35760 0.729088 0.830848 16.6068 26.3077 44.5456 44.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1170 3.2e-05 1024 170 630 549120 53.5625 26.8756 513.374 835.296 1429.31 1429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 6.4e-05 1024 250 450 161280 44.5004 13.3489 110.806 412.763 581.635 581.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 6.4e-05 4096 190 6015 289680 46.4179 55.7078 8606.38 1677.76 10386.4 10386.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.001024 4096 310 720 17040 2.72998 0 200.659 203.399 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 6.4e-05 2048 360 1545 285696 42.9344 28.4115 1198.83 838.625 2108.94 2109.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.001024 1024 120 90 18816 0.762048 1.86477 51.2778 53.948 54.0119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000256 1024 150 810 72704 2.90176 3.41338 67.1852 104.727 178.299 178.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.000512 512 240 225 34816 1.14781 0.833376 5.27837 26.3418 33.706 33.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000512 512 60 735 35840 0.727584 0.833248 15.9889 26.3285 43.9578 44.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1170 3.2e-05 1024 170 630 548864 53.4371 26.8238 491.356 835.698 1407.51 1407.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 6.4e-05 1024 250 450 163840 44.8474 13.4813 107.982 418.042 584.562 584.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 6.4e-05 4096 190 6015 289792 46.2516 55.5889 8234.91 1676.99 10013.8 10013.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.001024 4096 310 720 17024 2.73027 52.4576 196.144 251.392 251.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 6.4e-05 2048 82 5820 163840 78.5096 28.2487 2796.79 835.989 3739.72 3739.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 6.4e-05 2048 360 1545 284160 43.0427 28.287 1392.51 836.759 2300.75 2300.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.001024 1024 120 90 18624 0.755712 2.24438 50.0281 53.0714 53.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000256 1024 150 810 72576 2.89808 3.40208 78.2018 104.39 188.962 189.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.000512 512 240 225 34560 1.13037 0.81952 6.1815 26.0178 34.2551 34.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000512 512 60 735 35712 0.72736 0.829472 18.6376 26.2654 46.5339 46.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1170 3.2e-05 1024 170 630 546816 53.1974 26.7345 572.317 832.369 1484.81 1484.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 6.4e-05 1024 250 450 159744 44.6476 13.3159 123.64 412.366 594.185 594.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 6.4e-05 4096 190 6015 289536 46.217 55.5991 9491.75 1675.32 11269 11269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.001024 4096 310 720 16896 2.71667 60.4463 199.588 262.811 262.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 6.4e-05 2048 82 5820 159744 78.0268 27.9654 3160.34 824.392 4090.92 4091.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 6.4e-05 2048 360 1545 284800 43.1268 28.3772 1394.48 837.275 2303.41 2303.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.001024 1024 120 90 18600 0.75408 2.34102 50.0102 53.1513 53.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000256 1024 150 810 72400 2.90877 3.41376 77.8614 104.444 188.702 188.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.000512 512 240 225 34400 1.13741 0.819392 6.12733 26.0229 34.2132 34.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000512 512 60 735 35600 0.727776 0.831296 18.7304 26.2795 46.643 46.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1170 3.2e-05 1024 170 630 544000 53.8539 26.798 568.732 832.705 1482.28 1482.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 6.4e-05 1024 250 450 153600 45.5425 13.3469 118.83 412.357 590.295 590.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 6.4e-05 4096 190 6015 289200 46.3675 55.7048 9637.65 1674.43 11414.2 11414.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.001024 4096 310 720 17000 2.73565 61.6454 197.958 262.399 262.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 6.4e-05 2048 82 5820 160000 78.1488 28.0535 3187.08 824.4 4117.88 4118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 6.4e-05 2048 360 1545 284672 42.8367 28.2951 1278.62 835.775 2185.66 2185.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.001024 1024 120 90 18688 0.749632 2.1281 51.2653 54.1845 54.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000256 1024 150 810 72704 2.90662 3.41197 71.8838 104.839 183.113 183.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.000512 512 240 225 33792 1.12544 0.811488 5.60576 25.7261 33.3751 33.4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000512 512 60 735 35328 0.721888 0.823296 16.9952 26.0567 44.6692 44.7447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1170 3.2e-05 1024 170 630 548864 53.4389 26.8287 524.472 854.74 1459.67 1459.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 6.4e-05 1024 250 450 163840 44.8602 15.2923 115.735 418.111 594.212 594.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 6.4e-05 4096 190 6015 289280 46.2191 55.5977 8750.45 1674.03 10526.4 10526.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.001024 4096 310 720 16896 2.72608 55.3909 199.748 257.928 257.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 6.4e-05 2048 82 5820 163840 78.4922 28.2604 2983.3 835.877 3926.12 3926.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 6.4e-05 2048 360 1540 286208 42.904 28.3136 972.993 837.628 1881.98 1882.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.001024 1024 120 100 18880 0.76432 1.66502 51.2948 53.7683 53.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.000256 1024 150 800 73088 2.91162 3.41453 53.342 104.853 164.592 164.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 0.000512 512 240 240 34944 1.13885 0.829856 7.48656 26.2542 35.8088 35.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.000512 512 60 740 35904 0.724992 0.82944 12.6403 26.2851 40.5516 40.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1170 3.2e-05 1024 170 640 552960 53.4319 26.8795 451.729 837.578 1369.81 1369.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 6.4e-05 1024 250 460 172032 43.8287 13.6561 177.718 417.62 653.034 653.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 6.4e-05 4096 190 6020 290048 46.2172 55.5889 6681.51 1675.7 8459.1 8459.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1610 0.001024 4096 310 720 17184 2.72544 41.7675 196.211 240.745 240.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 6.4e-05 2048 82 5820 166912 78.1058 28.3149 2305.91 837.637 3250.17 3250.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 6.4e-05 2048 360 1540 286080 43.0819 28.3762 1094.8 837.831 2004.23 2004.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.001024 1024 120 100 18840 0.760832 1.88275 51.2561 53.9443 54.0078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000256 1024 150 800 73120 2.92454 3.42714 60.3281 104.883 171.633 171.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.000512 512 240 240 34880 1.13654 0.827904 8.64816 26.2475 36.9599 37.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000512 512 60 740 35920 0.728064 0.831936 14.3765 26.2829 42.293 42.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1170 3.2e-05 1024 170 640 552960 53.5193 26.9547 457.418 837.775 1375.85 1376.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 6.4e-05 1024 250 460 174080 43.8136 13.5246 204.372 419.021 680.945 681.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 6.4e-05 4096 190 6020 290000 46.428 55.6922 7501.92 1675.82 9279.94 9280.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1610 0.001024 4096 310 720 17160 2.72995 46.7852 198.999 248.558 248.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 6.4e-05 2048 82 5820 166400 78.4868 28.4335 2585.48 837.828 3530.42 3530.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 6.4e-05 2048 360 1540 286080 42.9391 28.418 1021.88 837.498 1930.88 1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.001024 1024 120 100 18864 0.75776 1.7367 51.2983 53.8353 53.9007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000256 1024 150 800 73056 2.9143 3.41469 56.2257 104.96 167.589 167.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.000512 512 240 240 34944 1.14138 0.831488 4.64509 26.3148 33.039 33.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000512 512 60 740 35904 0.72704 0.833632 13.378 26.2995 41.309 41.3819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1170 3.2e-05 1024 170 640 551424 53.4851 26.9005 425.105 836.391 1342.07 1342.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 6.4e-05 1024 250 460 172032 43.6141 13.4558 117.514 416.282 591.076 591.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 6.4e-05 4096 190 6020 289920 46.3073 55.6652 6983.36 1675.78 8761.19 8761.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.001024 4096 310 720 17184 2.75213 43.7168 200.336 246.848 246.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 6.4e-05 2048 82 5820 165888 78.3387 28.4367 2403.8 836.471 3347.24 3347.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 6.4e-05 2048 360 1540 285824 43.1088 28.3832 1034.55 838.392 1944.57 1944.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.001024 1024 120 100 18816 0.75776 1.81453 51.2661 53.8827 53.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000256 1024 150 800 73024 2.92659 3.42659 57.2782 104.97 168.671 168.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.000512 512 240 240 34944 1.14698 0.831808 4.78368 26.3414 33.2103 33.3049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000512 512 60 740 35952 0.729088 0.835008 13.7827 26.3269 41.7427 41.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1170 3.2e-05 1024 170 640 551936 53.569 26.9189 432.867 837.108 1351.08 1351.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 6.4e-05 1024 250 460 172032 44.0464 13.5332 100.177 418.696 576.662 576.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 6.4e-05 4096 190 6020 289968 46.4444 55.7052 7078.97 1677.12 8858.33 8858.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.001024 4096 310 720 17136 2.72384 44.8532 197.839 245.476 245.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 6.4e-05 2048 82 5820 164864 78.7501 28.4036 2414.34 837.193 3358.89 3359.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 6.4e-05 2048 360 1540 286208 42.9151 28.3913 1051.49 838.687 1961.63 1961.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.001024 1024 120 100 18816 0.761248 1.81277 51.2811 53.898 53.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000256 1024 150 800 72960 2.91024 3.40973 58.1558 104.841 169.389 169.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.000512 512 240 240 34816 1.14573 0.830592 4.78003 26.3066 33.1688 33.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000512 512 60 740 35840 0.72704 0.831008 13.7078 26.2954 41.6315 41.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1170 3.2e-05 1024 170 640 552960 53.3236 26.9146 438.872 838.576 1357.88 1358.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 6.4e-05 1024 250 460 172032 43.737 13.482 100.659 418.069 576.162 576.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 6.4e-05 4096 190 6020 289920 46.2486 55.5927 7140.55 1677.75 8920.22 8920.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.001024 4096 310 720 17152 2.73043 44.686 199.8 247.28 247.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 6.4e-05 2048 82 5820 165888 78.1984 28.2458 2334.84 835.91 3277.39 3277.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 6.4e-05 2048 360 1540 285696 43.1208 28.3704 1285.51 837.54 2194.69 2194.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.001024 1024 120 100 18792 0.75776 2.26147 51.2311 54.2926 54.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000256 1024 150 800 73008 2.92125 3.4288 71.7846 104.886 183.094 183.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.000512 512 240 240 34848 1.14339 0.831488 5.90646 26.2645 34.2525 34.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000512 512 60 740 35856 0.726752 0.830912 17.3205 26.2545 45.2059 45.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1170 3.2e-05 1024 170 640 552960 53.4414 26.9427 538.621 837.508 1456.7 1456.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 6.4e-05 1024 250 460 170496 43.5665 13.3992 122.19 414.379 593.744 593.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 6.4e-05 4096 190 6020 289872 46.4015 55.7156 8752.98 1676.27 10531.4 10531.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.001024 4096 310 720 17136 2.73818 56.1766 198.513 257.472 257.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 6.4e-05 2048 82 5820 163584 78.6594 28.376 2980.57 834.578 3922.37 3922.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 6.4e-05 2048 360 1540 285696 42.9033 28.3411 893.234 838.459 1803.08 1803.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.001024 1024 120 100 18720 0.759808 1.61984 51.2596 53.6803 53.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000256 1024 150 800 72576 2.90646 3.40694 49.6546 104.682 160.722 160.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.000512 512 240 240 34560 1.14189 0.8248 4.17402 26.1415 32.3896 32.4814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000512 512 60 740 35712 0.72704 0.831808 12.108 26.3216 40.0607 40.1347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1170 3.2e-05 1024 170 640 548352 53.4644 26.8431 371.562 835.176 1287.23 1287.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 6.4e-05 1024 250 460 165888 43.218 13.7994 83.5142 408.511 549.259 549.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 6.4e-05 4096 190 6020 289728 46.2239 55.6511 6061.16 1676.68 7839.79 7839.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.001024 4096 310 720 16992 2.72179 38.7909 198.591 240.161 240.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 6.4e-05 2048 82 5820 161280 78.2368 27.989 2033.88 829.179 2969.47 2969.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 6.4e-05 2048 360 1540 286080 42.9401 28.5036 1239.4 838.051 2149.04 2149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.001024 1024 120 100 18800 0.764768 2.19443 51.2924 54.294 54.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000256 1024 150 800 72960 2.90816 3.41488 68.8997 104.737 180.03 180.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.000512 512 240 240 34560 1.13837 0.826784 5.6528 26.1656 33.89 33.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000512 512 60 740 35840 0.724992 0.832224 16.6748 26.2596 44.5657 44.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1170 3.2e-05 1024 170 640 552960 53.3296 27.0228 516.29 837.939 1434.78 1434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 6.4e-05 1024 250 460 174080 43.6504 13.516 119.448 419.252 596.078 596.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 6.4e-05 4096 190 6020 289920 46.2605 55.6664 8500.15 1675.84 10278 10278.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.001024 4096 310 720 17120 2.73514 54.3089 199.312 256.415 256.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 6.4e-05 2048 82 5820 166400 78.2516 28.3292 2936.24 838.049 3881.07 3881.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 6.4e-05 2048 360 1540 285440 42.8808 28.3095 864.14 838.153 1773.62 1773.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.001024 1024 120 100 18720 0.760192 1.56822 51.2532 53.6244 53.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000256 1024 150 800 72640 2.90368 3.41024 48.0903 104.612 159.088 159.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.000512 512 240 240 33920 1.13706 0.823296 3.97654 26.0003 32.0465 32.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000512 512 60 740 35520 0.724928 0.827136 11.6002 26.2051 39.4272 39.5001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1170 3.2e-05 1024 170 640 552960 53.1589 26.8797 362.469 837.912 1280.61 1280.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 6.4e-05 1024 250 460 163840 44.0056 13.5202 79.3132 412.309 549.355 549.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 6.4e-05 4096 190 6020 289920 46.1457 55.5825 5903.52 1676.04 7681.37 7681.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.001024 4096 310 720 16960 2.71155 37.646 195.297 235.713 235.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 6.4e-05 2048 82 5820 163840 78.6032 28.3346 2000.45 838.131 2945.72 2945.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 6.4e-05 2048 360 1540 285696 42.869 28.3398 1159.22 836.576 2067.14 2067.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.001024 1024 120 100 18816 0.761856 2.04595 51.2958 54.1456 54.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000256 1024 150 800 72960 2.90589 3.40992 64.2718 104.784 175.441 175.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.000512 512 240 240 34560 1.14237 0.828928 5.32838 26.2164 33.6244 33.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000512 512 60 740 35712 0.724416 0.830816 15.5406 26.2034 43.3704 43.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1170 3.2e-05 1024 170 640 549888 53.4562 27.1493 481.295 836.533 1398.62 1398.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 6.4e-05 1024 250 460 165888 43.865 13.3179 107.271 412.263 576.937 577.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 6.4e-05 4096 190 6020 289920 46.1596 55.5987 7981.3 1676.62 9759.75 9759.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.001024 4096 310 720 17088 2.73011 50.7478 199.967 253.506 253.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 6.4e-05 2048 82 5820 162816 78.2591 28.1453 2686.54 832.562 3625.69 3625.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 6.4e-05 2048 360 1540 285696 42.8853 28.294 828.596 837.482 1737.4 1737.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.001024 1024 120 100 18624 0.759712 1.55443 51.2124 53.5709 53.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000256 1024 150 800 72576 2.89587 3.40739 46.1539 104.476 157.002 157.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.000512 512 240 240 33792 1.14131 0.821088 3.8519 26.0476 31.9678 32.0573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000512 512 60 740 35712 0.725856 0.828672 11.2516 26.2863 39.1649 39.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1170 3.2e-05 1024 170 640 546816 53.2176 26.796 342.907 833.09 1256.2 1256.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 6.4e-05 1024 250 460 159744 44.6361 13.6008 74.3857 412.656 545.49 545.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 6.4e-05 4096 190 6020 289536 46.2193 55.5971 5668.39 1676.76 7447.05 7447.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.001024 4096 310 720 16896 2.71171 35.8109 195.49 234.073 234.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 6.4e-05 2048 82 5820 159744 78.0185 27.8977 1867.89 828.432 2802.43 2802.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 6.4e-05 2048 360 1540 285600 43.124 28.3826 1210.12 837.119 2118.89 2119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.001024 1024 120 100 18800 0.758176 2.07558 51.2788 54.1557 54.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000256 1024 150 800 73000 2.9225 3.42048 67.2727 104.852 178.539 178.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.000512 512 240 240 34800 1.14624 0.827968 5.58147 26.2268 33.8896 33.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000512 512 60 740 35600 0.72848 0.827424 16.0677 26.2142 43.909 43.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1170 3.2e-05 1024 170 640 550400 53.6558 26.9666 504.205 836.973 1421.99 1422.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 6.4e-05 1024 250 460 166400 43.8714 13.382 112.911 412.216 582.589 582.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 6.4e-05 4096 190 6020 290000 46.4942 55.7482 8276.39 1676.17 10054.9 10055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.001024 4096 310 720 17100 2.72691 52.7415 196.179 251.706 251.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 6.4e-05 2048 82 5820 163200 78.6609 28.2513 2803.52 832.874 3743.5 3743.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 6.4e-05 2048 360 1540 284800 43.1157 28.414 851.198 837.173 1760.04 1760.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.001024 1024 120 100 18600 0.751616 1.49664 50.0861 52.376 52.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000256 1024 150 800 72400 2.90762 3.41242 47.2997 104.425 158.116 158.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.000512 512 240 240 34400 1.13888 0.82032 4.03267 26.0213 32.1175 32.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000512 512 60 740 35600 0.729088 0.831328 11.4664 26.2774 39.3723 39.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1170 3.2e-05 1024 170 640 544000 53.8485 26.7997 352.026 832.609 1265.48 1265.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 6.4e-05 1024 250 460 166400 43.9092 13.8527 79.7628 412.255 549.989 550.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 6.4e-05 4096 190 6020 289600 46.3787 55.7138 5789.09 1674.78 7566.05 7566.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.001024 4096 310 720 17000 2.72602 37.0074 195.549 235.345 235.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 6.4e-05 2048 82 5820 160000 78.1177 27.9885 1926 824.307 2856.6 2856.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 6.4e-05 2048 360 1540 284928 42.9841 28.3382 1540.89 836.666 2449.02 2449.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.001024 1024 120 100 18704 0.753664 2.80374 51.1631 54.7634 54.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000256 1024 150 800 72800 2.91008 3.41024 85.8522 104.803 197.046 197.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.000512 512 240 240 34496 1.13382 0.8192 7.16349 26.053 35.2763 35.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000512 512 60 740 35616 0.720704 0.826976 20.6656 26.19 48.474 48.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1170 3.2e-05 1024 170 640 551936 53.3557 26.8977 646.586 836.526 1563.56 1563.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 6.4e-05 1024 250 460 164864 44.1337 13.3647 142.081 413.604 613.397 613.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 6.4e-05 4096 190 6020 289856 46.2145 55.6533 10470 1675.47 12247.4 12247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.001024 4096 310 720 17024 2.72099 66.5588 195.514 264.851 264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 6.4e-05 2048 82 5820 164864 78.5036 28.3411 3579.88 836.611 4523.54 4523.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 6.4e-05 2048 360 1540 284928 42.9061 28.3054 1004.85 836.9 1913.1 1913.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.001024 1024 120 100 18592 0.755712 1.93907 51.1614 53.898 53.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000256 1024 150 800 72128 2.89626 3.40246 55.5811 104.352 166.305 166.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.000512 512 240 240 34048 1.14246 0.82576 4.72659 26.1257 32.927 33.0241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000512 512 60 740 35392 0.721504 0.825568 13.5875 26.1157 41.3227 41.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1170 3.2e-05 1024 170 640 551936 53.2561 26.8677 421.058 836.595 1337.97 1338.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 6.4e-05 1024 250 460 157696 43.8063 13.2287 89.3543 404.141 550.742 550.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 6.4e-05 4096 190 6020 289856 46.1501 55.589 6928.86 1675.96 8706.64 8706.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.001024 4096 310 720 16800 2.70602 43.5874 193.732 240.083 240.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 6.4e-05 2048 82 5820 157696 78.7939 27.9424 2252.3 832.078 3191.31 3191.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 6.4e-05 2048 360 1540 285120 43.0853 28.4447 1473.84 837.944 2383.45 2383.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.001024 1024 120 100 18720 0.75584 2.69862 51.2235 54.7226 54.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000256 1024 150 800 72960 2.92077 3.42819 82.1741 104.979 193.575 193.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.000512 512 240 240 34560 1.14797 0.82944 6.86592 26.3209 35.2696 35.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000512 512 60 740 35760 0.72688 0.833152 19.9184 26.3103 47.8583 47.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1170 3.2e-05 1024 170 640 549120 53.5052 26.8702 614.03 835.27 1529.86 1530.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 6.4e-05 1024 250 460 168960 43.4941 13.361 139.861 412.627 609.557 609.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 6.4e-05 4096 190 6020 289680 46.3789 55.7017 10095.5 1676.94 11874.6 11874.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.001024 4096 310 720 17040 2.73165 0 199.14 201.879 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 6.4e-05 2048 360 1540 284160 42.9264 28.3197 997.613 835.697 1904.7 1904.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.001024 1024 120 100 18480 0.745472 1.7784 50.0118 52.5788 52.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000256 1024 150 800 72480 2.91133 3.41706 55.5842 104.822 166.805 166.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.000512 512 240 240 33600 1.14438 0.822176 4.67251 26.0771 32.8184 32.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000512 512 60 740 35040 0.720896 0.821248 13.3015 26.0668 40.9805 41.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1170 3.2e-05 1024 170 640 545280 53.8705 26.8472 413.823 835.376 1330.11 1330.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 6.4e-05 1024 250 460 168960 43.3903 13.3345 95.2987 412.81 565.042 565.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 6.4e-05 4096 190 6020 289440 46.2463 55.6722 6818.38 1676.34 8596.72 8596.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.001024 4096 310 720 16800 2.70346 43.4346 196.953 243.152 243.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 6.4e-05 2048 82 5820 161280 77.7394 27.9666 2277.15 825.391 3208.44 3208.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 6.4e-05 2048 360 1540 285696 42.9354 28.3238 1433.76 838.184 2343.35 2343.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.001024 1024 120 100 18688 0.756128 2.55414 51.1655 54.5208 54.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000256 1024 150 800 72704 2.90602 3.40752 79.1929 104.672 190.25 190.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.000512 512 240 240 34816 1.14083 0.831264 6.6745 26.3272 35.0801 35.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000512 512 60 740 35840 0.725312 0.831488 19.3884 26.3184 47.3353 47.4098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1170 3.2e-05 1024 170 640 548864 53.3942 26.8504 593.809 835.271 1509.52 1509.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 6.4e-05 1024 250 460 172032 43.7628 13.481 138.452 417.878 613.783 613.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 6.4e-05 4096 190 6020 289792 46.2117 55.5913 9836.27 1676.14 11614.3 11614.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.001024 4096 310 720 17024 2.71398 62.0947 196.532 261.398 261.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 6.4e-05 2048 82 5820 163840 78.4678 28.2575 3328.61 835.421 4270.95 4271.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 6.4e-05 2048 360 1540 284672 42.8426 28.3218 963.221 835.595 1870.12 1870.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.001024 1024 120 100 18432 0.745472 1.81162 49.9437 52.5449 52.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000256 1024 150 800 72704 2.90902 3.41034 53.7341 104.821 164.947 165.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.000512 512 240 240 33792 1.12518 0.811008 4.46589 25.7184 32.2258 32.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000512 512 60 740 35328 0.719712 0.8232 12.9963 26.0479 40.6594 40.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1170 3.2e-05 1024 170 640 548864 53.4011 26.8258 400.677 835.227 1316.32 1316.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 6.4e-05 1024 250 460 163840 44.8706 13.4901 88.93 417.9 565.406 565.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 6.4e-05 4096 190 6020 289280 46.212 55.5848 6585.07 1673.68 8360.63 8360.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.001024 4096 310 720 16896 2.71763 42.1318 197.335 242.243 242.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 6.4e-05 2048 82 5820 163840 78.4484 28.2482 2230.29 839.823 3177.01 3177.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 6.4e-05 2048 360 1540 285696 42.907 28.2936 1255.06 836.985 2163.39 2163.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.001024 1024 120 100 18624 0.756672 2.36976 51.2232 54.397 54.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000256 1024 150 800 72576 2.90134 3.39968 69.4466 104.413 180.232 180.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.000512 512 240 240 33792 1.1393 0.820256 5.80154 26.0244 33.8922 33.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000512 512 60 740 35712 0.725472 0.830304 17.0378 26.2697 44.9357 45.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1170 3.2e-05 1024 170 640 546816 53.2228 26.7225 515.716 832.606 1428.48 1428.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 6.4e-05 1024 250 460 159744 44.6152 13.5456 111.943 412.535 582.852 583.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 6.4e-05 4096 190 6020 289536 46.229 55.5938 8611.19 1675.76 10388.9 10388.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.001024 4096 310 720 16896 2.7177 54.4698 197.829 255.073 255.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 6.4e-05 2048 82 5820 159744 78.0319 27.9852 2854.39 824.734 3785.34 3785.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 6.4e-05 2048 360 1540 282624 42.9421 28.2233 872.391 834.176 1777.87 1777.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.001024 1024 120 100 18432 0.749568 1.62406 51.19 53.6052 53.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000256 1024 150 800 72192 2.90998 3.40992 48.7493 104.753 159.892 159.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.000512 512 240 240 33792 1.15069 0.825216 4.22006 26.1754 32.4756 32.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000512 512 60 740 35328 0.725088 0.826368 11.8786 26.1621 39.6665 39.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1170 3.2e-05 1024 170 640 540672 52.8761 26.4462 361.494 825.263 1266.27 1266.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 6.4e-05 1024 250 460 147456 43.7214 13.1604 73.3318 396.502 526.927 527.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 6.4e-05 4096 190 6020 288768 46.1992 55.5832 5968.2 1676.74 7746.81 7746.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.001024 4096 310 720 16512 2.68269 36.8193 195.101 234.661 234.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 6.4e-05 2048 82 5820 159744 78.082 28.0374 1985.89 825.773 2917.97 2918.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 6.4e-05 2048 360 1540 284800 43.1285 28.3533 1292.94 838.087 2202.64 2202.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.001024 1024 120 100 18600 0.754144 2.22963 50.1137 53.1403 53.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000256 1024 150 800 72400 2.90816 3.41126 71.9816 104.544 182.916 182.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.000512 512 240 240 34400 1.13664 0.821728 6.11594 26.0497 34.2307 34.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000512 512 60 740 35600 0.729088 0.829376 17.6529 26.3067 45.5885 45.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1170 3.2e-05 1024 170 640 544000 53.8471 26.7947 534.188 833.528 1448.55 1448.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 6.4e-05 1024 250 460 166400 43.9043 13.3591 121.245 412.829 591.548 591.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 6.4e-05 4096 190 6020 289600 46.3762 55.6995 8849.89 1675.95 10628 10628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.001024 4096 310 720 17000 2.73392 56.4838 196.072 255.347 255.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 6.4e-05 2048 82 5820 160000 78.139 28.0084 2941.8 825.21 3873.36 3873.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 6.4e-05 2048 360 1540 281600 43.0995 28.2726 906.434 833.63 1811.58 1811.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.001024 1024 120 100 18400 0.747424 1.73603 50.0959 52.6229 52.6882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000256 1024 150 800 72000 2.90656 3.4127 50.803 104.721 161.917 161.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.000512 512 240 240 33600 1.15558 0.827392 4.3456 26.1607 32.5917 32.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000512 512 60 740 35200 0.729088 0.82464 12.6008 26.1484 40.3714 40.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1170 3.2e-05 1024 170 640 537600 53.1963 26.4725 374.17 824.498 1278.53 1278.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 6.4e-05 1024 250 460 153600 45.4749 13.3523 80.1846 412.62 551.846 552.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 6.4e-05 4096 190 6020 289600 46.2332 55.6714 6412.11 1675.58 8189.68 8189.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.001024 4096 310 720 16800 2.72362 40.6309 198.878 242.291 242.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 6.4e-05 2048 82 5820 153600 79.3481 28.0338 2030.57 825.043 2963.19 2963.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 6.4e-05 2048 360 1536 285952 42.9059 28.3073 956.505 837.909 1865.77 1865.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.001024 1024 120 96 18880 0.763392 1.59088 51.2684 53.6663 53.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.000256 1024 150 816 72960 2.90419 3.42006 53.6498 104.887 164.933 165.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 0.000512 512 240 240 34816 1.14176 0.831488 7.28163 26.2651 35.6193 35.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000512 512 60 744 35968 0.726528 0.832896 12.6067 26.294 40.5308 40.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1170 3.2e-05 1024 170 648 549888 53.7953 26.8774 429.196 837.86 1347.93 1348.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 6.4e-05 1024 250 456 169984 44.2314 13.484 170.79 417.683 646.406 646.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 6.4e-05 4096 190 6024 289920 46.2152 55.583 6616.54 1676.97 8395.4 8395.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1610 0.001024 4096 310 720 17184 2.72886 41.2365 197.297 241.308 241.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 6.4e-05 2048 82 5832 166912 78.1116 28.3253 2279.07 837.895 3223.6 3223.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 6.4e-05 2048 360 1536 285760 43.1274 28.5436 1013.21 837.92 1922.95 1923.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.001024 1024 120 96 18880 0.760416 1.66502 51.2757 53.7442 53.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000256 1024 150 816 72960 2.92752 3.4263 57.186 104.896 168.511 168.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.000512 512 240 240 34720 1.14144 0.832224 7.52602 26.2506 35.8488 35.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000512 512 60 744 35920 0.729088 0.831104 13.3883 26.286 41.3101 41.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1170 3.2e-05 1024 170 648 549120 54.0268 26.9478 426.216 837.871 1345.25 1345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 6.4e-05 1024 250 456 171520 44.2622 13.5229 116.319 419.06 593.383 593.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 6.4e-05 4096 190 6024 289840 46.4654 55.7097 6951.98 1676.02 8730.26 8730.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1610 0.001024 4096 310 720 17160 2.74765 43.8559 197.22 243.869 243.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 6.4e-05 2048 82 5832 166400 78.4694 28.4069 2402.79 837.923 3347.78 3347.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 6.4e-05 2048 360 1536 285696 42.9763 28.3442 998.424 837.627 1907.51 1907.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.001024 1024 120 96 18864 0.758752 1.72138 51.2676 53.7907 53.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000256 1024 150 816 72960 2.90883 3.41488 56.6159 104.864 167.877 167.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.000512 512 240 240 34944 1.13942 0.831424 4.58435 26.3154 32.9789 33.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000512 512 60 744 35904 0.72704 0.832544 13.384 26.3045 41.3165 41.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1170 3.2e-05 1024 170 648 548352 53.831 26.9128 420.156 836.525 1337.61 1337.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 6.4e-05 1024 250 456 168960 44.0592 13.4554 115.368 416.344 589.445 589.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 6.4e-05 4096 190 6024 289824 46.2787 55.6462 6859.52 1676.01 8637.54 8637.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.001024 4096 310 720 17184 2.75046 43.4913 200.527 246.811 246.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 6.4e-05 2048 82 5832 165888 78.2906 28.2905 2357.5 836.6 3300.88 3301.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 6.4e-05 2048 360 1536 284928 42.9368 28.5273 642.054 837.179 1550.84 1550.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.001024 1024 120 96 18816 0.755712 1.15184 51.2826 53.2341 53.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000256 1024 150 816 72768 2.90778 3.41056 36.3891 104.857 147.634 147.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.000512 512 240 240 34560 1.1383 0.827392 7.40861 26.232 35.7084 35.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000512 512 60 744 35712 0.724352 0.82576 8.71789 26.2175 36.5577 36.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1170 3.2e-05 1024 170 648 546816 53.8678 26.8575 271.022 837.044 1188.98 1189.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 6.4e-05 1024 250 456 165888 43.9661 13.484 172.237 412.504 642.407 642.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 6.4e-05 4096 190 6024 289728 46.1825 55.5891 4435.55 1677.2 6214.6 6214.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1610 0.001024 4096 310 720 17088 2.72755 27.904 200.034 230.706 230.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 6.4e-05 2048 82 5832 162816 78.2896 28.1518 1499.92 833.04 2439.6 2439.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 6.4e-05 2048 360 1536 285824 43.0966 28.4866 1150.08 838.386 2060.19 2060.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.001024 1024 120 96 18872 0.75776 1.96195 51.3084 54.0695 54.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000256 1024 150 816 72912 2.92032 3.42787 65.2535 104.97 176.642 176.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.000512 512 240 240 34944 1.14646 0.831488 5.41539 26.3388 33.8365 33.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000512 512 60 744 35952 0.729088 0.829184 15.651 26.3308 43.6124 43.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1170 3.2e-05 1024 170 648 548352 53.8845 26.9292 484.192 837.118 1402.32 1402.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 6.4e-05 1024 250 456 172032 44.0287 13.5251 111.244 418.694 587.707 587.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 6.4e-05 4096 190 6024 289856 46.4055 55.7076 7966.13 1677.85 9746.17 9746.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.001024 4096 310 720 17136 2.73562 50.4713 198.539 251.788 251.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 6.4e-05 2048 82 5832 164864 78.7067 28.3538 2725.05 839.378 3671.68 3671.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 6.4e-05 2048 360 1536 284928 42.9947 28.3281 727.919 836.71 1636.09 1636.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.001024 1024 120 96 18816 0.754304 1.24784 51.2843 53.3314 53.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000256 1024 150 816 72800 2.9079 3.41402 41.5089 104.806 152.706 152.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.000512 512 240 240 34496 1.13408 0.821248 3.51168 26.053 31.625 31.7189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000512 512 60 744 35616 0.723232 0.825984 9.89798 26.1918 37.7123 37.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1170 3.2e-05 1024 170 648 548352 53.7998 26.8964 308.788 836.44 1226.12 1226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 6.4e-05 1024 250 456 164864 44.17 13.3648 102.629 413.597 573.98 574.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 6.4e-05 4096 190 6024 289632 46.2614 55.6567 5005.24 1675.37 6782.61 6782.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.001024 4096 310 720 17024 2.74266 31.9825 197.765 232.535 232.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 6.4e-05 2048 82 5832 164864 78.4816 28.4177 1714.29 836.611 2657.99 2658.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 6.4e-05 2048 360 1536 285696 42.9334 28.3904 1119.83 837.863 2029.17 2029.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.001024 1024 120 96 18816 0.75856 1.89107 51.2232 53.9176 53.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000256 1024 150 816 72832 2.90774 3.4104 63.6721 104.744 174.808 174.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.000512 512 240 240 34816 1.1407 0.829376 5.14003 26.2856 33.4988 33.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000512 512 60 744 35840 0.725184 0.82976 14.8661 26.2681 42.7641 42.8442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1170 3.2e-05 1024 170 648 548864 53.8134 26.8901 466.108 837.784 1384.8 1384.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 6.4e-05 1024 250 456 167936 44.3252 13.4881 105.236 418.284 581.55 581.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 6.4e-05 4096 190 6024 289792 46.2446 55.5973 7639.65 1675.5 9417.08 9417.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.001024 4096 310 720 17152 2.73904 48.6846 199.086 250.555 250.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 6.4e-05 2048 82 5832 165888 78.1587 28.3439 2511.96 835.2 3453.86 3454.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 6.4e-05 2048 360 1536 285696 42.9153 28.3798 740.157 838.757 1650.35 1650.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.001024 1024 120 96 18688 0.761856 1.31837 50.1039 52.2267 52.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000256 1024 150 816 72704 2.90426 3.40566 42.5414 104.746 153.669 153.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.000512 512 240 240 34816 1.14832 0.833408 3.53222 26.3458 31.9618 32.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000512 512 60 744 35840 0.728768 0.837824 9.93322 26.3324 37.9041 37.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1170 3.2e-05 1024 170 648 544768 53.9174 26.8204 311.246 835.823 1228 1228.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 6.4e-05 1024 250 456 163840 44.8493 13.4895 69.518 418.105 546.167 546.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 6.4e-05 4096 190 6024 289792 46.2511 55.593 5017.83 1677.26 6797.01 6797.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.001024 4096 310 720 17024 2.72179 31.6517 195.9 230.315 230.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 6.4e-05 2048 82 5832 163840 78.495 28.246 1589.2 836.235 2532.38 2532.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 6.4e-05 2048 360 1536 285696 43.0612 28.4406 1223.82 838.351 2133.82 2133.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.001024 1024 120 96 18864 0.765952 2.07338 51.3843 54.2689 54.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000256 1024 150 816 72864 2.9225 3.42426 69.9834 104.985 181.385 181.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.000512 512 240 240 34848 1.14355 0.82944 5.68214 26.2901 34.0534 34.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000512 512 60 744 35856 0.727328 0.82912 16.6339 26.2801 44.5407 44.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1170 3.2e-05 1024 170 648 548352 54.0289 26.9429 514.069 838.251 1433.49 1433.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 6.4e-05 1024 250 456 165888 44.2046 13.4062 113.51 414.738 586.071 586.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 6.4e-05 4096 190 6024 289728 46.3974 55.73 8440.27 1677.26 10219.7 10219.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.001024 4096 310 720 17136 2.73373 54.2454 197.413 254.435 254.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 6.4e-05 2048 82 5832 163584 78.6751 28.3175 2871.36 835.378 3813.92 3814.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 6.4e-05 2048 360 1536 285696 42.8913 28.3587 856.02 837.74 1765.15 1765.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.001024 1024 120 96 18720 0.755712 1.47258 51.198 53.4689 53.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000256 1024 150 816 72576 2.90611 3.41315 48.6275 104.592 159.608 159.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.000512 512 240 240 34560 1.14131 0.825344 4.04739 26.1155 32.2385 32.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000512 512 60 744 35712 0.72704 0.831904 11.6515 26.2986 39.5807 39.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1170 3.2e-05 1024 170 648 543744 54.0401 26.8405 357.038 834.448 1272.56 1272.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 6.4e-05 1024 250 456 156672 44.4873 13.2608 75.3368 408.162 541.462 541.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 6.4e-05 4096 190 6024 289440 46.2278 55.6624 5884.7 1675.25 7661.93 7662.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.001024 4096 310 720 16992 2.71766 37.7713 195.424 235.956 236.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 6.4e-05 2048 82 5832 161280 78.2513 28.0996 1970.8 828.469 2905.81 2905.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 6.4e-05 2048 360 1536 285440 42.9782 28.4733 1162.14 837.917 2071.65 2071.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.001024 1024 120 96 18800 0.759968 1.93331 51.2205 53.9577 54.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000256 1024 150 816 72800 2.90611 3.41424 65.7013 104.722 176.815 176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.000512 512 240 240 34560 1.14035 0.82768 5.27962 26.16 33.5121 33.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000512 512 60 744 35840 0.726176 0.831296 15.6242 26.2573 43.5107 43.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1170 3.2e-05 1024 170 648 547840 53.9422 26.9169 487.702 837.863 1406.62 1406.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 6.4e-05 1024 250 456 168960 44.3759 13.5144 108.797 419.059 585.957 586.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 6.4e-05 4096 190 6024 289760 46.2725 55.6974 8041.5 1675.56 9819.12 9819.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.001024 4096 310 720 17120 2.73523 51.241 197.471 251.489 251.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 6.4e-05 2048 82 5832 166400 78.2442 28.3224 2776.44 837.906 3721.11 3721.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 6.4e-05 2048 360 1536 285440 42.8884 28.3319 832.323 838.74 1742.42 1742.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.001024 1024 120 96 18720 0.759808 1.40918 51.2417 53.4546 53.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000256 1024 150 816 72640 2.9033 3.40787 47.4923 104.691 158.564 158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.000512 512 240 240 33920 1.1344 0.817888 3.87331 26.0188 31.9526 32.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000512 512 60 744 35520 0.724992 0.828544 11.2616 26.2205 39.1068 39.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1170 3.2e-05 1024 170 648 547840 53.7847 26.8808 350.097 838.539 1269.49 1269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 6.4e-05 1024 250 456 163840 44.0273 13.3141 76.6631 412.609 546.825 546.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 6.4e-05 4096 190 6024 289600 46.1435 55.5933 5706.72 1677.95 7486.49 7486.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.001024 4096 310 720 16960 2.7136 36.309 198.638 237.703 237.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 6.4e-05 2048 82 5832 163840 78.5917 28.2818 1938.4 838.769 2884.22 2884.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 6.4e-05 2048 360 1536 284928 42.9342 28.4365 1490.25 844.634 2406.39 2406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.001024 1024 120 96 18816 0.758496 2.61171 51.5076 54.9223 54.9896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000256 1024 150 816 72768 2.90282 3.40832 85.085 105.793 197.261 197.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.000512 512 240 240 34560 1.1431 0.826752 6.89402 26.4611 35.432 35.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000512 512 60 744 35712 0.723328 0.827392 20.1655 26.4482 48.236 48.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1170 3.2e-05 1024 170 648 546816 53.8565 26.8636 626.441 844.528 1551.88 1552.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 6.4e-05 1024 250 456 165888 43.8927 13.3262 139.04 416.182 612.648 612.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 6.4e-05 4096 190 6024 289728 46.1533 55.5949 10156.1 1692.72 11950.6 11950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.001024 4096 310 720 17088 2.72557 64.8553 195.67 263.295 263.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 6.4e-05 2048 82 5832 162816 78.229 28.2384 3435.58 840.518 4382.76 4382.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 6.4e-05 2048 360 1536 284160 43.0357 28.4713 947.973 837.63 1857.25 1857.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.001024 1024 120 96 18624 0.752864 1.68762 50.106 52.5893 52.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000256 1024 150 816 72192 2.89427 3.40486 53.9464 104.495 164.813 164.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.000512 512 240 240 33792 1.14074 0.820608 4.44813 26.0443 32.5583 32.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000512 512 60 744 35712 0.72704 0.831488 13.1888 26.2924 41.1088 41.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1170 3.2e-05 1024 170 648 540672 54.0401 26.7359 395.395 833.245 1309.61 1309.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 6.4e-05 1024 250 456 159744 44.6535 13.3229 85.7103 412.735 556.639 556.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 6.4e-05 4096 190 6024 289536 46.2054 55.6137 6619.92 1677.72 8399.55 8399.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.001024 4096 310 720 16896 2.70797 41.6754 196.359 240.804 240.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 6.4e-05 2048 82 5832 159744 78.0213 27.9058 2165.24 825.28 3096.65 3096.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 6.4e-05 2048 360 1536 285600 43.0959 28.376 1462.14 837.892 2371.65 2371.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.001024 1024 120 96 18800 0.75776 2.66054 51.2714 54.7327 54.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000256 1024 150 816 72800 2.92509 3.42016 83.2975 104.96 194.675 194.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.000512 512 240 240 34400 1.152 0.827552 6.79184 26.2499 35.13 35.2187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000512 512 60 744 35600 0.728416 0.8288 19.7672 26.2483 47.6415 47.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1170 3.2e-05 1024 170 648 547200 54.1212 26.9517 614.125 837.852 1533.25 1533.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 6.4e-05 1024 250 456 166400 43.8698 13.3566 136.144 412.619 606.194 606.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 6.4e-05 4096 190 6024 289800 46.465 55.7385 10034.7 1678.34 11815.3 11815.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.001024 4096 310 720 17100 2.72179 63.7478 198.037 264.548 264.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 6.4e-05 2048 82 5832 163200 78.6314 28.2875 3393.43 833.623 4334.17 4334.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 6.4e-05 2048 360 1536 284800 43.1032 28.3741 992.179 837.501 1901.3 1901.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.001024 1024 120 96 18600 0.753632 1.74525 50.063 52.605 52.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000256 1024 150 816 72400 2.90829 3.41402 56.4188 104.466 167.283 167.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.000512 512 240 240 33600 1.14544 0.820896 4.52538 26.0321 32.628 32.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000512 512 60 744 35600 0.727456 0.831488 13.4391 26.2867 41.3552 41.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1170 3.2e-05 1024 170 648 544000 53.8638 26.7981 414.513 832.922 1328.29 1328.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 6.4e-05 1024 250 456 166400 43.883 13.5312 93.1261 412.418 563.164 563.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 6.4e-05 4096 190 6024 289200 46.3626 55.7162 6795.37 1675.37 8572.9 8572.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.001024 4096 310 720 17000 2.72589 43.4831 197.809 244.077 244.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 6.4e-05 2048 82 5832 160000 78.1504 28.0099 2256.47 824.616 3187.44 3187.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 6.4e-05 2048 360 1536 284928 42.9949 28.3791 1431.97 836.514 2340 2340.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.001024 1024 120 96 18816 0.764448 2.43712 51.3459 54.5929 54.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000256 1024 150 816 72800 2.90896 3.4153 82.1643 104.792 193.354 193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.000512 512 240 240 34496 1.13933 0.819744 6.78586 26.0491 34.9026 34.9963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000512 512 60 744 35616 0.725344 0.829056 19.5271 26.1892 47.3418 47.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1170 3.2e-05 1024 170 648 548352 53.7671 26.8949 601.54 836.897 1519.3 1519.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 6.4e-05 1024 250 456 164864 44.1429 13.3734 133.161 413.619 604.516 604.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 6.4e-05 4096 190 6024 289632 46.2675 55.6544 9873.25 1675.2 11650.5 11650.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.001024 4096 310 720 17024 2.7248 63.1091 197.966 263.846 263.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 6.4e-05 2048 82 5832 164864 78.4794 28.3361 3385.57 836.628 4329.21 4329.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 6.4e-05 2048 360 1536 284928 42.8968 28.3607 948.537 836.955 1856.89 1857.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.001024 1024 120 96 18592 0.751616 1.56355 50.084 52.4436 52.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000256 1024 150 816 72128 2.89069 3.40378 53.8808 104.356 164.603 164.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.000512 512 240 240 34048 1.13926 0.825024 4.45814 26.1418 32.6701 32.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000512 512 60 744 35392 0.724064 0.825344 12.8717 26.1156 40.6067 40.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1170 3.2e-05 1024 170 648 544768 54.1396 26.8882 397.796 836.798 1315.81 1315.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 6.4e-05 1024 250 456 157696 43.7999 13.2316 84.5587 404.152 545.958 546.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 6.4e-05 4096 190 6024 289408 46.1392 55.6216 6488.1 1676.06 8266 8266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.001024 4096 310 720 16800 2.70317 41.3819 194.91 239.037 239.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 6.4e-05 2048 82 5832 157696 78.8152 28.0084 2126.16 827.327 3060.5 3060.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 6.4e-05 2048 360 1536 285120 43.0777 28.3976 1391.34 837.173 2300.13 2300.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.001024 1024 120 96 18720 0.75456 2.45824 51.1639 54.4217 54.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000256 1024 150 816 72720 2.9192 3.42195 79.8308 104.882 191.129 191.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.000512 512 240 240 34560 1.1497 0.832512 6.55555 26.2985 34.9407 35.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000512 512 60 744 35760 0.730432 0.829632 18.9698 26.2913 46.8921 46.9705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1170 3.2e-05 1024 170 648 545280 53.9919 26.8706 585.246 834.439 1500.74 1500.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 6.4e-05 1024 250 456 161280 44.508 13.3465 126.413 412.257 596.74 596.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 6.4e-05 4096 190 6024 289680 46.3811 55.7139 9513.07 1675.41 11290.7 11290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.001024 4096 310 720 17040 2.73459 0 198.216 200.958 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 6.4e-05 2048 360 1536 284160 42.9399 28.3214 896.224 835.705 1803.34 1803.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.001024 1024 120 96 18480 0.743424 1.57699 49.9772 52.3412 52.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000256 1024 150 816 72480 2.90451 3.41306 51.3826 104.821 162.593 162.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.000512 512 240 240 33600 1.14368 0.821248 4.25526 26.0771 32.4017 32.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000512 512 60 744 35040 0.720832 0.823232 12.0907 26.0667 39.7761 39.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1170 3.2e-05 1024 170 648 545280 53.8571 26.8636 378.589 835.381 1294.89 1295.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 6.4e-05 1024 250 456 153600 45.4544 13.3394 78.421 412.933 550.357 550.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 6.4e-05 4096 190 6024 289440 46.2329 55.6553 6120.88 1677.02 7899.88 7899.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.001024 4096 310 720 16800 2.70541 38.3775 194.941 236.084 236.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 6.4e-05 2048 82 5832 161280 77.7597 27.9676 2052.02 825.401 2983.34 2983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 6.4e-05 2048 360 1536 285696 42.9146 28.3179 1332.88 838.017 2242.27 2242.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.001024 1024 120 96 18688 0.755712 2.2569 50.0811 53.1368 53.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000256 1024 150 816 72704 2.90234 3.40787 75.8765 104.655 186.915 186.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.000512 512 240 240 34816 1.14752 0.831616 6.09104 26.3216 34.496 34.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000512 512 60 744 35840 0.727008 0.834912 18.1076 26.3143 46.0546 46.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1170 3.2e-05 1024 170 648 544768 53.9233 26.88 558.901 835.156 1475.04 1475.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 6.4e-05 1024 250 456 163840 44.8648 13.4861 122.988 417.736 599.285 599.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 6.4e-05 4096 190 6024 289792 46.2459 55.5889 9095.66 1675.81 10873.4 10873.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.001024 4096 310 720 17024 2.72589 58.0267 198.068 258.865 258.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 6.4e-05 2048 82 5832 163840 78.4729 28.2898 3102.55 837.213 4046.71 4046.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 6.4e-05 2048 360 1536 284672 42.8426 28.2772 895.873 836.257 1803.39 1803.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.001024 1024 120 96 18432 0.74752 1.66394 49.9305 52.3845 52.4498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000256 1024 150 816 72704 2.90598 3.41155 51.2204 104.905 162.515 162.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.000512 512 240 240 33792 1.1296 0.80896 4.15994 25.7404 31.9396 32.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000512 512 60 744 35328 0.72064 0.823296 12.1999 26.072 39.8869 39.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1170 3.2e-05 1024 170 648 540672 54.3896 26.8225 373.107 835.906 1290.41 1290.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 6.4e-05 1024 250 456 163840 44.8615 13.4881 83.0975 418.231 559.89 560.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 6.4e-05 4096 190 6024 289280 46.2119 55.5995 6185.55 1675 7962.44 7962.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.001024 4096 310 720 16896 2.71629 39.1823 195.385 237.345 237.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 6.4e-05 2048 82 5832 163840 78.4521 28.2417 2096.4 841.173 3044.45 3044.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 6.4e-05 2048 360 1550 285696 42.8918 28.4242 1089.99 838.606 2000.05 2000.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.001024 1024 120 100 18880 0.763904 1.87427 51.3253 54.0065 54.0672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.000256 1024 150 800 73024 2.90845 3.41923 59.9594 104.973 171.331 171.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 0.000512 512 240 225 34944 1.13667 0.82976 7.84864 26.2859 36.2034 36.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000512 512 60 725 35968 0.726656 0.830592 14.1222 26.3126 42.063 42.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1170 3.2e-05 1024 170 650 546816 54.0528 26.878 490.799 838.565 1410.49 1410.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 6.4e-05 1024 250 450 172032 43.7847 13.4861 192.077 418.024 667.588 667.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 6.4e-05 4096 190 6025 289920 46.2065 55.5887 7463.8 1677.61 9243.29 9243.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1610 0.001024 4096 310 725 17184 2.72826 46.7128 200.186 249.671 249.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 6.4e-05 2048 82 5825 165888 78.2742 28.3561 2567.54 838.579 3515.13 3515.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 6.4e-05 2048 360 1550 285760 43.1238 28.4097 981.691 838.423 1891.8 1891.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.001024 1024 120 100 18840 0.762144 1.67117 51.2736 53.7511 53.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000256 1024 150 800 72960 2.92755 3.42307 53.889 104.957 165.273 165.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.000512 512 240 225 34880 1.14022 0.83184 6.89734 26.264 35.2391 35.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000512 512 60 725 35920 0.729248 0.831392 12.6578 26.3029 40.5934 40.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1170 3.2e-05 1024 170 650 546560 54.3556 26.9533 413.385 838.351 1333.25 1333.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 6.4e-05 1024 250 450 171520 44.247 13.6089 109.697 419.391 587.167 587.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 6.4e-05 4096 190 6025 289840 46.4593 55.7073 6696.42 1677.7 8476.36 8476.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1610 0.001024 4096 310 725 17160 2.74602 42.3277 199.41 244.528 244.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 6.4e-05 2048 82 5825 166400 78.4631 28.4108 2310.67 838.414 3256.61 3256.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 6.4e-05 2048 360 1550 285440 42.9749 28.3535 633.462 838.049 1542.98 1543.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.001024 1024 120 100 18800 0.761568 1.11664 51.262 53.1836 53.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.000256 1024 150 800 72800 2.9064 3.41555 35.089 104.74 146.224 146.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 0.000512 512 240 225 34560 1.13811 0.825344 6.53443 26.1669 34.7638 34.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000512 512 60 725 35840 0.723424 0.828 8.34736 26.2656 36.2386 36.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1170 3.2e-05 1024 170 650 545280 54.3451 26.9229 302.057 837.921 1221.44 1221.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 6.4e-05 1024 250 450 168960 44.5295 13.5148 163.821 419.124 641.209 641.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 6.4e-05 4096 190 6025 289760 46.2791 55.6789 4316.66 1676.51 6095.21 6095.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1610 0.001024 4096 310 725 17120 2.72602 27.5703 198.068 228.409 228.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 6.4e-05 2048 82 5825 166400 78.2785 28.3719 1493.32 838.036 2438.2 2438.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 6.4e-05 2048 360 1550 285312 43.0033 28.4284 1040.27 838.284 1950.13 1950.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.001024 1024 120 100 18864 0.758528 1.84566 51.3191 53.9668 54.0327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000256 1024 150 800 72960 2.91402 3.42058 57.6212 104.951 168.979 169.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.000512 512 240 225 34944 1.14448 0.832576 4.5487 26.3454 32.9782 33.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000512 512 60 725 35904 0.72704 0.830944 13.5698 26.3231 41.5224 41.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1170 3.2e-05 1024 170 650 545280 54.2273 26.8967 438.341 837.198 1356.86 1357.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 6.4e-05 1024 250 450 168960 44.0268 13.4677 114.787 416.677 589.177 589.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 6.4e-05 4096 190 6025 289824 46.2939 55.6508 7129.64 1677.44 8909.1 8909.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.001024 4096 310 725 17136 2.74528 45.2996 196.926 245.017 245.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 6.4e-05 2048 82 5825 165888 78.3091 28.3935 2448.83 837.259 3392.99 3393.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 6.4e-05 2048 360 1550 284928 42.9498 28.3232 672.863 837.38 1581.66 1581.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.001024 1024 120 100 18816 0.761856 1.2249 51.3212 53.351 53.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000256 1024 150 800 72768 2.90435 3.40858 36.9958 104.886 148.268 148.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.000512 512 240 225 34560 1.14032 0.830944 6.97894 26.2431 35.2931 35.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000512 512 60 725 35712 0.724608 0.828672 8.86128 26.2252 36.7104 36.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1170 3.2e-05 1024 170 650 543744 54.3267 26.8657 283.405 837.249 1202.04 1202.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 6.4e-05 1024 250 450 165888 43.9494 13.3323 167.876 412.607 637.991 638.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 6.4e-05 4096 190 6025 289728 46.2036 55.5987 4623.57 1677.59 6403.04 6403.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1610 0.001024 4096 310 725 17088 2.72813 29.025 197.675 229.473 229.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 6.4e-05 2048 82 5825 162816 78.3058 28.1467 1562.48 833.259 2502.39 2502.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 6.4e-05 2048 360 1550 285376 43.1049 28.3832 1112.38 837.695 2021.71 2021.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.001024 1024 120 100 18816 0.755776 1.96797 51.2431 54.0087 54.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000256 1024 150 800 72912 2.92064 3.42432 61.9256 104.883 173.226 173.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.000512 512 240 225 34944 1.14646 0.835232 5.00653 26.3173 33.4075 33.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000512 512 60 725 35952 0.731552 0.831648 14.7472 26.3062 42.6917 42.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1170 3.2e-05 1024 170 650 544768 54.3268 27.6133 468.919 836.568 1387.62 1387.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 6.4e-05 1024 250 450 172032 44.0105 13.5247 105.008 418.349 581.115 581.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 6.4e-05 4096 190 6025 289856 46.3834 55.6995 7648.14 1675.75 9426.05 9426.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.001024 4096 310 725 17136 2.73667 48.941 196.448 248.186 248.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 6.4e-05 2048 82 5825 164864 78.702 28.3386 2620.41 836.603 3564.27 3564.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 6.4e-05 2048 360 1550 284928 42.955 28.3156 704.778 836.628 1612.82 1612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.001024 1024 120 100 18704 0.755232 1.25357 51.1688 53.221 53.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000256 1024 150 800 72800 2.91024 3.4128 39.3053 104.808 150.509 150.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.000512 512 240 225 34496 1.1352 0.821248 3.24259 26.0525 31.36 31.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000512 512 60 725 35616 0.723392 0.829312 9.3287 26.1898 37.1447 37.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1170 3.2e-05 1024 170 650 544768 54.2281 26.8921 299.173 836.467 1216.95 1217.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 6.4e-05 1024 250 450 164864 44.1773 13.3635 96.3101 413.617 567.679 567.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 6.4e-05 4096 190 6025 289632 46.2353 55.6544 4814.5 1675.43 6591.9 6591.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.001024 4096 310 725 17024 2.73696 30.7085 196.772 230.261 230.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 6.4e-05 2048 82 5825 164864 78.504 28.3558 1648.91 836.631 2592.61 2592.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 6.4e-05 2048 360 1550 285696 42.9455 28.327 1163.93 838.66 2074 2074.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.001024 1024 120 100 18816 0.763552 2.03981 51.2797 54.126 54.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000256 1024 150 800 72832 2.90368 3.40848 64.7556 104.844 175.985 176.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.000512 512 240 225 34816 1.13898 0.830368 5.02966 26.3031 33.4096 33.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000512 512 60 725 35840 0.724992 0.831328 15.2115 26.3009 43.1385 43.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1170 3.2e-05 1024 170 650 546816 53.9945 26.8844 491.155 838.656 1410.88 1411.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 6.4e-05 1024 250 450 172032 43.7173 13.4881 109.247 418.273 584.936 585.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 6.4e-05 4096 190 6025 289792 46.2746 55.5925 7890.87 1677.7 9670.52 9670.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.001024 4096 310 725 17152 2.73818 50.8195 196.82 250.44 250.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 6.4e-05 2048 82 5825 163840 78.4807 28.3136 2618.92 838.059 3563.97 3564.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 6.4e-05 2048 360 1550 285696 42.922 28.3791 770.151 838.179 1679.77 1679.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.001024 1024 120 100 18688 0.75776 1.40886 51.1696 53.3787 53.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000256 1024 150 800 72704 2.9057 3.40598 43.2123 104.67 154.266 154.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.000512 512 240 225 34816 1.14618 0.82944 3.46902 26.3376 31.8877 31.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000512 512 60 725 35840 0.728832 0.833856 10.1356 26.3188 38.0896 38.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1170 3.2e-05 1024 170 650 544768 53.9361 26.8273 324.965 835.246 1241.17 1241.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 6.4e-05 1024 250 450 172032 43.7552 13.5027 73.5209 417.814 548.809 548.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 6.4e-05 4096 190 6025 289792 46.2302 55.5829 5207.8 1676.31 6986 6986.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.001024 4096 310 725 17024 2.72179 33.022 197.167 232.968 233.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 6.4e-05 2048 82 5825 163840 78.4754 28.2788 1657.17 835.427 2599.55 2599.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 6.4e-05 2048 360 1550 285120 43.131 28.3546 1226.22 838.345 2138.1 2138.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.001024 1024 120 100 18792 0.758048 2.15606 51.2544 54.2126 54.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000256 1024 150 800 72864 2.92045 3.42877 68.053 104.98 179.456 179.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.000512 512 240 225 34848 1.14224 0.829568 5.40016 26.2906 33.7668 33.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000512 512 60 725 35856 0.728608 0.831648 16.1809 26.2752 44.0865 44.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1170 3.2e-05 1024 170 650 546048 54.2671 26.9455 516.817 838.24 1436.46 1436.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 6.4e-05 1024 250 450 165888 44.2025 13.3945 111.337 414.7 583.846 584.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 6.4e-05 4096 190 6025 289728 46.4036 55.7404 8465.23 1677.88 10245.3 10245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.001024 4096 310 725 17136 2.74621 54.364 197.618 254.786 254.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 6.4e-05 2048 82 5825 163584 78.6922 28.2982 2873.94 836.586 3817.71 3817.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 6.4e-05 2048 360 1550 284544 43.035 28.4345 877.271 837.886 1786.77 1786.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.001024 1024 120 100 18720 0.761152 1.5865 51.239 53.6285 53.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000256 1024 150 800 72576 2.90291 3.40973 48.989 104.606 159.982 160.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.000512 512 240 225 34560 1.13882 0.825344 3.95168 26.1224 32.1458 32.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000512 512 60 725 35712 0.726816 0.831488 11.7566 26.303 39.6887 39.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1170 3.2e-05 1024 170 650 543744 54.0335 26.8472 369.685 834.592 1285.35 1285.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 6.4e-05 1024 250 450 156672 44.4747 13.255 75.7296 408.232 541.904 542.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 6.4e-05 4096 190 6025 289440 46.2039 55.6362 6029.11 1675.5 7806.53 7806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.001024 4096 310 725 16992 2.72429 38.8529 197.672 239.308 239.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 6.4e-05 2048 82 5825 161280 78.203 28.1228 2018.57 833.237 2958.33 2958.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 6.4e-05 2048 360 1550 285440 42.9974 28.4175 1196.66 838.039 2106.26 2106.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.001024 1024 120 100 18800 0.761856 2.05178 51.2558 54.1097 54.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000256 1024 150 800 72800 2.91059 3.41731 66.5428 104.736 177.679 177.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.000512 512 240 225 34560 1.14038 0.827392 5.20192 26.1646 33.4388 33.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000512 512 60 725 35840 0.72592 0.830368 15.7628 26.2618 43.6499 43.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1170 3.2e-05 1024 170 650 545280 54.2304 26.9147 502.82 837.911 1422.07 1422.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 6.4e-05 1024 250 450 168960 44.3649 13.5127 109.732 419.119 586.942 587.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 6.4e-05 4096 190 6025 289760 46.2901 55.7033 8189.97 1675.81 9967.86 9967.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.001024 4096 310 725 17120 2.73011 52.8978 200.562 256.248 256.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 6.4e-05 2048 82 5825 166400 78.2278 28.33 2834.5 838.023 3779.26 3779.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 6.4e-05 2048 360 1550 285440 42.9041 28.4529 842.403 838.926 1752.83 1752.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.001024 1024 120 100 18720 0.76368 1.47469 51.278 53.5612 53.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000256 1024 150 800 72640 2.90208 3.41197 47.0157 104.714 158.116 158.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.000512 512 240 225 33920 1.14013 0.8192 3.73322 26.0262 31.8215 31.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000512 512 60 725 35520 0.724992 0.828704 11.0903 26.2295 38.947 39.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1170 3.2e-05 1024 170 650 542720 54.4263 26.8887 353.243 838.716 1273.47 1273.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 6.4e-05 1024 250 450 163840 44.0101 13.6474 75.5577 412.694 546.126 546.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 6.4e-05 4096 190 6025 289600 46.1533 55.5848 5723.63 1677.61 7503.07 7503.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.001024 4096 310 725 16960 2.71981 36.8821 197.7 237.364 237.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 6.4e-05 2048 82 5825 163840 78.6225 28.3851 1945.41 838.946 2891.56 2891.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 6.4e-05 2048 360 1550 284928 42.9063 28.3136 1452.8 837.301 2361.46 2361.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.001024 1024 120 100 18816 0.759104 2.65344 51.3683 54.8238 54.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000256 1024 150 800 72768 2.90643 3.41104 81.2458 104.873 192.507 192.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.000512 512 240 225 34560 1.1424 0.82736 6.4272 26.235 34.743 34.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000512 512 60 725 35712 0.724128 0.827424 19.3047 26.221 47.1491 47.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1170 3.2e-05 1024 170 650 543744 54.222 26.8629 612.22 837.221 1530.72 1530.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 6.4e-05 1024 250 450 165888 43.8738 13.3247 132.501 412.567 602.477 602.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 6.4e-05 4096 190 6025 289728 46.1558 55.5919 9922.96 1677.49 11702.3 11702.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.001024 4096 310 725 17088 2.73162 64.0823 198.443 265.315 265.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 6.4e-05 2048 82 5825 162816 78.2403 28.2553 3347.78 836.914 4291.38 4291.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 6.4e-05 2048 360 1550 284160 43.0186 28.4056 974.515 836.956 1883.04 1883.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.001024 1024 120 100 18624 0.753664 1.72749 51.1674 53.6927 53.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000256 1024 150 800 72192 2.89178 3.4056 54.215 104.411 164.996 165.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.000512 512 240 225 33792 1.14054 0.818016 4.3297 26.0237 32.4181 32.5138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000512 512 60 725 35712 0.72704 0.828192 13.0949 26.2708 40.995 41.0719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1170 3.2e-05 1024 170 650 540672 54.0297 26.7312 407.793 832.57 1321.32 1321.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 6.4e-05 1024 250 450 159744 44.6427 13.3182 85.8008 412.405 556.381 556.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 6.4e-05 4096 190 6025 289536 46.2262 55.6152 6686.9 1675.74 8464.56 8464.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.001024 4096 310 725 16896 2.71155 42.3972 198.468 243.637 243.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 6.4e-05 2048 82 5825 159744 78.0091 27.9056 2205.22 824.607 3135.94 3136.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 6.4e-05 2048 360 1550 284800 43.1496 28.3763 1451.68 837.015 2360.37 2360.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.001024 1024 120 100 18800 0.761856 2.7777 51.3135 54.8986 54.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000256 1024 150 800 72800 2.92531 3.4201 81.6995 104.84 192.961 193.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.000512 512 240 225 34800 1.1496 0.829664 6.60467 26.2251 34.9146 35.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000512 512 60 725 35800 0.729824 0.830048 19.5246 26.2146 47.3741 47.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1170 3.2e-05 1024 170 650 544000 54.4594 26.9558 609.94 836.868 1528.42 1528.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 6.4e-05 1024 250 450 166400 43.8876 13.3501 132.717 412.218 602.392 602.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 6.4e-05 4096 190 6025 289800 46.4866 55.7384 9990.4 1675.92 11768.6 11768.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.001024 4096 310 725 17100 2.73843 64.4094 199.649 266.857 266.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 6.4e-05 2048 82 5825 163200 78.6555 28.2652 3366.58 835.815 4309.52 4309.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 6.4e-05 2048 360 1550 284800 43.1301 28.375 978.531 837.51 1887.69 1887.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.001024 1024 120 100 18600 0.753664 1.79357 50.0972 52.6881 52.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000256 1024 150 800 72400 2.91126 3.41674 54.327 104.466 165.195 165.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.000512 512 240 225 34400 1.13706 0.82144 4.47197 26.0319 32.5724 32.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000512 512 60 725 35600 0.727904 0.831424 13.0359 26.2884 40.959 41.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1170 3.2e-05 1024 170 650 537600 54.5693 26.8001 405.288 832.926 1319.78 1319.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 6.4e-05 1024 250 450 166400 43.9145 13.3489 89.5917 412.419 559.49 559.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 6.4e-05 4096 190 6025 289200 46.3421 55.7046 6677.9 1674.81 8454.83 8454.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.001024 4096 310 725 17000 2.72656 43.0431 195.785 241.617 241.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 6.4e-05 2048 82 5825 160000 78.1219 27.9922 2205.33 824.625 3136.27 3136.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 6.4e-05 2048 360 1550 284928 42.9959 28.3725 1412.77 836.429 2320.71 2320.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.001024 1024 120 100 18704 0.755968 2.45014 51.1593 54.4095 54.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000256 1024 150 800 72800 2.90998 3.41594 78.3922 104.782 189.576 189.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.000512 512 240 225 34496 1.13286 0.822272 6.2936 26.0477 34.3991 34.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000512 512 60 725 35616 0.722464 0.82944 18.7385 26.1828 46.5447 46.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1170 3.2e-05 1024 170 650 544768 54.1857 26.9025 596.598 836.273 1514.16 1514.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 6.4e-05 1024 250 450 164864 44.1391 13.3632 128.098 413.571 599.387 599.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 6.4e-05 4096 190 6025 289632 46.2707 55.6576 9624.45 1675.02 11401.5 11401.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.001024 4096 310 725 17024 2.7264 62.0868 200.145 265.021 265.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 6.4e-05 2048 82 5825 164864 78.4946 28.3989 3305.52 839.519 4252.13 4252.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 6.4e-05 2048 360 1550 284928 42.9102 28.4848 928.358 836.723 1836.62 1836.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.001024 1024 120 100 18592 0.755872 1.57446 51.1609 53.5353 53.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000256 1024 150 800 72128 2.89498 3.40531 51.6203 104.328 162.32 162.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.000512 512 240 225 34048 1.14301 0.823968 4.18909 26.1242 32.3895 32.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000512 512 60 725 35392 0.722048 0.825344 12.2628 26.1098 39.9899 40.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1170 3.2e-05 1024 170 650 544768 54.152 26.8657 392.368 836.42 1310 1310.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 6.4e-05 1024 250 450 157696 43.8012 13.5137 80.9809 404.044 542.555 542.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 6.4e-05 4096 190 6025 289408 46.1332 55.5933 6279.78 1675.62 8057.2 8057.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.001024 4096 310 725 16800 2.7095 39.6426 196.022 238.431 238.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 6.4e-05 2048 82 5825 157696 78.8167 27.9458 2060.51 827.114 2994.58 2994.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 6.4e-05 2048 360 1550 285120 43.0623 28.3791 1367.99 837.863 2277.43 2277.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.001024 1024 120 100 18720 0.756352 2.48195 51.2181 54.4977 54.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000256 1024 150 800 72720 2.91933 3.67142 76.4827 104.967 188.112 188.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.000512 512 240 225 34560 1.14688 0.83152 6.11872 26.3171 34.5165 34.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000512 512 60 725 35760 0.727328 0.82944 18.1732 26.3049 46.1068 46.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1170 3.2e-05 1024 170 650 541440 54.4558 26.8679 574.927 835.193 1491.64 1491.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 6.4e-05 1024 250 450 161280 44.5124 13.3577 121.351 412.699 592.132 592.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 6.4e-05 4096 190 6025 289680 46.3783 55.7025 9291.91 1676.77 11070.8 11070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.001024 4096 310 725 17040 2.73197 59.7945 198.472 261.057 261.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 6.4e-05 2048 82 5825 165120 78.3461 28.3691 3195.01 835.327 4137.25 4137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 6.4e-05 2048 360 1550 284160 42.9188 28.385 905.154 835.028 1811.62 1811.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.001024 1024 120 100 18480 0.745568 1.68141 49.9917 52.4633 52.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000256 1024 150 800 72480 2.90816 3.41683 50.7295 104.732 161.863 161.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.000512 512 240 225 33600 1.14531 0.821248 4.0913 26.0568 32.223 32.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000512 512 60 725 35040 0.720896 0.821312 11.9396 26.0425 39.5976 39.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1170 3.2e-05 1024 170 650 537600 54.8432 26.8411 378.594 834.698 1295.16 1295.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 6.4e-05 1024 250 450 153600 45.4575 13.4051 77.0195 412.53 548.629 548.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 6.4e-05 4096 190 6025 289440 46.2234 55.6693 6196.87 1675 7973.85 7973.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.001024 4096 310 725 16800 2.70336 38.9509 196.023 237.735 237.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 6.4e-05 2048 82 5825 161280 77.7363 27.9199 2074.11 824.711 3004.66 3004.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 6.4e-05 2048 360 1550 285696 42.9158 28.3218 1310.96 838.647 2220.98 2221.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.001024 1024 120 100 18688 0.757856 2.35069 51.1898 54.3416 54.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000256 1024 150 800 72704 2.90534 3.41373 73.0941 104.732 184.217 184.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.000512 512 240 225 34816 1.14528 0.833824 5.75174 26.3448 34.1788 34.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000512 512 60 725 35840 0.726592 0.833536 17.4408 26.3296 45.4006 45.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1170 3.2e-05 1024 170 650 544768 53.9172 26.826 551.703 835.775 1468.41 1468.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 6.4e-05 1024 250 450 172032 43.7764 13.4897 123.518 418.109 599.109 599.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 6.4e-05 4096 190 6025 289792 46.2288 55.6052 8929.79 1677.05 10708.8 10708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.001024 4096 310 725 17024 2.72998 56.7237 199.322 258.834 258.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 6.4e-05 2048 82 5825 163840 78.4565 28.5457 3025.12 835.935 3968.25 3968.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 6.4e-05 2048 360 1550 284672 42.8462 28.29 923.409 836.307 1831.01 1831.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.001024 1024 120 100 18432 0.745632 1.77536 49.9655 52.5312 52.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000256 1024 150 800 72704 2.90432 3.41181 51.461 104.902 162.752 162.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.000512 512 240 225 33792 1.1264 0.809888 4.0552 25.7414 31.838 31.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000512 512 60 725 35328 0.722944 0.823296 12.2518 26.0703 39.9415 40.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1170 3.2e-05 1024 170 650 540672 54.3751 26.8241 385.703 835.891 1302.99 1303.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 6.4e-05 1024 250 450 163840 44.8672 13.4872 83.1896 418.224 559.98 560.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 6.4e-05 4096 190 6025 289280 46.2305 55.5936 6370.63 1675.47 8148 8148.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.001024 4096 310 725 16896 2.72144 40.6702 196.566 240.02 240.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 6.4e-05 2048 82 5825 163840 78.4748 28.27 2150.74 836.235 3093.93 3094.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 6.4e-05 2048 360 1536 284672 43.0207 28.3434 952.88 838.593 1862.98 1863.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.001024 1024 120 96 18880 0.763904 1.60326 51.2906 53.6998 53.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.000256 1024 150 800 72896 2.9079 3.4215 52.4453 104.971 163.821 163.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 0.000512 512 240 224 34816 1.13773 0.82944 6.49533 26.286 34.85 34.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000512 512 60 736 35904 0.726144 0.830976 12.4765 26.319 40.4224 40.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1170 3.2e-05 1024 170 640 546816 54.1707 26.8783 424.972 838.528 1344.74 1344.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 6.4e-05 1024 250 480 167936 44.3988 13.5 167.625 418.019 643.758 643.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 6.4e-05 4096 190 6016 290048 46.2213 55.6134 6505.02 1678.23 8285.17 8285.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1610 0.001024 4096 310 736 17152 2.73194 41.7644 199.94 244.48 244.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 6.4e-05 2048 82 5824 165888 78.3364 28.2895 2242.22 838.584 3187.63 3187.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1980 6.4e-05 2048 360 1536 284672 43.0207 28.3036 618.186 838.668 1528.31 1528.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.001024 1024 120 96 18816 0.759488 1.05411 51.2459 53.1018 53.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.000256 1024 150 800 72704 2.90813 3.41094 34.1516 104.839 145.378 145.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1520 0.000512 512 240 224 34816 1.14298 0.831392 6.96992 26.3045 35.3464 35.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.000512 512 60 736 35840 0.728224 0.82944 8.19616 26.292 36.1168 36.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1170 3.2e-05 1024 170 640 546816 54.1704 26.8884 317.012 838.561 1236.82 1236.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 6.4e-05 1024 250 480 167936 44.4792 13.4876 168.42 418.066 644.664 644.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 6.4e-05 4096 190 6016 289920 46.2611 55.6084 4188.51 1677.09 5967.54 5967.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1610 0.001024 4096 310 736 17088 2.72432 27.2147 195.458 225.44 225.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 6.4e-05 2048 82 5824 163840 78.4899 28.3958 1427.14 835.903 2370.12 2370.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 6.4e-05 2048 360 1536 284800 43.2229 28.416 974.73 838.609 1885.12 1885.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.001024 1024 120 96 18880 0.763904 1.6223 51.3004 53.729 53.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000256 1024 150 800 72880 2.92464 3.42614 54.1635 104.978 165.567 165.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.000512 512 240 224 34720 1.14518 0.827392 6.92208 26.2677 35.2636 35.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000512 512 60 736 35920 0.729088 0.830464 12.8923 26.3091 40.8329 40.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1170 3.2e-05 1024 170 640 546560 54.2779 26.9461 409.396 838.633 1329.44 1329.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 6.4e-05 1024 250 480 168960 44.5439 13.5309 116.523 419.413 594.224 594.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 6.4e-05 4096 190 6016 290000 46.466 55.702 6663.41 1677.41 8443.07 8443.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.001024 4096 310 736 17120 2.74227 42.8258 199.287 244.898 244.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 6.4e-05 2048 82 5824 165120 78.75 28.388 2282.48 838.668 3228.49 3228.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 6.4e-05 2048 360 1536 284800 43.0392 28.3699 626.834 838.063 1536.45 1536.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.001024 1024 120 96 18800 0.76144 1.11616 51.2232 53.1429 53.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000256 1024 150 800 72640 2.91062 3.41248 34.866 104.72 145.982 146.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.000512 512 240 224 34560 1.13939 0.823392 6.54051 26.1579 34.7646 34.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000512 512 60 736 35840 0.724992 0.829952 8.43162 26.2554 36.3143 36.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1170 3.2e-05 1024 170 640 545280 54.341 26.9763 299.846 837.799 1219.15 1219.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 6.4e-05 1024 250 480 168960 44.5274 13.5183 175.863 419.057 653.181 653.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 6.4e-05 4096 190 6016 289920 46.2765 55.6617 4301.37 1675.66 6079.04 6079.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1610 0.001024 4096 310 736 17040 2.72253 27.7428 198.24 228.75 228.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 6.4e-05 2048 82 5824 163840 78.7823 28.3812 1465.97 837.908 2411.24 2411.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 6.4e-05 2048 360 1536 284544 43.0237 28.41 1056.24 845.524 1973.34 1973.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.001024 1024 120 96 18864 0.759392 1.83296 51.5516 54.1853 54.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000256 1024 150 800 72864 2.90621 3.4159 58.7918 105.861 171.046 171.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.000512 512 240 224 34752 1.14227 0.830048 4.6439 26.5615 33.2804 33.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000512 512 60 736 35904 0.728704 0.833536 14.228 26.5517 42.4124 42.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1170 3.2e-05 1024 170 640 545280 54.1818 26.8864 440.434 844.415 1366.1 1366.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 6.4e-05 1024 250 480 165888 44.3862 13.4512 102.876 420.265 581.187 581.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 6.4e-05 4096 190 6016 289920 46.2664 55.6605 7211.48 1692.44 9005.92 9005.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.001024 4096 310 736 17136 2.74022 46.9484 199.74 249.473 249.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 6.4e-05 2048 82 5824 164352 78.6492 28.2969 2467.62 844.498 3419.27 3419.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 6.4e-05 2048 360 1536 284160 42.9814 28.4529 675.856 836.82 1584.26 1584.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.001024 1024 120 96 18816 0.75824 1.19693 51.2688 53.269 53.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000256 1024 150 800 72768 2.90179 3.41402 38.1745 104.805 149.366 149.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.000512 512 240 224 34560 1.14304 0.828832 3.06522 26.2244 31.3697 31.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000512 512 60 736 35712 0.726144 0.828256 9.17859 26.2108 37.0133 37.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1170 3.2e-05 1024 170 640 543744 54.248 26.8855 284.329 836.581 1202.24 1202.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 6.4e-05 1024 250 480 159744 44.6017 13.322 94.7115 412.278 565.124 565.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 6.4e-05 4096 190 6016 289920 46.1542 55.5932 4588.73 1676.33 6366.88 6366.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.001024 4096 310 736 17088 2.75981 30.2893 197.059 230.152 230.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 6.4e-05 2048 82 5824 162816 78.2606 28.2339 1558.36 836.966 2502.01 2502.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 6.4e-05 2048 360 1536 284480 43.2148 28.4099 1038.53 837.666 1947.96 1948.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.001024 1024 120 96 18872 0.759424 1.71622 51.3253 53.8454 53.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000256 1024 150 800 72912 2.92541 3.42694 58.5428 104.88 169.85 169.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.000512 512 240 224 34720 1.14643 0.829696 4.59542 26.3219 32.9965 33.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000512 512 60 736 35952 0.729856 0.831776 13.9469 26.3019 41.8814 41.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1170 3.2e-05 1024 170 640 544768 54.393 26.9202 437.081 836.381 1354.97 1355.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 6.4e-05 1024 250 480 168448 44.4719 13.5219 103.132 418.465 579.804 579.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 6.4e-05 4096 190 6016 289968 46.4265 55.7025 7052.5 1676.3 8831 8831.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.001024 4096 310 736 17080 2.72816 46.1393 199.932 248.858 248.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 6.4e-05 2048 82 5824 164864 78.7368 28.332 2421.78 836.464 3365.51 3365.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 6.4e-05 2048 360 1536 284032 43.0735 28.4014 662.912 837.245 1571.77 1571.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.001024 1024 120 96 18816 0.760128 1.21155 51.3044 53.3192 53.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000256 1024 150 800 72800 2.9079 3.41603 37.2492 104.883 148.527 148.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.000512 512 240 224 34048 1.13686 0.817824 3.01757 26.0724 31.1499 31.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000512 512 60 736 35616 0.722944 0.827072 8.89101 26.2117 36.7209 36.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1170 3.2e-05 1024 170 640 544768 54.2015 26.8986 280.163 837.241 1198.7 1198.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 6.4e-05 1024 250 480 164864 44.123 13.3612 65.5662 413.913 537.175 537.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 6.4e-05 4096 190 6016 289856 46.2789 55.6545 4531.26 1677.1 6310.37 6310.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.001024 4096 310 736 17024 2.71981 29.6492 196.988 229.413 229.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 6.4e-05 2048 82 5824 164864 78.5284 28.3361 1555.16 837.245 2499.46 2499.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 6.4e-05 2048 360 1536 283584 43.268 28.346 541.719 836.573 1450.05 1450.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.001024 1024 120 96 18648 0.753824 0.962176 50.0723 51.8316 51.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000256 1024 150 800 72576 2.92454 3.4263 30.5917 104.853 141.866 141.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.000512 512 240 224 33600 1.14106 0.816576 6.71267 25.9354 34.7072 34.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000512 512 60 736 35616 0.725504 0.826528 7.34877 26.1474 35.1199 35.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1170 3.2e-05 1024 170 640 542976 54.5069 29.5036 229.718 836.331 1150.25 1150.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 6.4e-05 1024 250 480 161280 45.4787 13.5306 84.3015 418.397 561.92 562.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 6.4e-05 4096 190 6016 289632 46.3884 55.718 3726.7 1674.7 5503.58 5503.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.001024 4096 310 736 16968 2.74022 24.5837 196.576 223.943 223.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 6.4e-05 2048 82 5824 161280 79.326 28.3452 1246.96 836.571 2191.4 2191.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 6.4e-05 2048 360 1536 284672 43.0339 28.416 1053.46 837.88 1962.93 1963.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.001024 1024 120 96 18816 0.761856 1.77085 51.275 53.8501 53.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000256 1024 150 800 72704 2.90829 3.40982 59.3069 104.744 170.446 170.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.000512 512 240 224 34816 1.1416 0.830912 4.63382 26.2803 32.994 33.0882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000512 512 60 736 35840 0.726912 0.829792 14.0126 26.2663 41.9094 41.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1170 3.2e-05 1024 170 640 546816 54.085 26.8824 443.762 837.993 1362.93 1363.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 6.4e-05 1024 250 480 167936 44.3324 13.4926 104.638 417.67 580.357 580.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 6.4e-05 4096 190 6016 289920 46.2518 55.5995 7140.69 1675.52 8918.13 8918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.001024 4096 310 736 17088 2.73453 46.3462 198.501 247.628 247.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 6.4e-05 2048 82 5824 163840 78.5159 28.2813 2347.46 835.146 3289.6 3289.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 6.4e-05 2048 360 1536 284672 43.0292 28.2984 708.265 838.252 1617.98 1618.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.001024 1024 120 96 18688 0.755584 1.30544 50.0834 52.1873 52.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000256 1024 150 800 72448 2.89997 3.40938 39.9318 104.673 150.988 151.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.000512 512 240 224 34816 1.14442 0.831264 3.2161 26.328 31.6249 31.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000512 512 60 736 35840 0.729088 0.833536 9.47958 26.3137 37.4232 37.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1170 3.2e-05 1024 170 640 544768 53.9135 26.921 297.921 835.245 1214.2 1214.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 6.4e-05 1024 250 480 163840 44.8824 13.4831 69.5084 417.809 545.901 546.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 6.4e-05 4096 190 6016 289792 46.2395 55.5965 4808.58 1676.1 6586.59 6586.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.001024 4096 310 736 17024 2.72746 30.9283 200.092 233.811 233.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 6.4e-05 2048 82 5824 163840 78.4916 28.2407 1502.27 838.722 2447.92 2448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 6.4e-05 2048 360 1536 284160 43.0229 28.3682 587.574 837.648 1496.75 1496.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.001024 1024 120 96 18624 0.75344 1.13674 50.1008 52.0358 52.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000256 1024 150 800 72192 2.8992 3.39981 33.2276 104.501 144.097 144.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 0.000512 512 240 224 33792 1.14675 0.821408 2.73523 26.0447 30.8572 30.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000512 512 60 736 35712 0.727616 0.831488 7.88582 26.2966 35.8161 35.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1170 3.2e-05 1024 170 640 540672 54.0631 26.7316 245.889 833.258 1160.14 1160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 6.4e-05 1024 250 480 159744 44.7404 13.6138 82.2715 413.035 553.878 554.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 6.4e-05 4096 190 6016 289536 46.2418 55.5944 3949.97 1677.14 5729.02 5729.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.001024 4096 310 736 16896 2.73613 25.5656 196.433 224.779 224.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 6.4e-05 2048 82 5824 159744 78.0357 27.8996 1224.07 825.328 2155.53 2155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 6.4e-05 2048 360 1536 284544 43.1268 28.3638 1500.57 838.501 2410.71 2410.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.001024 1024 120 96 18864 0.762336 2.58 51.3178 54.7018 54.7697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000256 1024 150 800 72864 2.91648 3.42787 84.6851 104.982 196.085 196.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.000512 512 240 224 34560 1.14634 0.831488 6.51126 26.2887 34.8829 34.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000512 512 60 736 35856 0.728384 0.832736 20.0559 26.276 47.9628 48.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1170 3.2e-05 1024 170 640 546048 54.2465 26.9435 632.844 838.285 1552.51 1552.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 6.4e-05 1024 250 480 161280 44.7825 13.6346 142.343 414.654 615.627 615.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 6.4e-05 4096 190 6016 289872 46.3647 55.7261 10137.6 1678.1 11917.9 11917.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.001024 4096 310 736 17064 2.72099 66.4929 196.901 266.172 266.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 6.4e-05 2048 82 5824 163584 78.6453 28.3028 3453.82 835.325 4396.29 4396.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 6.4e-05 2048 360 1536 284544 43.0247 28.357 945.054 837.759 1854.34 1854.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.001024 1024 120 96 18720 0.75776 1.69123 51.1972 53.6888 53.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000256 1024 150 800 72576 2.90234 3.40963 53.1168 104.595 164.1 164.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.000512 512 240 224 33984 1.14483 0.824672 4.27517 26.1189 32.4715 32.5649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000512 512 60 736 35712 0.726944 0.83088 13.0519 26.2997 40.9825 41.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1170 3.2e-05 1024 170 640 543744 54.0341 26.8308 396.498 834.456 1312.02 1312.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 6.4e-05 1024 250 480 156672 44.4684 13.254 87.3883 408.157 553.482 553.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 6.4e-05 4096 190 6016 289728 46.2282 55.6429 6579.37 1676.02 8357.34 8357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.001024 4096 310 736 16992 2.71619 42.8046 196.555 242.139 242.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 6.4e-05 2048 82 5824 161280 78.2251 28.0019 2177.77 828.681 3112.88 3113.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 6.4e-05 2048 360 1536 283392 43.1244 28.3443 776.96 834.654 1683.22 1683.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.001024 1024 120 96 18576 0.746016 1.36413 50.0431 52.198 52.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000256 1024 150 800 72576 2.9119 3.41731 44.1128 104.661 155.174 155.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.000512 512 240 224 33696 1.13466 0.809056 3.63162 25.7799 31.4603 31.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000512 512 60 736 35424 0.72176 0.822784 10.7961 26.0487 38.4612 38.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1170 3.2e-05 1024 170 640 539136 54.6595 26.8636 326.131 834.331 1242.18 1242.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 6.4e-05 1024 250 480 152064 45.2494 13.2716 71.0763 408.159 537.974 538.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 6.4e-05 4096 190 6016 289440 46.3749 55.7076 5374.96 1674.29 7151.41 7151.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.001024 4096 310 736 16848 2.71382 34.8627 197.077 234.714 234.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 6.4e-05 2048 82 5824 158976 79.6586 28.4031 1774.8 834.64 2717.69 2717.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 6.4e-05 2048 360 1536 284800 43.0149 28.3555 1396.38 837.894 2305.8 2305.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.001024 1024 120 96 18800 0.75776 2.49078 51.2176 54.5097 54.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000256 1024 150 800 72640 2.90611 3.41194 78.1731 104.723 189.288 189.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.000512 512 240 224 34560 1.13805 0.826336 6.17238 26.1582 34.4001 34.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000512 512 60 736 35840 0.7248 0.831296 18.9133 26.2573 46.7983 46.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1170 3.2e-05 1024 170 640 545280 54.2057 26.9169 584.76 837.777 1503.85 1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 6.4e-05 1024 250 480 168960 44.3842 13.5343 138.045 419.045 615.222 615.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 6.4e-05 4096 190 6016 289920 46.2598 55.6832 9560.6 1675.54 11338.2 11338.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.001024 4096 310 736 17040 2.72749 62.5876 200.071 265.43 265.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 6.4e-05 2048 82 5824 163840 78.7651 28.3414 3252.56 837.998 4197.85 4198.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 6.4e-05 2048 360 1536 284160 43.01 28.3087 941.231 838.844 1851.53 1851.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.001024 1024 120 96 18720 0.759936 1.76742 51.2431 53.8124 53.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000256 1024 150 800 72320 2.9 3.40787 52.5928 104.697 163.669 163.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.000512 512 240 224 33920 1.13664 0.817568 4.14928 26.0223 32.2321 32.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000512 512 60 736 35520 0.723584 0.82944 12.658 26.2228 40.5058 40.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1170 3.2e-05 1024 170 640 542720 54.4065 26.8874 391.184 838.615 1311.29 1311.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 6.4e-05 1024 250 480 163840 44.0079 13.3214 90.9149 412.649 561.102 561.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 6.4e-05 4096 190 6016 289920 46.1402 55.587 6424.12 1677.44 8203.37 8203.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.001024 4096 310 736 16960 2.72342 41.8634 198.736 243.382 243.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 6.4e-05 2048 82 5824 163840 78.6022 28.2829 2169.94 843.574 3120.59 3120.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 6.4e-05 2048 360 1536 282240 43.1104 28.3382 781.987 834.907 1688.48 1688.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.001024 1024 120 96 18480 0.744864 1.48717 49.9508 52.2272 52.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000256 1024 150 800 72480 2.90637 3.41213 44.4262 104.718 155.535 155.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.000512 512 240 224 33600 1.14442 0.823296 3.60371 26.0589 31.7368 31.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000512 512 60 736 35040 0.72192 0.82192 10.5702 26.0401 38.2307 38.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1170 3.2e-05 1024 170 640 537600 54.8526 26.84 326 834.587 1242.47 1242.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 6.4e-05 1024 250 480 153600 45.4644 13.7144 71.7364 412.411 543.541 543.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 6.4e-05 4096 190 6016 289440 46.2315 55.6551 5409.75 1674.75 7186.47 7186.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.001024 4096 310 736 16800 2.7136 35.0003 193.856 231.63 231.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 6.4e-05 2048 82 5824 153600 79.3036 28.0403 1705.88 824.623 2638.04 2638.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 6.4e-05 2048 360 1536 284160 42.9788 28.4157 1324.52 836.659 2232.72 2232.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.001024 1024 120 96 18816 0.755616 2.23846 51.2684 54.3044 54.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000256 1024 150 800 72768 2.90202 3.40787 74.5401 104.787 185.71 185.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.000512 512 240 224 34560 1.14246 0.82944 5.87766 26.2103 34.1657 34.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000512 512 60 736 35712 0.724992 0.82944 17.8519 26.2022 45.6796 45.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1170 3.2e-05 1024 170 640 543744 54.2322 26.8589 557.128 836.498 1474.91 1475.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 6.4e-05 1024 250 480 159744 44.5724 13.6846 125.044 412.271 595.781 595.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 6.4e-05 4096 190 6016 289920 46.2154 55.5889 9002.26 1676.67 10780.8 10780.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.001024 4096 310 736 17088 2.73408 59.2073 198.506 260.509 260.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 6.4e-05 2048 82 5824 162816 78.262 28.131 3051.43 832.473 3990.49 3990.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 6.4e-05 2048 360 1536 284160 43.0471 28.3011 859.903 837.543 1768.94 1769.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.001024 1024 120 96 18624 0.751232 1.62589 50.1005 52.521 52.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000256 1024 150 800 72192 2.89702 3.40691 48.285 104.483 159.145 159.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 0.000512 512 240 224 33792 1.14019 0.819008 3.828 26.0423 31.9384 32.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000512 512 60 736 35712 0.725536 0.829344 11.7369 26.2876 39.6497 39.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1170 3.2e-05 1024 170 640 540672 54.0209 26.7289 359.215 833.144 1273.3 1273.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 6.4e-05 1024 250 480 159744 44.653 13.3196 81.4396 412.688 552.312 552.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 6.4e-05 4096 190 6016 289536 46.2081 55.5898 5873.18 1677.02 7652.08 7652.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.001024 4096 310 736 16896 2.7145 37.9349 194.319 235.025 235.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 6.4e-05 2048 82 5824 159744 77.9962 27.9553 1944.11 825.171 2875.42 2875.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 6.4e-05 2048 360 1536 283392 42.8825 28.3587 748.032 835.761 1655.17 1655.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.001024 1024 120 96 18432 0.751904 1.24963 49.9776 52.0232 52.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000256 1024 150 800 72576 2.9072 3.41242 42.4493 104.874 153.715 153.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.000512 512 240 224 33408 1.13824 0.814624 3.3369 25.8506 31.2481 31.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000512 512 60 736 35136 0.72336 0.830656 10.1126 26.2286 37.9658 38.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1170 3.2e-05 1024 170 640 534528 54.0926 26.5585 309.679 829.175 1219.7 1219.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 6.4e-05 1024 250 480 147456 43.6855 13.1586 65.8817 396.337 519.279 519.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 6.4e-05 4096 190 6016 289728 46.1558 55.5925 5062.49 1677.45 6841.76 6841.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.001024 4096 310 736 16704 2.70739 32.8759 197.003 232.644 232.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 6.4e-05 2048 82 5824 156672 77.7044 27.7279 1653.29 817.205 2576.13 2576.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 6.4e-05 2048 360 1536 284000 43.2984 28.4443 1303.19 837.801 2212.88 2213.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.001024 1024 120 96 18800 0.757888 2.32522 51.2692 54.3955 54.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000256 1024 150 800 72800 2.92605 3.42317 73.4236 104.942 184.79 184.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.000512 512 240 224 34400 1.15251 0.829504 5.79808 26.248 34.1359 34.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000512 512 60 736 35600 0.728608 0.828608 17.5391 26.2365 45.4021 45.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1170 3.2e-05 1024 170 640 544000 54.4554 26.96 547.385 837.737 1466.74 1466.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 6.4e-05 1024 250 480 160000 44.7557 13.355 123.029 412.692 594.048 594.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 6.4e-05 4096 190 6016 290000 46.496 55.7303 8880.14 1678.14 10660.6 10660.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.001024 4096 310 736 17000 2.72384 57.588 196.936 257.308 257.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 6.4e-05 2048 82 5824 163200 78.6494 28.2644 3004.69 835.769 3947.56 3947.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 6.4e-05 2048 360 1536 283200 43.2599 28.37 904.276 837.385 1813.43 1813.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.001024 1024 120 96 18600 0.753984 1.74339 50.0574 52.5987 52.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000256 1024 150 800 72400 2.90694 3.41402 50.9085 104.452 161.753 161.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.000512 512 240 224 33600 1.14691 0.8192 4.02368 26.0265 32.126 32.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000512 512 60 736 35600 0.730272 0.832672 12.3576 26.2876 40.278 40.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1170 3.2e-05 1024 170 640 537600 54.5685 26.8033 375.439 832.805 1289.81 1289.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 6.4e-05 1024 250 480 153600 45.5484 13.3552 82.1879 412.353 553.658 553.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 6.4e-05 4096 190 6016 289600 46.3562 55.7107 6260.67 1674.52 8037.33 8037.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.001024 4096 310 736 16800 2.70746 40.0223 197.852 240.625 240.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 6.4e-05 2048 82 5824 160000 78.1137 28.0316 2066.06 824.503 2996.9 2997.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 6.4e-05 2048 360 1536 283200 43.3659 28.5 752.086 838.26 1662.35 1662.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.001024 1024 120 96 18600 0.75776 1.33565 51.2631 53.4019 53.4665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000256 1024 150 800 72000 2.91392 3.41139 42.2248 104.393 153.014 153.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.000512 512 240 224 33600 1.1529 0.825664 3.46445 26.1101 31.6627 31.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000512 512 60 736 34800 0.722944 0.82288 10.0268 26.101 37.7449 37.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1170 3.2e-05 1024 170 640 537600 55.2535 26.9619 313.874 837.826 1234.11 1234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 6.4e-05 1024 250 480 153600 45.5751 13.371 69.2861 412.784 541.232 541.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 6.4e-05 4096 190 6016 289200 46.473 55.7489 5154.61 1676.24 6933.15 6933.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.001024 4096 310 736 16800 2.71386 33.1343 196.393 232.301 232.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 6.4e-05 2048 82 5824 153600 79.5336 27.9967 1642.83 825.36 2575.91 2576.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 6.4e-05 2048 360 1536 284032 43.0546 28.3655 1267.33 837.244 2176.14 2176.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.001024 1024 120 96 18816 0.758176 2.25485 51.3016 54.3578 54.4215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000256 1024 150 800 72800 2.91245 3.41456 71.7985 104.88 183.081 183.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.000512 512 240 224 34048 1.1384 0.821248 5.65133 26.0753 33.7912 33.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000512 512 60 736 35616 0.725568 0.829184 17.175 26.2117 45.0129 45.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1170 3.2e-05 1024 170 640 544768 54.1727 26.901 530.131 837.075 1448.48 1448.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 6.4e-05 1024 250 480 164864 44.1397 13.3632 123.326 413.966 595.008 595.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 6.4e-05 4096 190 6016 289856 46.25 55.6494 8701.83 1676.63 10480.5 10480.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.001024 4096 310 736 17024 2.73203 56.8224 200.236 259.853 259.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 6.4e-05 2048 82 5824 164864 78.5068 28.3099 2987.09 837.347 3931.45 3931.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 6.4e-05 2048 360 1536 283136 43.0708 28.3082 881.884 837.63 1791.04 1791.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.001024 1024 120 96 18592 0.755232 1.54838 50.1011 52.4484 52.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000256 1024 150 800 72128 2.89792 3.40298 49.2069 104.443 160.028 160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.000512 512 240 224 34048 1.1449 0.823552 3.99053 26.1504 32.214 32.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000512 512 60 736 35392 0.72288 0.825344 11.918 26.1407 39.6764 39.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1170 3.2e-05 1024 170 640 544768 54.1562 26.8653 370.519 837.323 1289.06 1289.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 6.4e-05 1024 250 480 157696 43.7848 13.228 82.4026 404.487 544.112 544.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 6.4e-05 4096 190 6016 289856 46.1373 55.5844 6083.83 1677.49 7863.12 7863.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.001024 4096 310 736 16800 2.70925 39.3728 194.014 236.139 236.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 6.4e-05 2048 82 5824 157696 78.7921 27.9163 1984.56 828.015 2919.47 2919.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 6.4e-05 2048 360 1536 282240 43.2516 28.3497 724.723 838.048 1634.52 1634.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.001024 1024 120 96 18480 0.753664 1.43194 50.1042 52.3334 52.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000256 1024 150 800 71904 2.89997 3.4 40.7053 104.306 151.383 151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.000512 512 240 224 32256 1.13322 0.800768 3.29235 25.6323 30.9656 31.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000512 512 60 736 34944 0.721792 0.821248 9.89981 26.0665 37.5796 37.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1170 3.2e-05 1024 170 640 537600 55.1472 26.9025 303.274 837.578 1223.1 1223.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 6.4e-05 1024 250 480 150528 44.7898 13.7486 65.4368 404.68 528.868 529.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 6.4e-05 4096 190 6016 288960 46.2188 55.6544 4970.03 1675.84 6747.82 6747.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.001024 4096 310 736 16800 2.71805 32.0704 197.399 232.247 232.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 6.4e-05 2048 82 5824 161280 79.2018 28.3542 1665.34 838.039 2611.13 2611.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 6.4e-05 2048 360 1536 284160 43.2113 28.3832 1240.55 837.866 2150.16 2150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.001024 1024 120 96 18720 0.759808 2.11856 51.2309 54.1526 54.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000256 1024 150 800 72720 2.92304 3.42797 70.0036 104.969 181.399 181.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.000512 512 240 224 34560 1.15037 0.833536 5.68198 26.3228 34.0923 34.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000512 512 60 736 35760 0.730656 0.831296 16.8547 26.3042 44.7899 44.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1170 3.2e-05 1024 170 640 541440 54.4856 26.8677 511.978 835.118 1428.65 1428.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 6.4e-05 1024 250 480 161280 44.5069 13.3513 117.593 412.695 588.359 588.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 6.4e-05 4096 190 6016 289680 46.3942 55.7141 8603.69 1676.79 10382.7 10382.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.001024 4096 310 736 17040 2.73203 56.2975 196.178 255.267 255.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 6.4e-05 2048 82 5824 161280 79.2203 28.2989 2870.1 835.405 3813.22 3813.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 6.4e-05 2048 360 1536 282240 43.112 28.3081 886.068 843.097 1800.73 1800.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.001024 1024 120 96 18480 0.740896 1.6568 51.2505 53.6911 53.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000256 1024 150 800 72480 2.9041 3.41402 50.4602 105.742 162.592 162.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.000512 512 240 224 33600 1.14419 0.82224 4.06842 26.3047 32.4496 32.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000512 512 60 736 35040 0.7208 0.82112 11.8831 26.2972 39.794 39.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1170 3.2e-05 1024 170 640 537600 54.8279 26.8466 369.939 842.766 1294.58 1294.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 6.4e-05 1024 250 480 153600 45.4553 13.3382 81.609 416.458 557.074 557.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 6.4e-05 4096 190 6016 289440 46.2318 55.6624 6038.86 1691.77 7832.6 7832.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.001024 4096 310 736 16800 2.7055 39.3095 197.99 240.064 240.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 6.4e-05 2048 82 5824 153600 79.2862 27.9684 1933.65 832.689 2873.78 2873.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 6.4e-05 2048 360 1536 282240 43.234 28.3381 731.324 835.238 1638.27 1638.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.001024 1024 120 96 18360 0.747232 1.53373 49.9533 52.2756 52.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000256 1024 150 800 72000 2.92064 3.42934 41.4035 104.879 152.706 152.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.000512 512 240 224 33120 1.12794 0.799168 3.47933 25.4882 31.0028 31.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000512 512 60 736 34560 0.722944 0.81712 9.71091 25.9664 37.2888 37.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1170 3.2e-05 1024 170 640 541440 54.4548 26.8841 308.727 834.738 1224.99 1225.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 6.4e-05 1024 250 480 138240 46.2362 13.2315 61.1548 402.268 523.105 523.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 6.4e-05 4096 190 6016 288720 46.3746 55.7128 5069.95 1674.09 6846.2 6846.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.001024 4096 310 736 16560 2.6977 32.4756 196.333 231.567 231.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 6.4e-05 2048 82 5824 161280 79.1817 28.3619 1689.74 838.772 2636.25 2636.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 6.4e-05 2048 360 1536 284672 43.0279 28.3518 1254.3 838.743 2164.57 2164.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.001024 1024 120 96 18688 0.756736 2.16755 50.104 53.0691 53.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000256 1024 150 800 72448 2.90227 3.40768 70.0928 104.743 181.217 181.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.000512 512 240 224 34816 1.14752 0.832736 5.39606 26.3476 33.8292 33.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000512 512 60 736 35840 0.727744 0.833536 16.8735 26.3327 44.8396 44.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1170 3.2e-05 1024 170 640 544768 53.91 26.8212 526.168 835.821 1442.91 1443.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 6.4e-05 1024 250 480 163840 44.8597 13.4866 121.23 418.147 597.933 598.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 6.4e-05 4096 190 6016 289792 46.2356 55.5909 8507.43 1677.84 10287.2 10287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.001024 4096 310 736 17024 2.72646 55.4373 197.208 255.417 255.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 6.4e-05 2048 82 5824 163840 78.4548 28.3155 2904.59 836.076 3847.62 3847.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 6.4e-05 2048 360 1536 282624 43.0548 28.3714 843.899 835.665 1751.13 1751.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.001024 1024 120 96 18432 0.749248 1.61587 49.9116 52.3217 52.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000256 1024 150 800 72192 2.9063 3.40861 47.5915 104.829 158.809 158.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 0.000512 512 240 224 33792 1.12944 0.812608 3.7231 25.7191 31.4889 31.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000512 512 60 736 35328 0.720896 0.824864 11.3984 26.0545 39.0686 39.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1170 3.2e-05 1024 170 640 540672 54.4136 26.8236 354.581 835.315 1271.33 1271.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 6.4e-05 1024 250 480 163840 44.8485 13.4861 82.8381 417.937 559.321 559.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 6.4e-05 4096 190 6016 289280 46.2381 55.5889 5754.03 1673.83 7529.78 7529.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.001024 4096 310 736 16896 2.72778 37.955 195.39 236.131 236.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 6.4e-05 2048 82 5824 163840 78.4602 28.2618 1967.1 839.952 2913.96 2914.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 6.4e-05 2048 360 1536 282624 42.9748 28.2784 764.801 833.266 1669.46 1669.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.001024 1024 120 96 18432 0.743424 1.6288 50.0782 52.4927 52.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000256 1024 150 800 72192 2.90211 3.40749 42.6204 104.657 153.656 153.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 0.000512 512 240 224 33792 1.1552 0.823904 3.55741 26.1497 31.7977 31.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000512 512 60 736 35328 0.724992 0.82864 10.3099 26.1375 38.0694 38.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1170 3.2e-05 1024 170 640 528384 54.383 26.4397 311.385 824.495 1216.9 1217.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 6.4e-05 1024 250 480 147456 43.7362 13.1745 67.5467 396.564 521.241 521.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 6.4e-05 4096 190 6016 288768 46.1903 55.5766 5277.88 1674.5 7054.23 7054.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.001024 4096 310 736 16512 2.69299 33.9374 197.304 233.995 234.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 6.4e-05 2048 82 5824 159744 78.0828 27.922 1744.46 825.014 2675.67 2675.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 6.4e-05 2048 360 1560 285696 42.8701 28.4321 980.133 838.39 1889.97 1890.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.001024 1024 120 120 18752 0.763552 2.00118 51.313 54.1218 54.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.000256 1024 150 800 72896 2.90653 3.41837 53.8296 104.947 165.178 165.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 0.000512 512 240 240 34176 1.14826 0.828768 7.16477 26.28 35.52 35.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000512 512 60 760 35776 0.727552 0.833536 13.2672 26.3125 41.2138 41.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1170 3.2e-05 1024 170 640 551936 53.4966 26.8784 430.269 838.327 1349.17 1349.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 6.4e-05 1024 250 480 159744 45.4458 13.5595 164.34 417.928 641.499 641.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 6.4e-05 4096 190 6040 289984 46.208 55.5919 6636.25 1677.88 8416.01 8416.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1610 0.001024 4096 310 720 17184 2.72301 41.8127 199.243 243.821 243.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 6.4e-05 2048 82 5840 164864 78.4319 28.289 2272.24 838.395 3217.56 3217.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 6.4e-05 2048 360 1560 285696 42.9319 28.3566 630.434 838.23 1540.09 1540.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.001024 1024 120 120 18688 0.760448 1.31936 51.2474 53.3718 53.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.000256 1024 150 800 72704 2.90458 3.41069 34.7095 104.757 145.856 145.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 0.000512 512 240 240 34048 1.14925 0.830176 7.68659 26.285 36.0544 36.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.000512 512 60 760 35712 0.72704 0.829184 8.62192 26.2693 36.5213 36.5937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1170 3.2e-05 1024 170 640 550912 53.5887 26.8889 320.305 837.901 1238.87 1239.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 6.4e-05 1024 250 480 159744 45.491 13.4812 164.055 417.729 640.971 641.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 6.4e-05 4096 190 6040 289792 46.2758 55.6091 4273.33 1676.02 6051.32 6051.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1610 0.001024 4096 310 720 17152 2.72669 26.9225 198.871 228.565 228.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 6.4e-05 2048 82 5840 163840 78.486 28.265 1458.43 835.243 2400.61 2400.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 6.4e-05 2048 360 1560 285760 43.061 28.4292 1108.34 837.796 2017.77 2017.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.001024 1024 120 120 18720 0.761856 2.28557 51.2571 54.3461 54.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000256 1024 150 800 72880 2.92454 3.42736 61.5859 104.882 172.89 172.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.000512 512 240 240 34080 1.14771 0.829632 5.26816 26.2456 33.5943 33.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000512 512 60 760 35760 0.73088 0.830752 15.0923 26.286 43.0136 43.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1170 3.2e-05 1024 170 640 551680 53.5759 26.9574 456.704 837.74 1375.17 1375.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 6.4e-05 1024 250 480 161280 45.4956 13.6807 126.302 419.013 604.707 604.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 6.4e-05 4096 190 6040 289920 46.4138 55.7093 7600.49 1675.78 9378.48 9378.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.001024 4096 310 720 17160 2.75251 48.4134 198.036 249.243 249.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 6.4e-05 2048 82 5840 165120 78.7264 28.544 2611.02 837.908 3556.39 3556.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 6.4e-05 2048 360 1560 285440 42.9322 28.375 707.627 837.912 1616.99 1617.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.001024 1024 120 120 18640 0.759808 1.54957 51.2041 53.5535 53.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000256 1024 150 800 72640 2.90957 3.41203 39.4009 104.723 150.516 150.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.000512 512 240 240 33920 1.14563 0.825344 7.6799 26.1596 35.9084 36.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000512 512 60 760 35680 0.728064 0.82944 9.79622 26.2615 37.6858 37.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1170 3.2e-05 1024 170 640 550400 53.6055 26.925 331.656 837.964 1250.35 1250.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 6.4e-05 1024 250 480 158720 45.7734 13.5148 184.689 419.052 663.252 663.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 6.4e-05 4096 190 6040 289760 46.2559 55.6769 4793.98 1675.57 6571.56 6571.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1610 0.001024 4096 310 720 17120 2.73056 30.6652 196.344 229.784 229.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 6.4e-05 2048 82 5840 163840 78.7522 28.3455 1635.06 837.896 2580.25 2580.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 6.4e-05 2048 360 1560 285120 43.05 28.3805 579.16 837.875 1488.61 1488.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.001024 1024 120 120 18600 0.757888 1.25526 51.2247 53.2804 53.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.000256 1024 150 800 72720 2.9184 3.42358 32.4238 104.968 143.807 143.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 0.000512 512 240 240 34080 1.15933 0.833536 7.78192 26.3182 36.1942 36.2969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000512 512 60 760 35520 0.728512 0.831488 8.12941 26.3059 36.0657 36.1417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1170 3.2e-05 1024 170 640 549120 53.5783 26.8739 278.927 835.122 1194.69 1194.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 6.4e-05 1024 250 480 153600 45.6482 13.3501 179.565 412.595 651.372 651.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 6.4e-05 4096 190 6040 289680 46.3776 55.7015 3904.46 1677.22 5683.83 5683.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1610 0.001024 4096 310 720 17040 2.72666 0 196.024 198.759 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 6.4e-05 2048 360 1560 285696 42.9612 28.3503 1027.2 837.613 1936.27 1936.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.001024 1024 120 120 18720 0.765952 2.12611 51.2719 54.2059 54.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000256 1024 150 800 72864 2.91194 3.41424 56.5276 104.869 167.796 167.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.000512 512 240 240 34176 1.1513 0.829728 4.80074 26.3185 33.2082 33.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000512 512 60 760 35808 0.728416 0.833536 13.9267 26.3041 41.8639 41.9413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1170 3.2e-05 1024 170 640 551424 53.4479 26.8956 424.551 836.517 1341.61 1341.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 6.4e-05 1024 250 480 159744 45.1998 13.6433 95.743 416.336 571.133 571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 6.4e-05 4096 190 6040 289920 46.2643 55.6612 6950.71 1676.19 8728.92 8729.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.001024 4096 310 720 17184 2.73613 44.3292 199.35 246.476 246.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 6.4e-05 2048 82 5840 164352 78.6882 28.3019 2379.34 836.595 3323.12 3323.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 6.4e-05 2048 360 1560 284928 42.9249 28.2996 670.603 836.428 1578.4 1578.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.001024 1024 120 120 18624 0.761856 0 51.1981 51.968 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 6.4e-05 2048 360 1560 285696 42.8978 28.4096 551.834 838.465 1461.75 1461.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.001024 1024 120 120 18576 0.761472 1.19443 51.2218 53.2206 53.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000256 1024 150 800 72576 2.89997 3.40963 30.7221 104.682 141.784 141.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.000512 512 240 240 33408 1.15619 0.823104 6.75178 26.1386 34.9695 35.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000512 512 60 760 35712 0.729088 0.82944 7.68474 26.3225 35.6383 35.7095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1170 3.2e-05 1024 170 640 548352 53.4325 26.8399 228.288 835.192 1143.94 1144.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 6.4e-05 1024 250 480 147456 45.8683 13.2611 150.945 408.52 618.81 618.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 6.4e-05 4096 190 6040 289728 46.2119 55.6524 3717.99 1676.66 5496.6 5496.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1610 0.001024 4096 310 720 16992 2.72125 24.1102 198.004 224.878 224.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 6.4e-05 2048 82 5840 161280 78.2318 28.0003 1252.41 829.182 2188.01 2188.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 6.4e-05 2048 360 1560 285376 43.08 28.4078 1467.48 837.512 2376.62 2376.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.001024 1024 120 120 18704 0.758432 3.09453 51.25 55.147 55.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000256 1024 150 800 72912 2.93069 3.42282 82.3475 104.86 193.633 193.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.000512 512 240 240 34272 1.15478 0.83184 6.95773 26.3127 35.3638 35.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000512 512 60 760 35728 0.730816 0.831488 19.8901 26.2997 47.8228 47.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1170 3.2e-05 1024 170 640 550144 53.6288 26.9193 614.86 836.235 1531.83 1531.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 6.4e-05 1024 250 480 161280 45.3868 13.5209 140.901 418.266 618.282 618.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 6.4e-05 4096 190 6040 289856 46.3714 55.6893 9852.13 1676.11 11630.4 11630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.001024 4096 310 720 17136 2.72432 62.4152 197.187 262.386 262.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 6.4e-05 2048 82 5840 164864 78.6614 28.3686 3401.29 836.321 4344.83 4344.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 6.4e-05 2048 360 1560 284928 42.9761 28.3345 924.363 837.42 1833.24 1833.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.001024 1024 120 120 18592 0.753248 2.01126 51.2058 54.0121 54.0775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000256 1024 150 800 72800 2.90592 3.41216 51.7762 104.907 163.076 163.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.000512 512 240 240 33600 1.14477 0.823776 4.47619 26.0802 32.6359 32.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000512 512 60 760 35392 0.723552 0.827168 12.7318 26.2164 40.5716 40.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1170 3.2e-05 1024 170 640 548352 53.7716 26.8909 382.992 837.269 1301.12 1301.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 6.4e-05 1024 250 480 157696 45.1376 13.3587 86.3047 413.999 559.018 559.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 6.4e-05 4096 190 6040 289632 46.2303 55.6728 6207.47 1677.6 7987.05 7987.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.001024 4096 310 720 17024 2.7177 40.0135 195.914 238.706 238.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 6.4e-05 2048 82 5840 164864 78.4794 28.3075 2137.36 837.416 3081.75 3081.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 6.4e-05 2048 360 1560 284928 43.1126 28.3665 752.232 837.402 1661.25 1661.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.001024 1024 120 120 18480 0.751616 1.55853 50.0755 52.4285 52.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000256 1024 150 800 72576 2.92224 3.42618 42.0372 104.957 153.415 153.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.000512 512 240 240 33600 1.1401 0.817152 3.68621 25.9597 31.7061 31.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000512 512 60 760 35280 0.72512 0.825184 10.441 26.1703 38.2365 38.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1170 3.2e-05 1024 170 640 548352 53.9061 26.9314 312.629 837.158 1230.81 1230.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 6.4e-05 1024 250 480 161280 45.3741 13.5352 120.806 418.793 598.718 598.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 6.4e-05 4096 190 6040 289632 46.3719 55.7097 5056.76 1677.15 6836.07 6836.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.001024 4096 310 720 16968 2.73744 32.0718 198.964 233.817 233.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 6.4e-05 2048 82 5840 161280 79.3161 28.3341 1704.62 837.388 2649.85 2650
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 6.4e-05 2048 360 1560 285696 42.9135 28.3172 1369.57 838 2278.95 2279.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.001024 1024 120 120 18688 0.763904 2.85341 51.2503 54.911 54.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000256 1024 150 800 72704 2.9081 3.41126 76.6545 104.764 187.814 187.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.000512 512 240 240 34048 1.14938 0.827936 6.42483 26.2847 34.7915 34.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000512 512 60 760 35712 0.726784 0.831232 18.6314 26.2746 46.5413 46.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1170 3.2e-05 1024 170 640 550912 53.445 26.886 571.987 837.9 1490.41 1490.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 6.4e-05 1024 250 480 159744 45.3563 13.4832 129.248 417.724 606.029 606.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 6.4e-05 4096 190 6040 289792 46.2459 55.6238 9164.44 1675.76 10942.2 10942.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.001024 4096 310 720 17152 2.73613 58.4746 199.83 261.1 261.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 6.4e-05 2048 82 5840 163840 78.4557 28.375 3114.39 835.355 4056.76 4056.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 6.4e-05 2048 360 1560 285696 42.9227 28.2994 875.154 838.025 1784.54 1784.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.001024 1024 120 120 18560 0.75776 1.92656 51.1596 53.8863 53.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000256 1024 150 800 72448 2.90131 3.40666 48.9001 104.651 159.931 160.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.000512 512 240 240 33792 1.15734 0.83152 4.21654 26.3232 32.6326 32.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000512 512 60 760 35584 0.730336 0.831488 12.1948 26.3073 40.1343 40.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1170 3.2e-05 1024 170 640 548864 53.4039 26.8247 361.087 835.1 1276.61 1276.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 6.4e-05 1024 250 480 155648 45.9317 13.5148 80.8583 417.804 558.321 558.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 6.4e-05 4096 190 6040 289792 46.2193 55.5893 5828.41 1675.81 7606.11 7606.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.001024 4096 310 720 17024 2.71946 37.2408 198.036 238.054 238.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 6.4e-05 2048 82 5840 163840 78.4208 28.2733 1893.63 835.271 2835.79 2835.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 6.4e-05 2048 360 1560 284160 43.0293 28.3356 707.403 837.642 1616.55 1616.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.001024 1024 120 120 18432 0.75968 1.67021 50.0449 52.5168 52.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000256 1024 150 800 72192 2.90202 3.40326 39.5104 104.498 150.384 150.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.000512 512 240 240 33024 1.1519 0.820096 3.47226 26.0492 31.6012 31.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000512 512 60 760 35328 0.725024 0.831104 9.83859 26.2909 37.7579 37.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1170 3.2e-05 1024 170 640 546816 53.2326 26.7249 291.993 833.249 1205.39 1205.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 6.4e-05 1024 250 480 147456 46.3007 13.3202 62.6612 412.73 535.222 535.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 6.4e-05 4096 190 6040 289536 46.2212 55.5991 4752.57 1677.09 6531.56 6531.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.001024 4096 310 720 16896 2.71155 30.4942 196.708 229.971 230.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 6.4e-05 2048 82 5840 159744 78.0115 27.9304 1523.9 825.27 2455.3 2455.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 6.4e-05 2048 360 1560 285696 43.0714 28.4477 1402.15 838.257 2312.07 2312.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.001024 1024 120 120 18720 0.76368 2.93667 51.3219 55.0662 55.1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000256 1024 150 800 72864 2.92259 3.42723 78.0986 104.968 189.489 189.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.000512 512 240 240 33984 1.15616 0.82944 6.60512 26.2861 34.983 35.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000512 512 60 760 35712 0.726912 0.831712 19.3475 26.2788 47.2566 47.3334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1170 3.2e-05 1024 170 640 550656 53.613 26.9465 582.372 838.165 1501.29 1501.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 6.4e-05 1024 250 480 156672 45.4193 13.4001 129.192 414.653 602.877 603.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 6.4e-05 4096 190 6040 289872 46.3853 55.7076 9440.36 1677.17 11219.7 11219.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.001024 4096 310 720 17136 2.73818 60.9591 197.964 261.719 261.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 6.4e-05 2048 82 5840 163584 78.6879 28.3873 3226.38 835.176 4168.83 4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 6.4e-05 2048 360 1560 285696 42.9009 28.4865 914.223 838.438 1824.19 1824.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.001024 1024 120 120 18576 0.761376 0 51.2242 51.9941 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 6.4e-05 2048 360 1560 283392 43.1516 28.3812 799.205 835.627 1706.51 1706.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.001024 1024 120 120 18576 0.748512 1.65312 51.3214 53.7668 53.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000256 1024 150 800 72576 2.9184 3.41402 44.6532 104.79 155.847 155.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.000512 512 240 240 32832 1.14506 0.810528 3.92717 25.8087 31.7972 31.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000512 512 60 760 34992 0.72256 0.822336 11.0436 26.0851 38.7452 38.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1170 3.2e-05 1024 170 640 546048 53.9088 26.8718 330.272 835.337 1246.59 1246.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 6.4e-05 1024 250 480 152064 45.2783 13.2754 72.3997 408.648 539.824 539.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 6.4e-05 4096 190 6040 289440 46.3479 55.7296 5401.12 1677.24 7180.52 7180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.001024 4096 310 720 16848 2.71283 34.5012 196.428 233.702 233.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 6.4e-05 2048 82 5840 158976 79.6728 28.3336 1790.44 835.642 2734.29 2734.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 6.4e-05 2048 360 1560 283392 42.8991 28.3293 709.923 835.178 1616.47 1616.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.001024 1024 120 120 18432 0.755712 1.56298 51.2038 53.5643 53.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.000256 1024 150 800 72576 2.90202 3.40928 40.0828 104.807 151.274 151.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.000512 512 240 240 32256 1.14832 0.812864 3.43069 25.8329 31.3276 31.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000512 512 60 760 35136 0.724992 0.827392 10.0047 26.202 37.8306 37.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1170 3.2e-05 1024 170 640 543744 52.9575 26.5582 292.807 828.735 1201.25 1201.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 6.4e-05 1024 250 480 129024 46.3675 13.1569 56.0087 396.05 511.795 511.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 6.4e-05 4096 190 6040 289728 46.1484 55.594 4848.13 1676.26 6626.21 6626.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.001024 4096 310 720 16704 2.69926 31.1394 195.105 229.003 229.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 6.4e-05 2048 82 5840 156672 77.7036 27.6296 1578.57 819.314 2503.41 2503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 6.4e-05 2048 360 1560 285440 42.9462 28.3311 1315.97 838.042 2225.43 2225.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.001024 1024 120 120 18640 0.760832 0 51.2073 51.9762 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 6.4e-05 2048 360 1560 285440 42.8831 28.3582 894.317 838.12 1803.82 1803.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.001024 1024 120 120 18560 0.760256 0 51.2069 51.9777 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 6.4e-05 2048 360 1560 284160 42.9271 28.4542 747.715 835.716 1654.95 1655.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.001024 1024 120 120 18480 0.748032 0 51.2246 51.9795 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 6.4e-05 2048 360 1560 281600 42.856 28.1716 729.538 832.485 1633.19 1633.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.001024 1024 120 120 18240 0.74304 1.65251 49.9569 52.3948 52.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000256 1024 150 800 71680 2.89846 3.40224 40.5205 104.498 151.39 151.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.000512 512 240 240 33280 1.15075 0.8248 3.76842 26.1311 31.9827 32.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000512 512 60 760 35200 0.721856 0.822528 10.1154 26.1195 37.8522 37.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1170 3.2e-05 1024 170 640 542720 54.5127 26.894 296.936 838.909 1217.44 1217.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 6.4e-05 1024 250 480 143360 46.9412 13.3237 62.8537 412.901 536.23 536.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 6.4e-05 4096 190 6040 288640 46.2331 55.6055 5078.68 1675.01 6855.61 6855.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.001024 4096 310 720 16640 2.69274 31.7512 195.791 230.29 230.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 6.4e-05 2048 82 5840 153600 79.2519 27.9582 1596.28 826.22 2529.9 2530.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 6.4e-05 2048 360 1560 284928 42.9129 28.3518 1236.72 837.319 2145.45 2145.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.001024 1024 120 120 18624 0.759488 0 51.2734 52.0411 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 6.4e-05 2048 360 1560 284160 43.0305 28.33 880.138 837.413 1789.43 1789.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.001024 1024 120 120 18432 0.751968 1.95584 50.044 52.7944 52.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000256 1024 150 800 72192 2.90003 3.40509 49.0352 104.467 159.88 159.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.000512 512 240 240 33024 1.15437 0.819392 4.23066 26.0386 32.3502 32.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000512 512 60 760 35328 0.724992 0.82992 12.2446 26.2836 40.1561 40.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1170 3.2e-05 1024 170 640 546816 53.1972 26.7602 362.736 833.036 1275.92 1276.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 6.4e-05 1024 250 480 147456 46.2908 13.317 77.2711 412.623 549.716 549.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 6.4e-05 4096 190 6040 289536 46.2152 55.5946 5958.27 1676.66 7736.82 7736.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.001024 4096 310 720 16896 2.71053 38.1276 197.73 238.629 238.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 6.4e-05 2048 82 5840 159744 78.0131 27.9192 1975.72 825.057 2906.9 2907.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 6.4e-05 2048 360 1560 283392 42.8913 28.3058 723.95 835.837 1631.12 1631.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.001024 1024 120 120 18432 0.756704 0 51.2236 51.9884 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 6.4e-05 2048 360 1560 282624 42.9351 28.2604 679.537 833.373 1584.24 1584.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.001024 1024 120 120 18048 0.73568 1.74115 49.7727 52.2936 52.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000256 1024 150 800 72192 2.90531 3.40787 38.3767 104.669 149.429 149.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.000512 512 240 240 32256 1.15699 0.827584 3.37994 26.1547 31.6255 31.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000512 512 60 760 34560 0.72512 0.827392 9.31328 26.1442 37.0801 37.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1170 3.2e-05 1024 170 640 540672 52.8909 28.4672 279.874 824.798 1186.22 1186.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 6.4e-05 1024 250 480 122880 47.2675 13.173 50.5697 396.188 507.41 507.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 6.4e-05 4096 190 6040 288768 46.1967 55.5851 4565.89 1674.73 6342.47 6342.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.001024 4096 310 720 16512 2.68285 29.6572 196.538 228.94 228.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 6.4e-05 2048 82 5840 159744 78.0776 28.0406 1529.15 827.95 2463.41 2463.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 6.4e-05 2048 360 1560 284800 43.1612 28.4856 1282.57 837.843 2192.2 2192.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.001024 1024 120 120 18600 0.755712 2.74378 51.2002 54.7402 54.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000256 1024 150 800 72800 2.92454 3.42016 71.649 104.942 183.007 183.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.000512 512 240 240 34000 1.15296 0.828864 6.09088 26.2508 34.4282 34.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000512 512 60 760 35600 0.72704 0.827648 17.6862 26.2376 45.548 45.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1170 3.2e-05 1024 170 640 550400 53.6338 26.9586 533.428 837.7 1451.91 1452.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 6.4e-05 1024 250 480 153600 45.5473 13.353 116.845 412.928 588.879 589.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 6.4e-05 4096 190 6040 289800 46.4925 55.7411 8673.15 1677.58 10453 10453.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.001024 4096 310 720 17100 2.732 56.1439 198.85 257.785 257.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 6.4e-05 2048 82 5840 163200 78.6279 28.2438 2955.02 833.544 3895.62 3895.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 6.4e-05 2048 360 1560 284800 43.1076 28.3543 875.095 838.172 1784.88 1785.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.001024 1024 120 120 18400 0.75776 2.02403 50.0143 52.8388 52.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000256 1024 150 800 72400 2.90611 3.41952 48.7325 104.555 159.685 159.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.000512 512 240 240 33600 1.14794 0.823392 4.17811 26.0765 32.3331 32.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000512 512 60 760 35600 0.730784 0.831488 12.0422 26.3148 39.9909 40.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1170 3.2e-05 1024 170 640 544000 53.8775 26.8087 358.748 833.605 1273.24 1273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 6.4e-05 1024 250 480 153600 45.5543 13.353 79.9726 412.748 551.842 552.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 6.4e-05 4096 190 6040 289200 46.3551 55.7202 5877.51 1676.1 7655.77 7655.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.001024 4096 310 720 17000 2.72832 37.9003 195.076 235.766 235.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 6.4e-05 2048 82 5840 160000 78.1391 28.0416 1961.08 825.279 2892.74 2892.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 6.4e-05 2048 360 1560 283200 43.362 28.4242 754.662 838.34 1664.93 1665.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.001024 1024 120 120 18300 0.749344 1.6344 50.0096 52.4369 52.4993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000256 1024 150 800 72000 2.91318 3.41152 42.1317 104.409 152.938 153.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.000512 512 240 240 33600 1.15549 0.82384 3.74819 26.1189 31.9506 32.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000512 512 60 760 34800 0.724128 0.825024 10.5242 26.1034 38.2463 38.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1170 3.2e-05 1024 170 640 547200 54.1296 26.9565 312.416 837.937 1231.63 1231.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 6.4e-05 1024 250 480 153600 45.5833 13.36 69.3412 412.839 541.337 541.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 6.4e-05 4096 190 6040 289200 46.4511 55.7462 5283.58 1676.45 7062.3 7062.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.001024 4096 310 720 16800 2.7136 32.8851 197.726 233.384 233.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 6.4e-05 2048 82 5840 153600 79.5005 28.033 1647.81 825.535 2581.08 2581.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 6.4e-05 2048 360 1560 281600 43.0831 28.2641 689.577 834.546 1595.61 1595.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.001024 1024 120 120 18000 0.739744 1.39261 49.7496 51.9255 51.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000256 1024 150 800 72000 2.91411 3.41238 38.9629 104.818 150.179 150.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.000512 512 240 240 33600 1.15635 0.827648 3.60298 26.188 31.883 31.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000512 512 60 760 35200 0.725408 0.827936 9.64179 26.1756 37.4429 37.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1170 3.2e-05 1024 170 640 537600 53.2377 26.4742 283.568 825.264 1188.74 1188.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 6.4e-05 1024 250 480 153600 45.4939 13.374 65.0696 413.021 537.17 537.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 6.4e-05 4096 190 6040 288800 46.2459 55.6715 4676.23 1677.98 6456.21 6456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.001024 4096 310 720 16800 2.72336 31.6881 196.25 230.72 230.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 6.4e-05 2048 82 5840 153600 79.3249 27.9716 1505.35 825.812 2438.65 2438.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 6.4e-05 2048 360 1536 285184 42.9196 28.3853 1051.3 837.918 1960.67 1960.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.001024 1024 120 96 18880 0.761408 1.77802 51.2655 53.8493 53.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.000256 1024 150 816 72960 2.90816 3.41584 58.7018 104.884 169.987 170.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 0.000512 512 240 240 34304 1.1471 0.831488 7.66154 26.2656 36.0045 36.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000512 512 60 768 35776 0.7272 0.830112 14.5682 26.2943 42.4946 42.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1170 3.2e-05 1024 170 672 548864 53.764 26.8813 475.483 837.859 1394.19 1394.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 6.4e-05 1024 250 480 159744 45.3975 15.6614 177.066 417.967 656.316 656.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 6.4e-05 4096 190 6048 289856 46.2236 55.5868 7174.83 1676.25 8952.99 8953.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1610 0.001024 4096 310 720 17184 2.73645 45.7523 198.317 246.852 246.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 6.4e-05 2048 82 5856 164864 78.3924 28.307 2456.57 837.972 3401.44 3401.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 6.4e-05 2048 360 1536 285184 42.9559 28.3999 673.971 838.684 1584.15 1584.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.001024 1024 120 96 18816 0.757824 1.18586 51.2437 53.2328 53.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.000256 1024 150 816 72832 2.90611 3.40685 38.3968 104.847 149.63 149.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 0.000512 512 240 240 34304 1.14893 0.830624 7.20736 26.3097 35.5916 35.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000512 512 60 768 35712 0.728576 0.831904 9.47005 26.2906 37.3914 37.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1170 3.2e-05 1024 170 672 548864 53.819 26.8866 357.815 838.752 1277.46 1277.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 6.4e-05 1024 250 480 159744 45.4592 13.4885 175.434 418.079 652.68 652.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 6.4e-05 4096 190 6048 289664 46.22 55.6102 4576.08 1677.14 6355.14 6355.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1610 0.001024 4096 310 720 17152 2.73206 29.6682 196.535 228.98 229.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 6.4e-05 2048 82 5856 163840 78.4468 28.2599 1564.85 835.938 2507.68 2507.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1980 6.4e-05 2048 360 1536 284160 42.9691 28.287 560.601 836.587 1468.58 1468.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1940 0.001024 1024 120 96 18816 0.753664 3.61267 51.2602 55.6707 55.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.000256 1024 150 816 72768 2.90538 3.40784 31.658 104.789 142.833 142.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1520 0.000512 512 240 240 34176 1.14486 0.826624 8.18467 26.2142 36.4705 36.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.000512 512 60 768 35520 0.724992 0.827456 7.83965 26.2001 35.6633 35.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1170 3.2e-05 1024 170 672 546816 53.8618 26.8624 311.457 836.45 1228.82 1228.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 6.4e-05 1024 250 480 153600 45.4906 14.0042 171.095 412.208 643.014 643.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 6.4e-05 4096 190 6048 289728 46.1437 55.5971 3786.09 1676.03 5563.94 5564.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1610 0.001024 4096 310 720 17088 2.7215 24.5409 197.356 224.659 224.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 6.4e-05 2048 82 5856 162816 78.2327 28.1902 1284.71 832.47 2223.79 2223.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 6.4e-05 2048 360 1536 285120 43.1433 28.3733 1015.12 837.935 1924.71 1924.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.001024 1024 120 96 18880 0.759808 1.67731 51.2916 53.7708 53.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000256 1024 150 816 72960 2.92128 3.42115 57.0713 104.901 168.387 168.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.000512 512 240 240 34240 1.15043 0.829152 4.67018 26.2495 33.0047 33.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000512 512 60 768 35760 0.729088 0.829376 14.0011 26.2911 41.9219 41.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1170 3.2e-05 1024 170 672 547840 54.1093 26.9373 436.716 837.899 1355.86 1356.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 6.4e-05 1024 250 480 161280 45.4924 13.5271 112.856 419.071 591.166 591.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 6.4e-05 4096 190 6048 289840 46.4431 55.7017 6945.92 1676.05 8724.2 8724.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.001024 4096 310 720 17160 2.74893 44.2725 199.4 246.466 246.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 6.4e-05 2048 82 5856 163840 78.9491 28.3632 2368.85 838.071 3314.44 3314.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 6.4e-05 2048 360 1536 284800 43.018 28.3976 663.918 837.912 1573.39 1573.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.001024 1024 120 96 18800 0.757696 1.11837 51.2189 53.1396 53.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000256 1024 150 816 72800 2.90707 3.4145 37.7007 104.72 148.813 148.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.000512 512 240 240 33920 1.15258 0.829088 6.80269 26.1616 35.0475 35.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000512 512 60 768 35680 0.726976 0.82944 9.28128 26.2562 37.1631 37.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1170 3.2e-05 1024 170 672 547840 53.8908 26.9268 285.887 837.799 1204.69 1204.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 6.4e-05 1024 250 480 158720 45.7972 13.5148 162.176 419.06 640.766 640.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 6.4e-05 4096 190 6048 289760 46.2342 55.6743 4529.31 1675.59 6306.89 6306.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1610 0.001024 4096 310 720 17120 2.72794 29.2913 199.512 231.574 231.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 6.4e-05 2048 82 5856 163840 78.7833 28.409 1544.6 837.922 2489.9 2490.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 6.4e-05 2048 360 1536 284160 43.1879 28.3546 540.858 837.437 1449.98 1450.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.001024 1024 120 96 18720 0.753664 1.00611 51.1693 52.9713 53.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000256 1024 150 816 72720 2.92045 3.42154 30.9196 104.898 142.229 142.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.000512 512 240 240 34080 1.15386 0.830624 6.8552 26.3005 35.2404 35.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000512 512 60 768 35520 0.728928 0.828384 7.67437 26.2859 35.5867 35.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1170 3.2e-05 1024 170 672 545280 54.0467 26.8657 266.998 834.542 1182.64 1182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 6.4e-05 1024 250 480 153600 45.6736 13.3734 157.51 412.318 629.087 629.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 6.4e-05 4096 190 6048 289680 46.3701 55.6974 3697.83 1675.62 5475.59 5475.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1610 0.001024 4096 310 720 17040 2.71747 0 196.155 198.881 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 6.4e-05 2048 360 1536 284928 42.9769 28.332 1415.02 838.28 2324.75 2324.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.001024 1024 120 96 18864 0.755712 2.47651 51.2897 54.5653 54.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000256 1024 150 816 72960 2.90739 3.41638 80.875 104.954 192.226 192.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.000512 512 240 240 34368 1.1497 0.829888 6.48541 26.3412 34.9118 35.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000512 512 60 768 35712 0.727968 0.831488 19.4249 26.3259 47.3824 47.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1170 3.2e-05 1024 170 672 546816 53.9089 27.1279 616.104 837.181 1534.51 1534.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 6.4e-05 1024 250 480 156672 45.5402 13.4539 131.778 416.668 607.651 607.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 6.4e-05 4096 190 6048 289824 46.2465 55.6533 9594.17 1677.36 11373.5 11373.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.001024 4096 310 720 17184 2.72998 60.7571 198.763 262.292 262.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 6.4e-05 2048 82 5856 164352 78.5775 28.5304 3303.36 837.248 4247.91 4248.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 6.4e-05 2048 360 1536 284160 42.9697 28.3147 889.027 837.284 1797.74 1797.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.001024 1024 120 96 18816 0.759808 1.50547 51.2878 53.5947 53.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000256 1024 150 816 72768 2.90074 3.40992 50.5908 104.874 161.847 161.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.000512 512 240 240 34176 1.14896 0.82864 4.33318 26.2349 32.6524 32.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000512 512 60 768 35520 0.724896 0.829472 12.5956 26.2237 40.4431 40.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1170 3.2e-05 1024 170 672 546816 53.8018 26.8595 385.237 837.151 1303.24 1303.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 6.4e-05 1024 250 480 153600 45.4041 13.3152 118.143 412.564 589.639 589.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 6.4e-05 4096 190 6048 289728 46.1172 55.6007 6051.06 1677.42 7830.27 7830.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.001024 4096 310 720 17088 2.73754 38.9776 197.437 239.196 239.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 6.4e-05 2048 82 5856 162816 78.2279 28.3013 2055.34 833.156 2995.22 2995.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 6.4e-05 2048 360 1536 284544 43.035 28.4736 717.632 837.739 1627.02 1627.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.001024 1024 120 96 18720 0.759776 1.24314 51.1968 53.241 53.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000256 1024 150 816 72576 2.90538 3.40992 40.895 104.593 151.878 151.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.000512 512 240 240 33984 1.14483 0.823616 3.48582 26.1181 31.6822 31.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000512 512 60 768 35424 0.727424 0.833344 10.2564 26.3001 38.1898 38.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1170 3.2e-05 1024 170 672 543744 54.0313 26.837 310.244 834.596 1225.91 1226.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 6.4e-05 1024 250 480 147456 45.8087 13.2782 104.758 408.165 572.232 572.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 6.4e-05 4096 190 6048 289440 46.207 55.657 4889.84 1675.23 6667.02 6667.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.001024 4096 310 720 16992 2.73693 31.8547 197.024 231.659 231.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 6.4e-05 2048 82 5856 161280 78.2442 28.0515 1652.06 828.486 2587.04 2587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 6.4e-05 2048 360 1536 284160 43.0525 28.2962 607.056 836.965 1515.51 1515.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.001024 1024 120 96 18624 0.753664 1.05472 50.0871 51.9394 52.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000256 1024 150 816 72192 2.90032 3.40854 34.5872 104.415 145.387 145.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.000512 512 240 240 33792 1.14451 0.821568 9.23395 26.0321 37.3339 37.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000512 512 60 768 35328 0.727424 0.831168 8.65267 26.2759 36.5598 36.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1170 3.2e-05 1024 170 672 540672 54.0581 26.7334 315.655 832.575 1229.22 1229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 6.4e-05 1024 250 480 147456 46.3148 13.3468 203.565 412.405 675.852 676.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 6.4e-05 4096 190 6048 289536 46.1904 55.6027 4128.69 1675.75 5906.3 5906.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1610 0.001024 4096 310 720 16896 2.71155 26.5563 198.931 228.243 228.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 6.4e-05 2048 82 5856 159744 78.0259 27.8917 1380.05 827.957 2314.12 2314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 6.4e-05 2048 360 1536 284928 43.1357 28.3977 1307.88 838.305 2217.85 2217.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.001024 1024 120 96 18872 0.7584 2.27942 51.3068 54.3884 54.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000256 1024 150 816 72912 2.92058 3.4263 75.2469 104.962 186.625 186.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.000512 512 240 240 34272 1.15117 0.833344 6.14227 26.334 34.5693 34.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000512 512 60 768 35728 0.733184 0.833792 18.2709 26.3283 46.2368 46.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1170 3.2e-05 1024 170 672 546560 54.1007 26.923 570.866 837.137 1489.22 1489.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 6.4e-05 1024 250 480 157696 45.8336 13.5185 124.359 418.659 602.592 602.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 6.4e-05 4096 190 6048 289744 46.4114 55.7175 8856.22 1677.03 10635.5 10635.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.001024 4096 310 720 17136 2.73408 56.529 200.003 259.326 259.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 6.4e-05 2048 82 5856 163072 79.0553 28.4119 3039.41 837.217 3984.29 3984.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 6.4e-05 2048 360 1536 284032 43.045 28.4355 824.385 837.339 1733.34 1733.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.001024 1024 120 96 18816 0.75728 1.41949 51.3075 53.5275 53.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000256 1024 150 816 72800 2.90982 3.41197 47.2447 104.897 158.533 158.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.000512 512 240 240 33600 1.14669 0.82016 4.12624 26.0754 32.2735 32.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000512 512 60 768 35392 0.724064 0.825824 11.819 26.2114 39.654 39.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1170 3.2e-05 1024 170 672 544768 54.2129 26.8981 359.123 837.189 1277.61 1277.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 6.4e-05 1024 250 480 150528 46.0917 14.2396 75.0754 413.966 549.581 549.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 6.4e-05 4096 190 6048 289632 46.2389 55.6518 5615.38 1677.56 7394.92 7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.001024 4096 310 720 17024 2.71562 35.8008 198.201 236.777 236.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 6.4e-05 2048 82 5856 161280 79.1836 28.3147 1893.91 837.342 2838.94 2839.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 6.4e-05 2048 360 1536 283584 43.2607 28.3956 678.034 837.422 1587.26 1587.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.001024 1024 120 96 18648 0.755712 1.36819 50.1013 52.2678 52.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000256 1024 150 816 72576 2.9223 3.42422 38.7255 104.962 150.104 150.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.000512 512 240 240 33600 1.14707 0.817152 3.22339 25.9631 31.2522 31.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000512 512 60 768 35280 0.724704 0.827392 9.65018 26.1737 37.446 37.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1170 3.2e-05 1024 170 672 542976 54.4989 27.0227 293.12 837.189 1212.03 1212.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 6.4e-05 1024 250 480 150528 46.8944 13.5305 77.7 418.799 557.137 557.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 6.4e-05 4096 190 6048 289296 46.3667 55.7103 4619.05 1676.53 6397.74 6397.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.001024 4096 310 720 16968 2.73994 29.8557 194.956 227.593 227.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 6.4e-05 2048 82 5856 161280 79.3627 28.3524 1557.91 840.468 2506.29 2506.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 6.4e-05 2048 360 1536 283136 43.0835 28.3013 608.983 837.068 1517.58 1517.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.001024 1024 120 96 18592 0.75328 1.23498 50.0852 52.1158 52.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000256 1024 150 816 72128 2.89382 3.40378 34.9516 104.369 145.69 145.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.000512 512 240 240 33152 1.15712 0.825728 3.05949 26.1316 31.282 31.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000512 512 60 768 34944 0.724992 0.825408 8.58765 26.1217 36.3313 36.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1170 3.2e-05 1024 170 672 544768 54.1422 26.8692 266.995 836.749 1184.95 1185.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 6.4e-05 1024 250 480 143360 45.7829 13.2298 89.0038 404.209 552.446 552.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 6.4e-05 4096 190 6048 289408 46.156 55.5971 4167.89 1676.26 5945.98 5946.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.001024 4096 310 720 16800 2.72486 26.673 195.461 224.899 224.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 6.4e-05 2048 82 5856 157696 78.8086 27.9593 1376.73 827.447 2311.14 2311.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 6.4e-05 2048 360 1536 285184 42.9505 28.5472 1271.33 837.853 2180.82 2180.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.001024 1024 120 96 18816 0.760768 2.19846 51.2208 54.2248 54.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000256 1024 150 816 72832 2.90202 3.4089 72.2949 104.737 183.417 183.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.000512 512 240 240 34304 1.14832 0.830624 5.94342 26.2785 34.3061 34.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000512 512 60 768 35712 0.725184 0.827968 17.8738 26.2641 45.7689 45.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1170 3.2e-05 1024 170 672 548864 53.7822 26.8846 552.488 837.837 1471.18 1471.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 6.4e-05 1024 250 480 159744 45.3824 13.4814 120.722 417.652 597.449 597.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 6.4e-05 4096 190 6048 289664 46.2095 55.595 8573.2 1675.49 10350.6 10350.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.001024 4096 310 720 17152 2.73818 55.2388 198.977 257.015 257.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 6.4e-05 2048 82 5856 163840 78.4647 28.3736 2879.49 835.128 3821.66 3821.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 6.4e-05 2048 360 1536 284672 43.0517 28.3976 823.169 838.346 1733.11 1733.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.001024 1024 120 96 18688 0.759712 1.54419 50.0821 52.4286 52.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000256 1024 150 816 72704 2.90627 3.40979 47.0977 104.666 158.151 158.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.000512 512 240 240 34304 1.15098 0.831488 3.83283 26.3256 32.2459 32.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000512 512 60 768 35584 0.72704 0.831424 11.6183 26.3121 39.5598 39.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1170 3.2e-05 1024 170 672 544768 53.9142 26.8231 354.804 835.195 1270.93 1271.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 6.4e-05 1024 250 480 155648 45.9186 13.5004 75.8819 417.787 553.299 553.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 6.4e-05 4096 190 6048 289536 46.2254 55.5996 5531.91 1676.5 7310.32 7310.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.001024 4096 310 720 17024 2.7192 35.3668 197.193 235.336 235.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 6.4e-05 2048 82 5856 163840 78.4621 28.2462 1824.76 835.379 2767.04 2767.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 6.4e-05 2048 360 1536 284160 43.0349 28.3423 688.023 836.847 1596.39 1596.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.001024 1024 120 96 18624 0.751904 1.18186 50.0835 52.061 52.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000256 1024 150 816 72192 2.89846 3.40717 39.5652 104.395 150.336 150.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.000512 512 240 240 33792 1.14077 0.817792 3.30768 26.0175 31.3923 31.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000512 512 60 768 35328 0.726784 0.829888 9.7424 26.2664 37.6389 37.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1170 3.2e-05 1024 170 672 540672 54.0586 26.7366 295.013 832.47 1208.47 1208.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 6.4e-05 1024 250 480 147456 46.3028 13.3188 61.3096 412.337 533.485 533.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 6.4e-05 4096 190 6048 289536 46.2174 55.5969 4630.67 1675.52 6408.08 6408.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.001024 4096 310 720 16896 2.7095 29.6141 196.816 229.198 229.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 6.4e-05 2048 82 5856 159744 78.0231 27.9056 1451.33 824.527 2381.98 2382.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 6.4e-05 2048 360 1536 282624 43.061 28.2697 603.768 836.515 1511.75 1511.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.001024 1024 120 96 18432 0.746112 1.37629 49.9323 52.0991 52.1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.000256 1024 150 816 72704 2.90605 3.41197 34.9857 104.916 146.29 146.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.000512 512 240 240 32768 1.13725 0.809536 2.94378 25.7451 30.7423 30.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000512 512 60 768 34816 0.725312 0.825152 8.24419 26.0733 35.9399 36.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1170 3.2e-05 1024 170 672 540672 54.3939 26.8188 259.278 835.991 1176.67 1176.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 6.4e-05 1024 250 480 147456 47.1894 13.5782 54.5621 418.277 533.817 533.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 6.4e-05 4096 190 6048 288768 46.2152 55.5991 4069.65 1675.41 5846.95 5847.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.001024 4096 310 720 16896 2.71802 26.1675 196.997 225.943 225.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 6.4e-05 2048 82 5856 163840 78.4674 28.2542 1310.98 838.765 2256.65 2256.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 6.4e-05 2048 360 1536 285120 43.1036 28.3607 1240.32 837.554 2149.48 2149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.001024 1024 120 96 18864 0.764704 2.19955 51.3479 54.3568 54.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000256 1024 150 816 72864 2.92269 3.42662 70.7718 104.883 182.08 182.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.000512 512 240 240 34272 1.14957 0.832576 5.8704 26.2648 34.2231 34.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000512 512 60 768 35568 0.72896 0.827904 17.7516 26.2523 45.6335 45.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1170 3.2e-05 1024 170 672 548352 54.0134 26.9417 531.874 837.448 1450.47 1450.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 6.4e-05 1024 250 480 156672 45.4147 13.4062 115.872 414.304 589.214 589.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 6.4e-05 4096 190 6048 289728 46.3906 55.7261 8575.08 1676.05 10353.3 10353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.001024 4096 310 720 17136 2.73386 54.8434 199.967 257.588 257.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 6.4e-05 2048 82 5856 163584 78.6901 28.3053 2916.9 834.607 3858.71 3858.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 6.4e-05 2048 360 1536 284544 43.0197 28.4183 862.067 837.765 1771.41 1771.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.001024 1024 120 96 18720 0.75776 1.47456 51.201 53.4753 53.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000256 1024 150 816 72576 2.90781 3.41398 48.953 104.597 159.94 160.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.000512 512 240 240 33984 1.14275 0.826592 4.12877 26.1169 32.3222 32.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000512 512 60 768 35424 0.727616 0.832416 12.1469 26.3035 40.0797 40.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1170 3.2e-05 1024 170 672 543744 54.0243 26.8396 370.067 834.477 1285.61 1285.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 6.4e-05 1024 250 480 147456 45.8002 13.2561 75.8511 408.17 543.288 543.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 6.4e-05 4096 190 6048 289440 46.2183 55.6477 5901.78 1675.29 7679.02 7679.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.001024 4096 310 720 16992 2.71958 38.0948 197.026 237.898 237.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 6.4e-05 2048 82 5856 161280 78.2202 28.1196 1971.89 828.498 2906.92 2907.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 6.4e-05 2048 360 1536 283392 43.1355 28.3566 727.442 835.446 1634.52 1634.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.001024 1024 120 96 18576 0.745376 1.4079 50.0709 52.2679 52.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000256 1024 150 816 72576 2.91635 3.41734 41.7222 104.761 152.89 152.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.000512 512 240 240 32832 1.148 0.811136 3.66429 25.7964 31.5281 31.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000512 512 60 768 34992 0.725344 0.823296 10.2531 26.0811 37.9516 38.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1170 3.2e-05 1024 170 672 546048 53.8933 26.8783 315.291 835.156 1231.41 1231.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 6.4e-05 1024 250 480 152064 45.2608 13.2826 66.8031 408.558 534.118 534.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 6.4e-05 4096 190 6048 289008 46.3734 55.7061 4997.37 1675.32 6774.85 6774.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.001024 4096 310 720 16848 2.71606 32.5775 195.546 230.9 230.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 6.4e-05 2048 82 5856 158976 79.6635 28.3232 1653.48 835.459 2597.12 2597.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 6.4e-05 2048 360 1536 283392 42.9051 28.2684 728.527 835.742 1635.58 1635.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.001024 1024 120 96 18432 0.746624 1.22086 49.9755 51.9871 52.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000256 1024 150 816 72576 2.90054 3.41334 41.8523 104.873 153.112 153.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.000512 512 240 240 33408 1.13907 0.813056 3.5847 25.8517 31.4913 31.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000512 512 60 768 35136 0.72704 0.82944 10.3185 26.2228 38.1668 38.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1170 3.2e-05 1024 170 672 534528 54.0761 26.5577 308.133 829.157 1218.12 1218.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 6.4e-05 1024 250 480 129024 46.3845 13.1761 57.6117 396.326 513.709 513.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 6.4e-05 4096 190 6048 289152 46.1107 55.6029 5006.73 1677.57 6786.09 6786.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.001024 4096 310 720 16704 2.69926 31.6824 197.462 231.9 231.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 6.4e-05 2048 82 5856 156672 77.6936 27.6418 1637.9 817.181 2560.61 2560.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 6.4e-05 2048 360 1536 284800 43.038 28.3587 1228.99 837.936 2138.47 2138.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.001024 1024 120 96 18800 0.7664 2.0959 51.2212 54.1267 54.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000256 1024 150 816 72800 2.90864 3.41766 69.5029 104.722 180.624 180.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.000512 512 240 240 33920 1.15085 0.825344 5.87402 26.1572 34.111 34.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000512 512 60 768 35680 0.725472 0.82992 17.4358 26.2583 45.3236 45.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1170 3.2e-05 1024 170 672 547840 53.9154 26.9292 524.943 837.818 1443.8 1443.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 6.4e-05 1024 250 480 158720 45.6984 13.5127 114.467 431.157 605.045 605.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 6.4e-05 4096 190 6048 289760 46.2623 55.6981 8485.13 1675.6 10262.8 10262.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.001024 4096 310 720 17120 2.73382 53.9973 200.981 257.769 257.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 6.4e-05 2048 82 5856 163840 78.7517 28.4938 2874.45 837.994 3819.88 3820.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 6.4e-05 2048 360 1536 284160 43.0132 28.375 879.312 838.135 1788.98 1789.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.001024 1024 120 96 18720 0.757568 1.62304 51.2216 53.6448 53.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000256 1024 150 816 72640 2.89994 3.40787 50.2441 104.618 161.246 161.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.000512 512 240 240 33280 1.14826 0.819168 4.16573 26.002 32.2417 32.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000512 512 60 768 35520 0.724224 0.8272 12.4731 26.2004 40.2962 40.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1170 3.2e-05 1024 170 672 547840 53.7992 26.8898 379.487 837.908 1298.28 1298.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 6.4e-05 1024 250 480 153600 45.3978 13.3161 80.5756 412.305 551.811 551.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 6.4e-05 4096 190 6048 289600 46.1409 55.6032 6018.18 1676.91 7796.91 7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.001024 4096 310 720 16960 2.71491 38.6537 195.963 237.392 237.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 6.4e-05 2048 82 5856 163840 78.5828 28.3516 2047.71 838.124 2992.97 2993.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 6.4e-05 2048 360 1536 282240 43.0987 28.3682 721.08 835.7 1628.39 1628.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.001024 1024 120 96 18480 0.743424 1.42749 49.9812 52.1955 52.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000256 1024 150 816 72480 2.91254 3.41606 41.3652 104.822 152.585 152.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.000512 512 240 240 33600 1.15107 0.821184 3.72662 26.0796 31.8836 31.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000512 512 60 768 35040 0.718848 0.821504 10.2636 26.0693 37.9434 38.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1170 3.2e-05 1024 170 672 545280 53.8584 26.8452 312.994 835.368 1229.26 1229.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 6.4e-05 1024 250 480 153600 45.4511 13.3369 67.0081 412.798 538.806 538.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 6.4e-05 4096 190 6048 289440 46.2281 55.6756 4974.97 1676.32 6753.27 6753.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.001024 4096 310 720 16800 2.70336 31.8544 197.581 232.196 232.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 6.4e-05 2048 82 5856 153600 79.2945 27.9734 1583.21 828.885 2519.55 2519.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 6.4e-05 2048 360 1536 281600 42.8505 28.1671 672.577 831.84 1575.58 1575.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.001024 1024 120 96 18560 0.74752 1.25683 51.2266 53.2729 53.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000256 1024 150 816 72320 2.89747 3.40774 38.4565 104.417 149.248 149.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.000512 512 240 240 33280 1.1544 0.824704 3.40691 26.1125 31.6041 31.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000512 512 60 768 35200 0.724992 0.827552 9.62531 26.096 37.3486 37.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1170 3.2e-05 1024 170 672 542720 54.5136 26.8884 291.402 838.268 1211.27 1211.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 6.4e-05 1024 250 480 143360 46.9136 13.3267 59.3062 412.582 532.339 532.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 6.4e-05 4096 190 6048 288640 46.2554 55.6024 4578.7 1674.17 6354.81 6354.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.001024 4096 310 720 16640 2.69696 29.6724 194.87 227.298 227.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 6.4e-05 2048 82 5856 153600 79.2507 28.0508 1475 824.973 2407.48 2407.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 6.4e-05 2048 360 1550 285696 42.8569 28.3911 1082.96 837.895 1992.25 1992.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.001024 1024 120 100 18880 0.745312 1.94941 51.3031 54.0393 54.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.000256 1024 150 800 73024 2.90202 3.41955 60.6147 104.885 171.894 171.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 0.000512 512 240 250 34176 1.14838 0.8296 8.06976 26.2614 36.4094 36.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000512 512 60 750 35776 0.725664 0.830816 15.0193 26.2949 42.9436 43.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1170 3.2e-05 1024 170 650 545792 54.1362 26.8791 485.326 837.877 1404.41 1404.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 6.4e-05 1024 250 450 163840 44.8612 13.4902 176.408 417.993 652.974 653.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 6.4e-05 4096 190 6050 289856 46.1744 55.5942 7522.57 1676.24 9300.67 9300.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1610 0.001024 4096 310 750 17088 2.73296 49.7644 198.333 250.874 250.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 6.4e-05 2048 82 5850 165888 78.2327 28.3065 2564.79 837.882 3509.4 3509.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 6.4e-05 2048 360 1550 285696 42.903 28.324 698.184 837.871 1607.42 1607.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.001024 1024 120 100 18816 0.761696 1.29139 51.2532 53.348 53.4119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.000256 1024 150 800 72832 2.90406 3.41136 39.0518 104.741 150.181 150.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 0.000512 512 240 250 34048 1.15027 0.829152 7.67354 26.281 36.0325 36.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000512 512 60 750 35712 0.72512 0.82944 9.71238 26.2698 37.6053 37.6799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1170 3.2e-05 1024 170 650 544768 54.311 26.8803 363.145 837.791 1282.32 1282.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 6.4e-05 1024 250 450 163840 44.9706 13.4831 175.35 417.674 651.692 651.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 6.4e-05 4096 190 6050 289664 46.2308 55.5889 4770.48 1675.51 6547.89 6547.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1610 0.001024 4096 310 750 17024 2.72179 31.482 197.347 231.593 231.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 6.4e-05 2048 82 5850 163840 78.4718 28.2685 1623.72 835.192 2565.85 2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1980 6.4e-05 2048 360 1550 284928 42.9055 28.4236 574.643 837.371 1483.48 1483.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.001024 1024 120 100 18816 0.759072 1.06848 51.3209 53.1888 53.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.000256 1024 150 800 72768 2.8991 3.41328 32.1033 104.882 143.369 143.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1520 0.000512 512 240 250 33792 1.15053 0.827424 8.46883 26.2379 36.7837 36.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.000512 512 60 750 35520 0.725312 0.828576 7.99536 26.2341 35.8541 35.9302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1170 3.2e-05 1024 170 650 543744 54.2257 26.8629 316.379 837.224 1234.88 1235.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 6.4e-05 1024 250 450 159744 44.6753 13.3272 172.913 412.598 643.73 643.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 6.4e-05 4096 190 6050 289728 46.1417 55.5854 3901.51 1677.82 5681.13 5681.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1610 0.001024 4096 310 750 16992 2.71661 26.2987 198.535 227.594 227.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 6.4e-05 2048 82 5850 162816 78.2589 28.2028 1319.79 836.338 2262.78 2262.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 6.4e-05 2048 360 1550 285760 43.0641 28.4787 1021.9 838.603 1932.19 1932.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.001024 1024 120 100 18840 0.761856 1.75411 51.2821 53.8397 53.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000256 1024 150 800 72960 2.92342 3.42483 56.7633 104.987 168.175 168.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.000512 512 240 250 34080 1.15034 0.831008 4.91318 26.2758 33.282 33.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000512 512 60 750 35760 0.72848 0.832928 13.958 26.319 41.9115 41.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1170 3.2e-05 1024 170 650 545280 54.3524 26.9445 432.226 838.55 1352.27 1352.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 6.4e-05 1024 250 450 163840 45.1581 13.5826 112.488 419.413 590.865 591.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 6.4e-05 4096 190 6050 289760 46.4007 55.6975 6980.37 1678 8760.55 8760.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.001024 4096 310 750 17080 2.74685 46.0444 198.408 247.245 247.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 6.4e-05 2048 82 5850 165120 78.7054 28.4201 2397.15 838.6 3343.08 3343.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 6.4e-05 2048 360 1550 285440 42.9667 28.3566 655.996 838.702 1566.17 1566.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.001024 1024 120 100 18800 0.763904 1.16736 51.2774 53.2524 53.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000256 1024 150 800 72800 2.90954 3.4152 36.7489 104.822 147.97 148.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.000512 512 240 250 33920 1.15149 0.825344 7.03264 26.1892 35.2966 35.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000512 512 60 750 35680 0.72624 0.82944 9.1095 26.2828 37.0222 37.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1170 3.2e-05 1024 170 650 545280 54.2042 26.9189 277.524 838.59 1197.43 1197.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 6.4e-05 1024 250 450 163840 45.2278 13.5173 159.722 419.462 638.152 638.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 6.4e-05 4096 190 6050 289600 46.2785 55.6752 4477.51 1677.28 6256.82 6256.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1610 0.001024 4096 310 750 17040 2.73046 29.5649 198.115 230.455 230.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 6.4e-05 2048 82 5850 163840 78.7305 28.3525 1526.23 838.708 2472.22 2472.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 6.4e-05 2048 360 1550 285120 43.075 28.4631 546.499 837.203 1455.38 1455.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.001024 1024 120 100 18720 0.757152 1.05677 51.2026 53.0592 53.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000256 1024 150 800 72720 2.91978 3.42707 30.7417 104.889 142.046 142.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.000512 512 240 250 34080 1.15594 0.83056 7.08429 26.2981 35.4682 35.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000512 512 60 750 35520 0.727872 0.829888 7.64205 26.2881 35.5587 35.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1170 3.2e-05 1024 170 650 541440 54.5544 26.8688 264.317 834.466 1180.4 1180.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 6.4e-05 1024 250 450 153600 45.716 13.3489 151.827 412.268 623.379 623.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 6.4e-05 4096 190 6050 289440 46.3654 55.7117 3726.23 1675.46 5503.84 5503.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1610 0.001024 4096 310 750 16920 2.7177 25.142 197.098 225.002 225.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 6.4e-05 2048 82 5850 161280 79.2226 28.3668 1253.85 834.639 2196.26 2196.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 6.4e-05 2048 360 1550 285440 42.8905 28.4091 470.252 838.177 1379.87 1379.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.001024 1024 120 100 18720 0.761184 0.964608 51.2635 53.0342 53.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.000256 1024 150 800 72640 2.90246 3.40582 26.5103 104.622 137.51 137.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 0.000512 512 240 250 33280 1.14989 0.817664 6.70646 25.9998 34.7728 34.8711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000512 512 60 750 35520 0.726848 0.828128 6.61917 26.2118 34.4562 34.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1170 3.2e-05 1024 170 650 542720 54.4455 26.8845 266.741 837.968 1186.23 1186.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 6.4e-05 1024 250 450 153600 45.5187 13.3673 149.143 412.338 620.587 620.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 6.4e-05 4096 190 6050 289600 46.1701 55.5766 3220.93 1676.13 4998.88 4998.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1610 0.001024 4096 310 750 16960 2.72557 21.7375 197.781 222.287 222.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 6.4e-05 2048 82 5850 163840 78.5933 28.3308 1094.21 838.173 2039.51 2039.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 6.4e-05 2048 360 1550 285312 42.9259 28.4365 1392.17 837.497 2301.17 2301.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.001024 1024 120 100 18864 0.760672 2.49859 51.3007 54.6038 54.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000256 1024 150 800 72960 2.90832 3.41456 78.3962 104.854 189.645 189.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.000512 512 240 250 34176 1.15043 0.833248 6.59846 26.313 35.0035 35.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000512 512 60 750 35712 0.726912 0.834144 18.8241 26.3072 46.764 46.8416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1170 3.2e-05 1024 170 650 543744 54.2938 26.8943 594.14 836.509 1512.03 1512.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 6.4e-05 1024 250 450 162816 44.7552 13.455 129.622 416.275 604.32 604.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 6.4e-05 4096 190 6050 289728 46.2316 55.6606 9450.46 1675.77 11228.2 11228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.001024 4096 310 750 17088 2.7303 62.3657 196.6 261.758 261.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 6.4e-05 2048 82 5850 164352 78.5895 28.3162 3245.01 838.789 4190.9 4191.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 6.4e-05 2048 360 1550 284928 42.9047 28.3186 866.776 836.725 1774.87 1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.001024 1024 120 100 18816 0.759776 1.52781 51.2987 53.6305 53.6963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000256 1024 150 800 72768 2.90461 3.40794 48.6338 104.803 159.83 159.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.000512 512 240 250 33792 1.15248 0.826368 4.27526 26.2178 32.5779 32.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000512 512 60 750 35520 0.724576 0.82944 12.0185 26.2068 39.851 39.9299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1170 3.2e-05 1024 170 650 543744 54.2054 26.8636 367.843 836.577 1285.69 1285.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 6.4e-05 1024 250 450 159744 44.6098 13.3222 118.221 412.281 588.645 588.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 6.4e-05 4096 190 6050 289728 46.1783 55.5893 5875.15 1676.27 7653.27 7653.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.001024 4096 310 750 16992 2.74211 39.5325 197.402 239.72 239.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 6.4e-05 2048 82 5850 162816 78.2691 28.2716 1994.17 832.634 2933.55 2933.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 6.4e-05 2048 360 1550 284544 43.0519 28.3423 705.762 837.724 1615.02 1615.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.001024 1024 120 100 18720 0.760384 1.25133 51.2309 53.2871 53.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000256 1024 150 800 72576 2.91226 3.41206 39.706 104.592 150.696 150.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.000512 512 240 250 33408 1.15414 0.8272 3.54061 26.1176 31.7411 31.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000512 512 60 750 35424 0.727616 0.835264 9.94781 26.3004 37.8854 37.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1170 3.2e-05 1024 170 650 539136 54.5053 26.842 297.773 834.43 1213.75 1213.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 6.4e-05 1024 250 450 156672 44.4936 13.2556 107.232 408.153 573.354 573.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 6.4e-05 4096 190 6050 289440 46.2592 55.6441 4807.55 1676.05 6585.58 6585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.001024 4096 310 750 16992 2.74714 32.5985 197.601 232.992 233.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 6.4e-05 2048 82 5850 161280 78.2264 28.0549 1619.81 828.481 2554.77 2554.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 6.4e-05 2048 360 1550 284160 43.0074 28.3075 600.449 837.662 1509.56 1509.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.001024 1024 120 100 18624 0.757024 1.07715 51.1867 53.0651 53.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000256 1024 150 800 72192 2.89427 3.4016 33.7453 104.497 144.609 144.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.000512 512 240 250 33024 1.1487 0.8192 9.06224 26.0462 37.1746 37.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000512 512 60 750 35328 0.731136 0.8328 8.40003 26.2945 36.3304 36.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1170 3.2e-05 1024 170 650 540672 54.0731 26.7399 309.415 833.264 1223.69 1223.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 6.4e-05 1024 250 450 159744 44.694 13.3188 202.999 412.74 673.968 674.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 6.4e-05 4096 190 6050 289536 46.2172 55.6032 4094.94 1677.14 5873.98 5874.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1610 0.001024 4096 310 750 16896 2.72246 27.3428 197.452 227.562 227.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 6.4e-05 2048 82 5850 159744 78.0049 27.9251 1366.08 825.279 2297.48 2297.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 6.4e-05 2048 360 1550 285376 43.0995 28.4936 1278.26 837.486 2187.48 2187.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.001024 1024 120 100 18816 0.743872 2.30195 51.2421 54.3332 54.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000256 1024 150 800 72912 2.92179 3.42803 72.2398 104.863 183.522 183.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.000512 512 240 250 34048 1.15798 0.833312 6.19811 26.3105 34.6077 34.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000512 512 60 750 35728 0.729632 0.831488 17.5246 26.2978 45.4564 45.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1170 3.2e-05 1024 170 650 544768 54.297 26.9273 550.096 836.203 1467.72 1467.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 6.4e-05 1024 250 450 164864 44.927 13.5229 122.189 418.245 599.107 599.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 6.4e-05 4096 190 6050 289744 46.3688 55.7355 8682.22 1676.12 10460.5 10460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.001024 4096 310 750 17080 2.72998 57.2027 197.622 257.616 257.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 6.4e-05 2048 82 5850 164864 78.6526 28.3741 2995.16 838.664 3941.05 3941.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 6.4e-05 2048 360 1550 284928 42.9799 28.3536 810.442 837.246 1719.17 1719.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.001024 1024 120 100 18704 0.7544 1.44358 51.1865 53.4267 53.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000256 1024 150 800 72800 2.9049 3.41786 45.6965 104.891 156.979 157.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.000512 512 240 250 33600 1.14586 0.820288 4.21645 26.0719 32.3617 32.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000512 512 60 750 35392 0.723776 0.827392 11.4192 26.2098 39.2525 39.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1170 3.2e-05 1024 170 650 544768 54.1867 26.966 348.105 837.086 1266.54 1266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 6.4e-05 1024 250 450 157696 45.1186 13.5288 74.6302 413.912 547.405 547.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 6.4e-05 4096 190 6050 289632 46.2476 55.6463 5522.59 1676.68 7301.24 7301.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.001024 4096 310 750 17024 2.72717 36.6248 196.627 236.038 236.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 6.4e-05 2048 82 5850 164864 78.4828 28.4262 1900.75 837.245 2845.1 2845.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 6.4e-05 2048 360 1550 284928 43.1062 28.3525 666.016 836.917 1574.54 1574.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.001024 1024 120 100 18648 0.757984 1.39277 51.1716 53.3659 53.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000256 1024 150 800 72576 2.92461 3.42906 37.3828 104.893 148.701 148.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.000512 512 240 250 32928 1.15744 0.816512 3.2833 25.9458 31.307 31.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000512 512 60 750 35280 0.725184 0.82576 9.31619 26.157 37.0973 37.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1170 3.2e-05 1024 170 650 542976 54.519 26.9292 283.097 836.675 1201.42 1201.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 6.4e-05 1024 250 450 161280 45.3816 13.5276 63.0974 418.557 540.775 540.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 6.4e-05 4096 190 6050 289296 46.3653 55.7166 4524.27 1675.38 6301.82 6301.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.001024 4096 310 750 16968 2.72998 30.4132 197.542 230.745 230.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 6.4e-05 2048 82 5850 161280 79.3134 28.3554 1524.56 836.913 2469.35 2469.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 6.4e-05 2048 360 1550 284928 42.9185 28.3136 599.69 837.059 1508.13 1508.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.001024 1024 120 100 18592 0.75712 1.24691 51.1674 53.2148 53.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000256 1024 150 800 72128 2.8959 3.4023 33.6497 104.37 144.393 144.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.000512 512 240 250 33152 1.15702 0.826368 3.08954 26.1335 31.3112 31.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000512 512 60 750 34944 0.72352 0.824896 8.3023 26.1222 36.0449 36.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1170 3.2e-05 1024 170 650 544768 54.1469 26.8718 257.176 836.762 1175.15 1175.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 6.4e-05 1024 250 450 143360 45.7642 13.2317 85.6133 404.222 549.047 549.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 6.4e-05 4096 190 6050 289408 46.1283 55.5876 4082.23 1676.31 5860.33 5860.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.001024 4096 310 750 16800 2.73971 27.1999 197.059 227.04 227.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 6.4e-05 2048 82 5850 157696 78.8157 27.9695 1346.13 827.462 2280.57 2280.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 6.4e-05 2048 360 1550 285696 42.8972 28.3301 1270.36 838.679 2180.41 2180.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.001024 1024 120 100 18816 0.748928 2.26317 51.282 54.3381 54.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000256 1024 150 800 72832 2.9033 3.40947 71.2077 104.843 182.434 182.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.000512 512 240 250 34048 1.14934 0.829664 6.16378 26.3057 34.5571 34.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000512 512 60 750 35712 0.72704 0.82944 17.6686 26.2922 45.5893 45.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1170 3.2e-05 1024 170 650 544768 54.2702 26.882 537.605 838.676 1457.63 1457.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 6.4e-05 1024 250 450 163840 44.859 13.4829 118.966 418.068 595.584 595.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 6.4e-05 4096 190 6050 289664 46.2295 55.6054 8573.24 1677.11 10352.3 10352.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.001024 4096 310 750 17024 2.72842 56.5712 197.868 257.229 257.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 6.4e-05 2048 82 5850 163840 78.4559 28.3037 2883.31 835.925 3826.19 3826.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 6.4e-05 2048 360 1550 285696 42.9337 28.4988 824.843 838.998 1735.42 1735.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.001024 1024 120 100 18688 0.75776 1.61002 51.1939 53.6048 53.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000256 1024 150 800 72704 2.9031 3.41066 46.0804 104.746 157.212 157.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.000512 512 240 250 33792 1.15827 0.835616 4.01194 26.3476 32.4569 32.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000512 512 60 750 35584 0.729088 0.834848 11.5156 26.3352 39.4796 39.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1170 3.2e-05 1024 170 650 540672 54.3547 26.8241 345.367 835.824 1262.56 1262.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 6.4e-05 1024 250 450 163840 44.8709 13.4833 77.6036 418.106 554.28 554.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 6.4e-05 4096 190 6050 289536 46.2131 55.5873 5574.29 1677.25 7353.43 7353.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.001024 4096 310 750 16896 2.71299 37.3244 197.138 237.233 237.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 6.4e-05 2048 82 5850 163840 78.4546 28.266 1861.19 836.002 2804.1 2804.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 6.4e-05 2048 360 1550 284160 43.0322 28.5123 695.116 837.552 1604.35 1604.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.001024 1024 120 100 18624 0.759136 1.24314 51.1874 53.2322 53.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000256 1024 150 800 72192 2.9015 3.40541 39.3165 104.484 150.178 150.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.000512 512 240 250 33024 1.1528 0.817152 3.46291 26.042 31.5812 31.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000512 512 60 750 35328 0.72704 0.82752 9.67683 26.2899 37.5927 37.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1170 3.2e-05 1024 170 650 540672 54.046 26.7346 294.506 833.165 1208.64 1208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 6.4e-05 1024 250 450 159744 44.65 13.3218 65.256 412.682 536.125 536.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 6.4e-05 4096 190 6050 289536 46.2198 55.6155 4685.72 1676.93 6464.56 6464.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.001024 4096 310 750 16896 2.71517 31.3754 196.382 230.533 230.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 6.4e-05 2048 82 5850 159744 78.0135 27.9736 1497.11 828.515 2431.8 2431.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 6.4e-05 2048 360 1550 284672 42.8475 28.2785 617.266 836.502 1525.04 1525.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.001024 1024 120 100 18432 0.747808 1.41078 49.9651 52.1659 52.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000256 1024 150 800 72704 2.91136 3.41197 34.9471 104.917 146.26 146.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.000512 512 240 250 32768 1.14099 0.80896 3.11082 25.7456 30.9137 31.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000512 512 60 750 34816 0.722592 0.825344 8.25549 26.0734 35.9488 36.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1170 3.2e-05 1024 170 650 540672 54.3977 26.8313 260.452 836.006 1177.88 1178.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 6.4e-05 1024 250 450 163840 44.8694 13.4848 59.2559 418.277 536.101 536.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 6.4e-05 4096 190 6050 288768 46.2052 55.5852 4179.72 1675.87 5957.47 5957.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.001024 4096 310 750 16640 2.69926 27.5286 195.172 225.458 225.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 6.4e-05 2048 82 5850 163840 78.4243 28.2538 1340.36 836.355 2283.59 2283.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 6.4e-05 2048 360 1550 285120 43.0976 28.4324 1295.87 837.569 2205.11 2205.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.001024 1024 120 100 18792 0.761056 2.31818 51.2307 54.3502 54.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000256 1024 150 800 72864 2.92013 3.4248 72.484 104.877 183.778 183.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.000512 512 240 250 33984 1.15114 0.82944 6.23424 26.2636 34.5875 34.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000512 512 60 750 35568 0.726912 0.831488 17.9254 26.2481 45.8024 45.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1170 3.2e-05 1024 170 650 543744 54.5104 26.9447 545.934 837.552 1465.13 1465.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 6.4e-05 1024 250 450 161280 44.7702 13.396 119.014 414.311 591.699 591.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 6.4e-05 4096 190 6050 289728 46.3913 55.7261 8895.97 1675.66 10673.8 10673.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.001024 4096 310 750 17064 2.73414 58.5933 200.172 261.558 261.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 6.4e-05 2048 82 5850 163584 78.6431 28.4314 3008.53 834.577 3950.37 3950.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 6.4e-05 2048 360 1550 284544 43.0084 28.3503 920.269 837.798 1829.56 1829.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.001024 1024 120 100 18720 0.759872 1.61568 51.2297 53.6483 53.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000256 1024 150 800 72576 2.90406 3.40992 51.526 104.583 162.496 162.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.000512 512 240 250 33408 1.15661 0.824768 4.53005 26.1203 32.7381 32.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000512 512 60 750 35424 0.729088 0.833056 12.8928 26.2982 40.8253 40.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1170 3.2e-05 1024 170 650 539136 54.52 26.843 385.746 834.397 1301.7 1301.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 6.4e-05 1024 250 450 156672 44.4795 13.4375 82.23 408.131 548.49 548.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 6.4e-05 4096 190 6050 289440 46.2294 55.6448 6309.67 1675.8 8087.42 8087.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.001024 4096 310 750 16992 2.72986 42.4639 196.55 241.804 241.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 6.4e-05 2048 82 5850 161280 78.2221 27.9862 2110.42 828.4 3045.22 3045.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 6.4e-05 2048 360 1550 283392 43.1213 28.3436 754.249 835.555 1661.4 1661.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.001024 1024 120 100 18576 0.74864 1.50256 50.1038 52.3972 52.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000256 1024 150 800 72576 2.91635 3.41395 42.6701 104.777 153.851 153.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.000512 512 240 250 32832 1.14893 0.80992 3.94979 25.8016 31.8174 31.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000512 512 60 750 34992 0.723072 0.821728 10.3769 26.0787 38.0721 38.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1170 3.2e-05 1024 170 650 539136 54.6491 26.871 318.225 835.252 1235.19 1235.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 6.4e-05 1024 250 450 152064 45.269 13.5946 67.0498 408.6 534.722 534.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 6.4e-05 4096 190 6050 289008 46.3933 55.6987 5198.66 1675.96 6976.79 6976.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.001024 4096 310 750 16848 2.71558 35.2327 198.21 236.216 236.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 6.4e-05 2048 82 5850 158976 79.6564 28.3673 1718.37 835.549 2662.13 2662.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 6.4e-05 2048 360 1550 283392 42.899 28.2844 718.376 835.027 1624.73 1624.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.001024 1024 120 100 18432 0.74672 1.24957 49.9855 52.0239 52.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000256 1024 150 800 72576 2.90275 3.40787 40.8064 104.786 151.977 152.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.000512 512 240 250 32256 1.15066 0.814944 3.68966 25.8355 31.5979 31.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000512 512 60 750 35136 0.726656 0.827392 9.96314 26.1988 37.7874 37.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1170 3.2e-05 1024 170 650 534528 54.1035 26.5571 301.505 828.603 1210.97 1211.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 6.4e-05 1024 250 450 147456 43.6941 13.1589 61.641 395.997 514.704 514.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 6.4e-05 4096 190 6050 289152 46.1392 55.5992 4881.91 1676.01 6659.74 6659.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.001024 4096 310 750 16704 2.70211 32.1148 196.874 231.753 231.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 6.4e-05 2048 82 5850 156672 77.7198 27.8077 1594.21 819.775 2519.72 2519.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 6.4e-05 2048 360 1550 282240 43.2397 28.3575 654.632 835.944 1562.31 1562.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.001024 1024 120 100 18360 0.747616 1.43744 50.0028 52.2314 52.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.000256 1024 150 800 72000 2.92298 3.42544 37.287 104.97 148.678 148.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.000512 512 240 250 31680 1.13888 0.80016 3.49082 25.516 31.0516 31.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000512 512 60 750 34560 0.723008 0.819552 9.26608 25.9797 36.8637 36.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1170 3.2e-05 1024 170 650 541440 54.464 26.8832 279.027 835.431 1195.99 1196.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 6.4e-05 1024 250 450 138240 46.2342 13.2313 54.0596 402.609 516.343 516.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 6.4e-05 4096 190 6050 288720 46.3831 55.7056 4480.91 1676.11 6259.2 6259.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.001024 4096 310 750 16560 2.70112 31.4397 195.338 229.539 229.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 6.4e-05 2048 82 5850 161280 79.1615 28.3674 1511.3 835.921 2454.95 2455.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 6.4e-05 2048 360 1550 285440 42.9571 28.3351 1256.83 837.916 2166.19 2166.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.001024 1024 120 100 18800 0.762112 2.15651 51.2532 54.2159 54.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000256 1024 150 800 72800 2.9128 3.41757 70.3746 104.719 181.496 181.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.000512 512 240 250 33920 1.1496 0.826688 6.15398 26.1628 34.3967 34.4863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000512 512 60 750 35680 0.72704 0.82944 17.4989 26.2555 45.3843 45.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1170 3.2e-05 1024 170 650 545280 54.2142 26.9189 532.317 837.801 1451.44 1451.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 6.4e-05 1024 250 450 163840 45.067 13.695 117.154 419.051 595.182 595.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 6.4e-05 4096 190 6050 289600 46.2644 55.6704 8594.13 1675.56 10371.7 10371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.001024 4096 310 750 17040 2.73475 56.8651 187.659 247.321 247.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 6.4e-05 2048 82 5850 163840 78.7429 28.3314 2934.21 837.934 3879.41 3879.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 6.4e-05 2048 360 1550 285440 42.894 28.441 867.642 838.851 1777.97 1778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.001024 1024 120 100 18720 0.759456 1.66022 51.2741 53.7356 53.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000256 1024 150 800 72640 2.89907 3.40618 48.5423 104.704 159.622 159.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.000512 512 240 250 33280 1.14685 0.8192 4.32301 26.0278 32.4217 32.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000512 512 60 750 35520 0.724672 0.827392 11.9697 26.2255 39.8179 39.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1170 3.2e-05 1024 170 650 542720 54.3963 26.8814 365.896 838.614 1285.98 1286.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 6.4e-05 1024 250 450 153600 45.4033 13.3215 76.7512 412.647 548.338 548.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 6.4e-05 4096 190 6050 289600 46.1699 55.5872 5872.38 1677.43 7651.65 7651.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.001024 4096 310 750 16960 2.72384 39.4691 197.644 239.896 239.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 6.4e-05 2048 82 5850 163840 78.6103 28.4221 2001.74 838.832 2947.8 2947.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 6.4e-05 2048 360 1550 284160 42.9373 28.3607 733.679 834.904 1640.02 1640.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.001024 1024 120 100 18480 0.746656 1.57491 49.9884 52.3528 52.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000256 1024 150 800 72480 2.9071 3.41197 41.2582 104.721 152.369 152.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.000512 512 240 250 33600 1.14986 0.823296 3.89878 26.0601 32.0364 32.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000512 512 60 750 35040 0.719616 0.821344 10.2503 26.0406 37.9038 37.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1170 3.2e-05 1024 170 650 537600 54.8371 26.8467 307.551 834.591 1224.02 1224.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 6.4e-05 1024 250 450 153600 45.475 13.3366 65.1076 412.41 536.546 536.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 6.4e-05 4096 190 6050 288960 46.2418 55.6604 5098.83 1674.75 6875.56 6875.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.001024 4096 310 750 16800 2.71901 33.5529 197.024 233.353 233.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 6.4e-05 2048 82 5850 153600 79.3021 27.9431 1601.62 824.607 2533.66 2533.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 6.4e-05 2048 360 1550 281600 42.8492 28.1282 670.627 832.585 1574.33 1574.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.001024 1024 120 100 18560 0.745152 1.31978 51.2763 53.3832 53.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000256 1024 150 800 72320 2.89437 3.40378 38.014 104.49 148.875 148.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.000512 512 240 250 33280 1.15926 0.82368 3.51315 26.1283 31.7371 31.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000512 512 60 750 35200 0.720896 0.823296 9.71366 26.1156 37.4459 37.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1170 3.2e-05 1024 170 650 542720 54.5142 26.8934 286.723 838.837 1207.16 1207.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 6.4e-05 1024 250 450 143360 46.9405 13.3192 56.9979 412.866 530.337 530.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 6.4e-05 4096 190 6050 288640 46.2663 55.5941 4614.37 1675.43 6391.74 6391.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.001024 4096 310 750 16640 2.70528 31.0313 196.524 230.318 230.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 6.4e-05 2048 82 5850 153600 79.274 27.9871 1478.68 825.536 2411.67 2411.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 6.4e-05 2048 360 1550 281600 43.0453 28.2685 644.102 834.237 1549.8 1549.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.001024 1024 120 100 18400 0.745952 1.56157 50.1139 52.4648 52.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000256 1024 150 800 72000 2.91264 3.41581 36.3214 104.798 147.52 147.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.000512 512 240 250 33600 1.14998 0.82688 3.78931 26.1802 32.0533 32.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000512 512 60 750 35200 0.72352 0.8272 9.34496 26.165 37.1311 37.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1170 3.2e-05 1024 170 650 524800 54.7405 26.4725 266.73 825.101 1173.24 1173.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 6.4e-05 1024 250 450 153600 45.4955 13.3796 58.3759 412.924 530.39 530.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 6.4e-05 4096 190 6050 288800 46.2602 55.6702 4472.43 1676.82 6251.25 6251.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.001024 4096 310 750 16400 2.6809 30.1587 195.888 228.785 228.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 6.4e-05 2048 82 5850 153600 79.3471 27.9645 1421.03 825.634 2354.17 2354.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 6.4e-05 2048 360 1560 284416 43.0233 28.3393 1026.12 838.62 1936.24 1936.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.001024 1024 120 120 18752 0.766208 2.14262 51.3754 54.3271 54.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000256 1024 150 840 72576 2.90646 3.41472 59.4932 104.975 170.863 170.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.000512 512 240 240 33664 1.15322 0.8312 7.11632 26.282 35.4845 35.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000512 512 60 780 35712 0.726592 0.831904 14.1802 26.3145 42.1251 42.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1170 3.2e-05 1024 170 660 542720 54.5147 26.8884 446.828 838.559 1366.99 1367.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 6.4e-05 1024 250 480 151552 46.5473 13.4846 149.764 418.151 628.167 628.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 6.4e-05 4096 190 6060 289728 46.207 55.5809 6935.75 1678.32 8715.95 8716.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1610 0.001024 4096 310 720 17184 2.73875 44.0032 197.615 244.403 244.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 6.4e-05 2048 82 5820 164864 78.3819 28.2952 2358.15 838.613 3303.64 3303.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 6.4e-05 2048 360 1560 284160 43.0648 28.3382 671.699 838.484 1581.73 1581.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.001024 1024 120 120 18688 0.762208 1.41722 51.2668 53.4896 53.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.000256 1024 150 840 72448 2.90819 3.41098 39.0364 104.818 150.244 150.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 0.000512 512 240 240 33536 1.15322 0.828992 6.62963 26.2998 35.0115 35.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000512 512 60 780 35584 0.729152 0.830976 9.38035 26.2861 37.2977 37.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1170 3.2e-05 1024 170 660 542720 54.529 26.8872 310.429 838.397 1230.43 1230.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 6.4e-05 1024 250 480 151552 46.6523 13.4865 149.941 417.974 628.273 628.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 6.4e-05 4096 190 6060 289536 46.2186 55.5958 4519.84 1677.36 6299.09 6299.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1610 0.001024 4096 310 720 17152 2.73152 29.1697 198.086 230.03 230.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 6.4e-05 2048 82 5820 163840 78.4608 28.2573 1528.96 835.74 2471.62 2471.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 6.4e-05 2048 360 1560 283392 43.0499 28.2895 542.389 836.574 1450.45 1450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.001024 1024 120 120 18624 0.75776 1.20221 51.1996 53.203 53.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.000256 1024 150 840 72384 2.90406 3.40842 31.8749 104.78 143.04 143.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1520 0.000512 512 240 240 33408 1.15661 0.828096 7.5096 26.2148 35.8073 35.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.000512 512 60 780 35520 0.725312 0.82944 7.70714 26.2024 35.5343 35.6112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1170 3.2e-05 1024 170 660 540672 54.6417 26.9436 288.234 836.439 1206.45 1206.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 6.4e-05 1024 250 480 147456 46.3318 13.3165 146.832 412.214 618.916 619.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 6.4e-05 4096 190 6060 289536 46.1396 55.5823 3656.48 1676.06 5434.35 5434.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1610 0.001024 4096 310 720 17088 2.72029 23.6653 197.626 224.056 224.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 6.4e-05 2048 82 5820 162816 78.2563 28.1564 1233.01 832.455 2172.06 2172.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1980 6.4e-05 2048 360 1560 283648 43.0964 28.3075 474.801 838.235 1384.58 1384.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1940 0.001024 1024 120 120 18560 0.761248 3.74573 51.156 55.7049 55.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.000256 1024 150 840 72192 2.90406 3.41222 27.6382 104.656 138.684 138.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1520 0.000512 512 240 240 33280 1.1599 0.831232 7.40323 26.3219 35.8156 35.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.000512 512 60 780 35584 0.730176 0.8312 6.80806 26.3114 34.7498 34.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1170 3.2e-05 1024 170 660 540672 54.471 26.8778 260.767 835.108 1177.42 1177.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 6.4e-05 1024 250 480 147456 47.2831 13.755 145.955 417.757 624.958 625.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 6.4e-05 4096 190 6060 289536 46.2373 55.5971 3178.44 1675.85 4956.2 4956.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1610 0.001024 4096 310 720 17024 2.7177 20.5468 198.513 221.819 221.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 6.4e-05 2048 82 5820 163840 78.4908 28.2706 1074.73 835.299 2016.98 2017.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 6.4e-05 2048 360 1560 284480 43.1785 28.4303 1417.61 838.606 2327.97 2328.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.001024 1024 120 120 18720 0.761856 2.93046 51.3183 55.0536 55.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000256 1024 150 840 72560 2.92045 3.42691 83.73 104.981 195.133 195.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.000512 512 240 240 33600 1.1545 0.831104 6.60467 26.2677 34.9619 35.0584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000512 512 60 780 35680 0.728512 0.82944 19.3858 26.3117 47.3277 47.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1170 3.2e-05 1024 170 660 542720 54.5956 26.9452 594.154 838.65 1514.55 1514.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 6.4e-05 1024 250 480 153600 46.5396 13.5291 149.083 419.413 628.782 628.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 6.4e-05 4096 190 6060 289680 46.3913 55.7085 9477.23 1677.56 11257 11257.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.001024 4096 310 720 17160 2.7456 60.0412 195.705 258.536 258.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 6.4e-05 2048 82 5820 165120 78.6526 28.3546 3248.51 838.602 4194.32 4194.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 6.4e-05 2048 360 1560 284160 43.0728 28.373 882.033 838.099 1791.72 1791.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.001024 1024 120 120 18640 0.756448 0 51.1982 51.9642 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 6.4e-05 2048 360 1560 284160 43.2009 28.4136 720.451 837.173 1629.38 1629.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.001024 1024 120 120 18600 0.756288 1.55984 51.1981 53.556 53.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000256 1024 150 840 72480 2.9201 3.42509 42.2411 104.885 153.542 153.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.000512 512 240 240 33600 1.15728 0.829536 9.8649 26.2961 38.25 38.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000512 512 60 780 35520 0.7264 0.829664 10.1658 26.2828 38.0769 38.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1170 3.2e-05 1024 170 660 537600 54.9099 26.8745 340.355 834.426 1256.75 1256.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 6.4e-05 1024 250 480 145920 46.6488 13.3444 200.85 412.251 673.311 673.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 6.4e-05 4096 190 6060 289440 46.3734 55.706 4822.45 1675.39 6599.99 6600.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1610 0.001024 4096 310 720 17040 2.72925 0 196.41 199.146 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 6.4e-05 2048 360 1560 284160 42.993 28.3628 609.82 838.921 1520.24 1520.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.001024 1024 120 120 18560 0.759904 1.42547 51.2244 53.4543 53.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.000256 1024 150 840 72000 2.8959 3.40992 35.3768 104.692 146.448 146.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 0.000512 512 240 240 32640 1.15242 0.819744 8.60586 26.0266 36.7034 36.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000512 512 60 780 35200 0.728224 0.829856 8.7297 26.2186 36.5784 36.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1170 3.2e-05 1024 170 660 542720 54.3994 26.8837 309.555 838.513 1229.54 1229.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 6.4e-05 1024 250 480 143360 46.8714 13.3164 189.889 413.137 663.435 663.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 6.4e-05 4096 190 6060 289600 46.1445 55.5983 4087.37 1677.25 5866.44 5866.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1610 0.001024 4096 310 720 16960 2.71318 25.9499 196.314 225.02 225.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 6.4e-05 2048 82 5820 163840 78.5618 28.329 1387.8 838.732 2333.62 2333.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 6.4e-05 2048 360 1560 284160 43.0145 28.3563 1299.8 837.49 2208.8 2208.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.001024 1024 120 120 18720 0.755712 2.78989 51.2715 54.8582 54.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000256 1024 150 840 72480 2.90688 3.4175 76.0472 104.847 187.29 187.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.000512 512 240 240 33792 1.15357 0.832224 6.11395 26.3111 34.516 34.6089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000512 512 60 780 35712 0.729088 0.83056 17.6415 26.3001 45.5728 45.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1170 3.2e-05 1024 170 660 542208 54.4312 26.8978 546.032 836.397 1463.94 1464.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 6.4e-05 1024 250 480 150528 46.418 13.5223 112.824 416.265 589.238 589.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 6.4e-05 4096 190 6060 289632 46.2294 55.6595 8726.29 1675.78 10504 10504.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.001024 4096 310 720 17184 2.73328 56.0496 200.415 259.254 259.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 6.4e-05 2048 82 5820 164352 78.5966 28.3372 2988.55 836.574 3932.24 3932.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 6.4e-05 2048 360 1560 283392 43.0769 28.2989 815.206 836.717 1723.44 1723.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.001024 1024 120 120 18624 0.755712 0 51.2046 51.97 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 6.4e-05 2048 360 1560 283392 43.128 28.4264 668.97 837.881 1578.54 1578.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.001024 1024 120 120 18576 0.759808 0 51.2023 51.9708 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 6.4e-05 2048 360 1560 282624 43.1896 28.3017 602.453 837.531 1511.62 1511.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.001024 1024 120 120 18432 0.752032 1.24813 50.0411 52.0849 52.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.000256 1024 150 840 71808 2.90035 3.40582 35.1029 104.486 145.969 146.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.000512 512 240 240 33024 1.15258 0.8192 7.92848 26.0432 36.0411 36.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000512 512 60 780 35328 0.727936 0.830976 8.62541 26.2938 36.5494 36.6217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1170 3.2e-05 1024 170 660 534528 54.8337 26.7339 248.749 833.168 1163.67 1163.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 6.4e-05 1024 250 480 147456 46.3203 13.3181 82.5039 412.702 555.058 555.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 6.4e-05 4096 190 6060 289152 46.2273 55.6208 4054.5 1676.88 5833.3 5833.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.001024 4096 310 720 16896 2.7264 26.1202 199.269 228.16 228.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 6.4e-05 2048 82 5820 159744 77.982 27.9264 1342.65 825.169 2273.92 2274.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 6.4e-05 2048 360 1560 282240 43.1136 28.373 521.873 834.912 1428.41 1428.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.001024 1024 120 120 18480 0.749248 1.35987 51.1977 53.3497 53.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.000256 1024 150 840 72000 2.91123 3.41584 30.5705 104.722 141.692 141.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.000512 512 240 240 32640 1.15357 0.82288 8.12432 26.0527 36.2546 36.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000512 512 60 780 35040 0.721248 0.820224 7.38861 26.0427 35.0409 35.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1170 3.2e-05 1024 170 660 537600 54.8781 26.8466 261.579 834.569 1178.06 1178.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 6.4e-05 1024 250 480 138240 47.7367 13.3382 168.438 412.415 642.136 642.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 6.4e-05 4096 190 6060 288960 46.2265 55.6549 3514.9 1674.92 5291.78 5291.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1610 0.001024 4096 310 720 16800 2.7079 22.7129 196.751 222.217 222.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 390 6.4e-05 2048 82 5820 153600 79.3085 27.9117 1121.59 824.617 2053.62 2053.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 6.4e-05 2048 360 1560 284032 43.2295 28.3563 1239.41 838.289 2149.43 2149.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.001024 1024 120 120 18704 0.761856 2.53962 51.3362 54.6811 54.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000256 1024 150 840 72464 2.92186 3.42835 72.7909 104.958 184.171 184.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.000512 512 240 240 33824 1.16192 0.831808 5.98541 26.3404 34.4257 34.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000512 512 60 780 35728 0.727808 0.833536 17.4406 26.3268 45.3989 45.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1170 3.2e-05 1024 170 660 541184 54.673 27.0544 517.734 837.016 1436.67 1436.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 6.4e-05 1024 250 480 150528 46.8793 13.5325 107.462 418.637 586.731 586.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 6.4e-05 4096 190 6060 289632 46.3792 55.6972 8326.11 1676.92 10105.2 10105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.001024 4096 310 720 17136 2.72941 52.9646 197.126 252.876 252.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 6.4e-05 2048 82 5820 163072 79.0825 28.4094 2816.08 837.066 3760.83 3760.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 6.4e-05 2048 360 1560 283136 43.132 28.3392 786.731 837.415 1695.75 1695.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.001024 1024 120 120 18592 0.756576 1.61846 51.2043 53.623 53.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000256 1024 150 840 72352 2.91021 3.41846 46.0884 104.908 157.395 157.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.000512 512 240 240 33152 1.15302 0.819104 3.99114 26.0827 32.1508 32.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000512 512 60 780 35392 0.725632 0.82816 11.1797 26.213 39.0197 39.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1170 3.2e-05 1024 170 660 541184 54.563 26.8943 328.527 837.252 1247.42 1247.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 6.4e-05 1024 250 480 143360 47.1577 13.3622 66.0516 414 540.789 540.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 6.4e-05 4096 190 6060 289408 46.2477 55.6586 5267.1 1677.62 7046.7 7046.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.001024 4096 310 720 17024 2.72179 33.4024 196.383 232.566 232.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 6.4e-05 2048 82 5820 161280 79.1912 28.3197 1757.46 837.429 2702.6 2702.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 6.4e-05 2048 360 1560 283584 43.2517 28.3573 661.198 837.4 1570.35 1570.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.001024 1024 120 120 18480 0.75312 1.62186 50.0756 52.4952 52.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000256 1024 150 840 72240 2.92134 3.42621 38.7324 104.955 150.106 150.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.000512 512 240 240 32928 1.15302 0.816864 3.26016 25.9601 31.2951 31.3857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000512 512 60 780 35280 0.727296 0.827776 9.5297 26.1727 37.3289 37.4016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1170 3.2e-05 1024 170 660 537600 55.187 26.9198 275.751 837.162 1195.21 1195.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 6.4e-05 1024 250 480 150528 46.8965 13.527 58.6262 418.787 538.045 538.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 6.4e-05 4096 190 6060 289296 46.3723 55.7036 4442.23 1676.33 6220.72 6220.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.001024 4096 310 720 16968 2.71811 28.0259 198.38 229.183 229.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 6.4e-05 2048 82 5820 161280 79.3351 28.3873 1484.41 837.374 2429.7 2429.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 6.4e-05 2048 360 1560 283136 43.0655 28.4076 579.612 836.909 1488.14 1488.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.001024 1024 120 120 18368 0.753664 1.4136 49.9802 52.1931 52.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.000256 1024 150 840 71680 2.89533 3.4057 33.8608 104.36 144.593 144.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.000512 512 240 240 33152 1.15824 0.827392 3.05936 26.1335 31.2829 31.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000512 512 60 780 34944 0.72704 0.827392 8.11021 26.1219 35.8609 35.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1170 3.2e-05 1024 170 660 537600 55.0677 26.8653 241.719 836.62 1160.47 1160.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 6.4e-05 1024 250 480 129024 47.7977 13.2629 68.9706 404.153 534.402 534.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 6.4e-05 4096 190 6060 289408 46.1548 55.5964 3904.17 1676.02 5682.02 5682.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.001024 4096 310 720 16800 2.7177 25.4054 196.778 224.945 224.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 6.4e-05 2048 82 5820 157696 78.8201 27.9909 1275.59 827.305 2209.9 2210.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 6.4e-05 2048 360 1560 282240 43.287 28.3895 511.393 835.99 1419.21 1419.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.001024 1024 120 120 18480 0.755712 1.05882 51.2516 53.1096 53.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.000256 1024 150 840 72240 2.92227 3.42272 30.2484 104.895 141.562 141.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.000512 512 240 240 32480 1.16198 0.814816 2.63632 25.8688 30.5901 30.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000512 512 60 780 35280 0.729088 0.829856 7.38528 26.2367 35.2538 35.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1170 3.2e-05 1024 170 660 528640 55.1865 26.667 210.288 829.6 1121.94 1122.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 6.4e-05 1024 250 480 143360 46.5715 13.3198 73.1237 409.292 542.523 542.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 6.4e-05 4096 190 6060 288960 46.3647 55.7151 3439.87 1674.75 5216.78 5216.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.001024 4096 310 720 16800 2.72128 21.8179 195.888 220.472 220.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 390 6.4e-05 2048 82 5820 152320 79.2099 27.7113 1089.33 817.963 2014.4 2014.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 6.4e-05 2048 360 1560 284160 43.068 28.3103 1182.67 837.859 2092.05 2092.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.001024 1024 120 120 18688 0.761024 2.53546 51.243 54.5814 54.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000256 1024 150 840 72448 2.9072 3.41453 69.3792 104.74 180.514 180.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.000512 512 240 240 33536 1.15427 0.83088 5.64627 26.2811 34.0164 34.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000512 512 60 780 35584 0.725792 0.832128 16.7875 26.2669 44.6847 44.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1170 3.2e-05 1024 170 660 542720 54.4949 26.8908 493.116 837.885 1412.58 1412.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 6.4e-05 1024 250 480 151552 46.5031 13.484 104.281 417.653 582.142 582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 6.4e-05 4096 190 6060 289536 46.2514 55.6042 7864.01 1676.1 9642.05 9642.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.001024 4096 310 720 17152 2.73459 50.4914 199.232 252.52 252.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 6.4e-05 2048 82 5820 163840 78.458 28.287 2610.47 835.206 3552.61 3552.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 6.4e-05 2048 360 1560 283648 43.1063 28.3835 802.565 838.348 1712.54 1712.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.001024 1024 120 120 18560 0.7616 1.84166 51.1577 53.8039 53.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000256 1024 150 840 72192 2.90432 3.40173 47.1552 104.659 158.194 158.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.000512 512 240 240 33280 1.16122 0.832064 3.88429 26.3221 32.3035 32.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000512 512 60 780 35584 0.731136 0.832096 11.417 26.3086 39.3604 39.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1170 3.2e-05 1024 170 660 540672 54.3817 26.8273 333.797 835.115 1250.31 1250.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 6.4e-05 1024 250 480 147456 47.1844 13.4838 69.1553 418.089 548.123 548.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 6.4e-05 4096 190 6060 289536 46.2215 55.6073 5351.07 1676.06 7129.04 7129.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.001024 4096 310 720 17024 2.71923 34.167 197.454 234.399 234.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 6.4e-05 2048 82 5820 163840 78.4464 28.3242 1722.12 835.317 2664.4 2664.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 6.4e-05 2048 360 1560 282624 43.1693 28.2955 664.87 837.463 1573.94 1574.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.001024 1024 120 120 18432 0.751616 1.39898 50.0395 52.2341 52.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000256 1024 150 840 71808 2.89648 3.40166 39.1972 104.477 150.043 150.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.000512 512 240 240 33024 1.15344 0.8208 3.46189 26.0385 31.5811 31.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000512 512 60 780 35328 0.727744 0.82944 9.48394 26.284 37.395 37.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1170 3.2e-05 1024 170 660 534528 54.8166 26.7332 274.703 833.065 1189.51 1189.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 6.4e-05 1024 250 480 147456 46.3166 13.3244 58.0427 412.642 530.54 530.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 6.4e-05 4096 190 6060 289152 46.2377 55.6028 4434.66 1677.38 6213.96 6214.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.001024 4096 310 720 16896 2.70822 28.3831 198.21 229.358 229.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 6.4e-05 2048 82 5820 159744 77.9904 28.0516 1389.82 825.094 2321.14 2321.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 6.4e-05 2048 360 1560 282624 43.0744 28.3221 616.03 835.649 1523.22 1523.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.001024 1024 120 120 18432 0.752864 1.64445 50.1034 52.5425 52.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000256 1024 150 840 72192 2.91197 3.41149 36.888 104.829 148.111 148.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.000512 512 240 240 31744 1.14672 0.808416 3.08992 25.725 30.8765 30.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000512 512 60 780 34816 0.723488 0.821536 8.33034 26.0588 36.0068 36.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1170 3.2e-05 1024 170 660 540672 54.4114 26.8238 258.059 835.306 1174.79 1174.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 6.4e-05 1024 250 480 147456 47.1696 13.5973 54.5878 417.932 533.498 533.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 6.4e-05 4096 190 6060 288768 46.2116 55.5888 4067.43 1673.95 5843.26 5843.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.001024 4096 310 720 16896 2.71795 25.8991 196.17 224.846 224.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 6.4e-05 2048 82 5820 163840 78.4549 28.2463 1273.6 835.664 2216.16 2216.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 6.4e-05 2048 360 1560 281600 42.8431 28.1348 559.658 831.85 1462.62 1462.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.001024 1024 120 120 18240 0.74544 1.31693 49.9358 52.0395 52.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.000256 1024 150 840 71680 2.89382 3.40582 33.2393 104.392 144.002 144.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.000512 512 240 240 32000 1.16128 0.826848 2.90099 26.1079 31.102 31.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000512 512 60 780 34560 0.726784 0.826016 7.92029 26.0977 35.6443 35.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1170 3.2e-05 1024 170 660 542720 54.514 26.8882 236.452 838.077 1156.13 1156.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 6.4e-05 1024 250 480 143360 46.9284 13.3234 48.0445 412.498 521.014 521.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 6.4e-05 4096 190 6060 288640 46.252 55.594 3708.97 1673.36 5484.25 5484.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.001024 4096 310 720 16640 2.6943 24.6241 196.169 223.546 223.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 6.4e-05 2048 82 5820 153600 79.2916 28.1559 1101.2 824.8 2033.63 2033.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 6.4e-05 2048 360 1536 284672 42.9538 28.3091 991.457 838.579 1901.44 1901.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.001024 1024 120 128 18688 0.76384 2.2569 51.2922 54.3575 54.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000256 1024 150 832 72512 2.90925 3.41606 58.2491 104.968 169.613 169.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.000512 512 240 256 33408 1.15133 0.831456 7.28733 26.2902 35.6579 35.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000512 512 60 768 35648 0.728416 0.831488 13.8506 26.3142 41.7939 41.8676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1170 3.2e-05 1024 170 640 537600 55.0524 26.8788 435.611 838.522 1356.26 1356.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 6.4e-05 1024 250 512 141312 48.0501 13.4862 145.135 418.024 624.914 625.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 6.4e-05 4096 190 6016 290048 46.1824 55.5863 6765.86 1677.6 8545.31 8545.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1610 0.001024 4096 310 768 17024 2.72227 45.4792 197.264 245.508 245.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 6.4e-05 2048 82 5824 163840 78.6443 28.2833 2316.02 838.637 3261.78 3261.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 6.4e-05 2048 360 1536 284672 42.9942 28.336 637.974 838.187 1547.64 1547.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.001024 1024 120 128 18624 0.759488 1.47981 51.2258 53.5076 53.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.000256 1024 150 832 72320 2.90768 3.41069 37.6001 104.766 148.757 148.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 0.000512 512 240 256 33280 1.15491 0.831488 6.82051 26.2821 35.191 35.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000512 512 60 768 35584 0.727264 0.829888 9.07046 26.2694 36.9716 37.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1170 3.2e-05 1024 170 640 536576 55.3172 26.9292 298.174 837.893 1218.51 1218.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 6.4e-05 1024 250 512 139264 48.445 13.4871 142.438 417.728 622.32 622.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 6.4e-05 4096 190 6016 289920 46.2543 55.6278 4335.77 1675.92 6113.66 6113.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1610 0.001024 4096 310 768 16960 2.72794 29.4858 196.553 228.813 228.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 6.4e-05 2048 82 5824 161792 78.8822 28.2583 1465.36 835.233 2407.93 2408.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 6.4e-05 2048 360 1536 284160 42.9688 28.2911 524.777 836.716 1432.9 1433.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.001024 1024 120 128 18624 0.757536 1.25338 51.2732 53.3263 53.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.000256 1024 150 832 72384 2.90147 3.41402 31.327 104.8 142.511 142.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 0.000512 512 240 256 33024 1.15366 0.827552 7.69811 26.2197 35.9969 36.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.000512 512 60 768 35328 0.724992 0.828416 7.48938 26.2055 35.3183 35.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1170 3.2e-05 1024 170 640 534528 55.3249 26.8655 282.209 836.562 1201.15 1201.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 6.4e-05 1024 250 512 135168 48.0655 13.3185 139.904 412.289 613.787 613.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 6.4e-05 4096 190 6016 289920 46.1457 55.6054 3577.13 1676.26 5355.21 5355.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1610 0.001024 4096 310 768 16896 2.71552 24.8559 195.371 222.985 223.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 6.4e-05 2048 82 5824 159744 78.9146 28.1563 1198.05 832.583 2137.9 2138.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1980 6.4e-05 2048 360 1536 284672 43.0138 28.3236 459.018 838.841 1369.34 1369.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1940 0.001024 1024 120 128 18560 0.76192 3.73139 51.2532 55.7917 55.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.000256 1024 150 832 72192 2.90611 3.41235 26.9604 104.76 138.114 138.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1520 0.000512 512 240 256 33280 1.15437 0.835168 7.68909 26.3498 36.1305 36.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.000512 512 60 768 35584 0.730432 0.834144 6.6568 26.3342 34.6284 34.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1170 3.2e-05 1024 170 640 532480 55.403 26.8327 253.831 835.918 1172.18 1172.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 6.4e-05 1024 250 512 139264 48.4703 13.8588 142.325 418.147 623.019 623.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 6.4e-05 4096 190 6016 289792 46.2272 55.5968 3095.64 1677.44 4874.99 4875.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1610 0.001024 4096 310 768 16896 2.72102 21.577 197.023 221.362 221.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 6.4e-05 2048 82 5824 159744 79.3183 28.2501 1032.48 836.09 1976.33 1976.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 6.4e-05 2048 360 1536 284800 43.1352 28.3881 1340.05 837.728 2249.44 2249.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.001024 1024 120 128 18680 0.759168 2.9871 51.2657 55.0545 55.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000256 1024 150 832 72480 2.92227 3.424 79.3088 104.87 190.597 190.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.000512 512 240 256 33280 1.15578 0.831552 6.67891 26.2407 35.0124 35.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000512 512 60 768 35680 0.728736 0.83168 18.4242 26.2798 46.3331 46.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1170 3.2e-05 1024 170 640 537600 55.1618 26.9476 560.407 837.665 1480.37 1480.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 6.4e-05 1024 250 512 143360 48.0089 13.5293 141.186 419.151 622.092 622.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 6.4e-05 4096 190 6016 290000 46.3908 55.7053 9058.31 1675.63 10836.1 10836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.001024 4096 310 768 17040 2.75251 61.938 198.083 262.814 262.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 6.4e-05 2048 82 5824 163840 78.8758 28.3601 3109.82 839.867 4057.11 4057.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 6.4e-05 2048 360 1536 284800 43.0267 28.3281 818.448 837.912 1727.85 1727.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.001024 1024 120 128 18640 0.761856 1.83949 51.2651 53.9097 53.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000256 1024 150 832 72320 2.90611 3.41197 48.5657 104.717 159.673 159.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.000512 512 240 256 32960 1.15328 0.828096 9.86851 26.1627 38.1133 38.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000512 512 60 768 35520 0.729344 0.828352 11.9037 26.2576 39.794 39.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1170 3.2e-05 1024 170 640 537600 55.0966 26.9198 343.912 837.801 1263.92 1264.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 6.4e-05 1024 250 512 143360 47.9252 13.5129 106.29 419.058 587.001 587.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 6.4e-05 4096 190 6016 289920 46.2502 55.6801 5495.73 1675.56 7273.3 7273.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1610 0.001024 4096 310 768 16960 2.7424 37.6917 197.671 238.15 238.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 6.4e-05 2048 82 5824 163840 78.724 28.3484 1892.22 837.913 2837.4 2837.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 6.4e-05 2048 360 1536 284160 43.1653 28.3773 675.122 837.997 1584.8 1584.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.001024 1024 120 128 18600 0.76352 1.57286 51.2881 53.6689 53.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000256 1024 150 832 72240 2.92211 3.42838 40.2891 104.983 151.695 151.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.000512 512 240 256 33120 1.16048 0.831552 9.8215 26.3235 38.2328 38.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000512 512 60 768 35520 0.7296 0.832768 9.69984 26.3108 37.6437 37.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1170 3.2e-05 1024 170 640 533760 55.4163 26.8698 323.946 835.252 1241.67 1241.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 6.4e-05 1024 250 512 138240 47.8169 13.3461 193.457 412.662 667.501 667.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 6.4e-05 4096 190 6016 289680 46.3702 55.7111 4555.6 1677 6334.77 6334.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1610 0.001024 4096 310 768 16920 2.72499 30.8805 196.72 230.367 230.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 6.4e-05 2048 82 5824 161280 79.1924 28.3033 1540.67 835.394 2483.75 2483.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 6.4e-05 2048 360 1536 284160 43.0156 28.3542 579.959 838.919 1490.39 1490.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.001024 1024 120 128 18560 0.759808 1.47178 51.2921 53.5658 53.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000256 1024 150 832 72000 2.90022 3.41043 34.4887 104.709 145.584 145.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.000512 512 240 256 32640 1.15014 0.81584 8.78394 26.0264 36.8783 36.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000512 512 60 768 35200 0.726624 0.828544 8.35232 26.2248 36.2026 36.2783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1170 3.2e-05 1024 170 640 537600 55.0083 26.8841 298.853 838.688 1219.62 1219.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 6.4e-05 1024 250 512 133120 48.4954 13.3235 179.979 412.686 654.694 654.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 6.4e-05 4096 190 6016 289920 46.1358 55.5824 3915.38 1677.58 5694.75 5694.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1610 0.001024 4096 310 768 16800 2.70896 26.818 198.437 228.007 228.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 390 6.4e-05 2048 82 5824 163840 78.5576 28.3057 1346.15 838.908 2292.11 2292.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 6.4e-05 2048 360 1536 283200 43.2739 28.3591 528.053 837.185 1437.01 1437.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.001024 1024 120 128 18400 0.759744 1.25069 50.0486 52.1018 52.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.000256 1024 150 832 72000 2.91309 3.41402 31.2074 104.429 142.037 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 0.000512 512 240 256 32800 1.15523 0.822528 9.73907 26.0183 37.8361 37.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000512 512 60 768 35200 0.731136 0.83152 7.76051 26.2828 35.6761 35.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1170 3.2e-05 1024 170 640 531200 55.4077 26.7956 275.44 832.717 1190.55 1190.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 6.4e-05 1024 250 512 128000 49.3772 13.3489 186.048 412.264 661.25 661.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 6.4e-05 4096 190 6016 289600 46.3647 55.6933 3583.52 1674.8 5360.46 5360.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1610 0.001024 4096 310 768 16800 2.71808 24.238 195.213 222.212 222.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 390 6.4e-05 2048 82 5824 153600 79.4665 27.9941 1156.15 827.465 2091.26 2091.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 6.4e-05 2048 360 1536 284544 43.0122 28.3395 1234.21 837.483 2143.2 2143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.001024 1024 120 128 18672 0.759808 2.86925 51.2703 54.9436 55.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000256 1024 150 832 72480 2.90778 3.41578 73.4424 104.845 184.684 184.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.000512 512 240 256 33408 1.15485 0.830368 6.21978 26.3094 34.6205 34.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000512 512 60 768 35616 0.725856 0.829952 16.9253 26.2993 44.8541 44.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1170 3.2e-05 1024 170 640 536064 55.1775 26.8964 518.877 836.388 1437.53 1437.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 6.4e-05 1024 250 512 141312 47.7569 13.4538 109.396 416.268 587.08 587.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 6.4e-05 4096 190 6016 289920 46.2484 55.6497 8341.33 1675.73 10119 10119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.001024 4096 310 768 16992 2.72461 56.5166 195.613 254.913 254.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 6.4e-05 2048 82 5824 162816 78.9071 28.5068 2855.98 836.491 3800.08 3800.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 6.4e-05 2048 360 1536 284160 42.9492 28.2926 771.324 837.291 1679.99 1680.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.001024 1024 120 128 18624 0.755712 1.79302 51.29 53.881 53.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000256 1024 150 832 72384 2.90176 3.40992 46.1742 104.874 157.43 157.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.000512 512 240 256 33024 1.15488 0.827072 4.25987 26.237 32.5824 32.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000512 512 60 768 35328 0.724672 0.825568 11.1294 26.2208 38.9732 39.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1170 3.2e-05 1024 170 640 534528 55.2544 26.8633 324.365 837.16 1243.84 1243.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 6.4e-05 1024 250 512 135168 48.0028 13.3164 76.4044 412.567 550.506 550.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 6.4e-05 4096 190 6016 289920 46.1413 55.5883 5227.71 1677.44 7006.96 7007.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.001024 4096 310 768 16896 2.73459 35.9839 198.596 237.359 237.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 6.4e-05 2048 82 5824 159744 78.896 28.1747 1754.52 837.336 2699.12 2699.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 6.4e-05 2048 360 1536 284544 43.0251 28.3648 634.936 837.576 1544.05 1544.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.001024 1024 120 128 18576 0.763904 1.4471 51.2655 53.5183 53.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000256 1024 150 832 72000 2.90838 3.41453 37.7065 104.573 148.676 148.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.000512 512 240 256 32832 1.1521 0.825024 3.39693 26.1115 31.5916 31.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000512 512 60 768 35424 0.7288 0.832544 9.24035 26.2964 37.1681 37.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1170 3.2e-05 1024 170 640 534528 55.139 26.8486 264.883 834.286 1181.35 1181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 6.4e-05 1024 250 512 129024 48.5667 13.2563 79.7094 408.072 549.82 550.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 6.4e-05 4096 190 6016 289728 46.2234 55.66 4299.29 1675.36 6076.62 6076.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.001024 4096 310 768 16848 2.73446 29.1741 196.3 228.252 228.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 390 6.4e-05 2048 82 5824 156672 79.2376 27.9973 1413.91 828.299 2349.64 2349.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 6.4e-05 2048 360 1536 284160 43.0438 28.3183 563.508 836.78 1471.8 1471.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.001024 1024 120 128 18432 0.752256 1.25856 50.0838 52.1397 52.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000256 1024 150 832 71808 2.89587 3.40582 33.4733 104.393 144.24 144.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 0.000512 512 240 256 32256 1.15395 0.821248 2.94938 26.0189 31.0504 31.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000512 512 60 768 35328 0.727904 0.832544 8.13069 26.2677 36.0286 36.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1170 3.2e-05 1024 170 640 528384 55.3929 26.7345 232.112 832.401 1146.84 1147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 6.4e-05 1024 250 512 135168 48.0629 13.3206 76.4049 412.341 550.345 550.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 6.4e-05 4096 190 6016 289536 46.2018 55.5966 3796.34 1675.39 5573.61 5573.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.001024 4096 310 768 16704 2.72906 26.354 194.796 223.924 223.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 390 6.4e-05 2048 82 5824 153600 79.2478 27.9384 1223.29 824.511 2155.18 2155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 6.4e-05 2048 360 1536 282240 43.1145 28.3999 492.51 835.031 1399.2 1399.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.001024 1024 120 128 18480 0.751616 1.39027 51.2777 53.4628 53.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000256 1024 150 832 72000 2.90435 3.41507 29.4358 104.737 140.562 140.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.000512 512 240 256 32640 1.15398 0.82496 8.28662 26.062 36.4283 36.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000512 512 60 768 35040 0.7248 0.819872 7.12803 26.0485 34.7942 34.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1170 3.2e-05 1024 170 640 529920 55.5843 26.8465 205.709 834.716 1123.05 1123.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 6.4e-05 1024 250 512 138240 47.7438 13.3325 170.495 412.478 644.264 644.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 6.4e-05 4096 190 6016 289440 46.2219 55.6668 3355.95 1675.15 5133.08 5133.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1610 0.001024 4096 310 768 16800 2.72186 23.3326 195.467 221.566 221.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 390 6.4e-05 2048 82 5824 153600 79.2963 27.9532 1083.34 824.733 2015.52 2015.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 6.4e-05 2048 360 1536 284480 43.1735 28.3579 1160.43 838.281 2070.39 2070.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.001024 1024 120 128 18648 0.758528 2.57827 51.2612 54.6418 54.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000256 1024 150 832 72464 2.92045 3.42838 68.625 104.959 180.006 180.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.000512 512 240 256 33376 1.16083 0.835072 6.04077 26.3359 34.4777 34.5733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000512 512 60 768 35616 0.731072 0.833536 16.4729 26.3282 44.4417 44.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1170 3.2e-05 1024 170 640 535808 55.3216 26.9253 483.905 837.008 1403.36 1403.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 6.4e-05 1024 250 512 139776 48.4782 13.5508 101.138 418.65 582.032 582.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 6.4e-05 4096 190 6016 289968 46.3811 55.7056 7831.77 1676.96 9610.9 9610.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.001024 4096 310 768 17024 2.73683 53.4435 197.329 253.569 253.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 6.4e-05 2048 82 5824 163072 79.0658 28.3294 2676.81 837.088 3621.49 3621.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 6.4e-05 2048 360 1536 284032 43.0808 28.3346 734.138 836.434 1642.13 1642.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.001024 1024 120 128 18592 0.756384 1.64992 51.2441 53.6918 53.7584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000256 1024 150 832 72352 2.91226 3.41178 43.7245 104.784 154.907 154.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.000512 512 240 256 32704 1.15293 0.821472 4.06934 26.0502 32.1996 32.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000512 512 60 768 35392 0.723264 0.828064 10.6047 26.1838 38.4143 38.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1170 3.2e-05 1024 170 640 534016 55.4049 26.9 306.57 836.263 1225.33 1225.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 6.4e-05 1024 250 512 136192 48.112 13.3831 63.7896 413.511 539.008 539.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 6.4e-05 4096 190 6016 289856 46.2172 55.6561 4989 1675.62 6766.58 6766.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.001024 4096 310 768 16912 2.72064 33.8857 196.514 233.179 233.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 6.4e-05 2048 82 5824 161280 79.2076 28.3414 1683.34 836.428 2627.51 2627.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 6.4e-05 2048 360 1536 283584 43.2652 28.3706 621.459 837.493 1530.73 1530.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.001024 1024 120 128 18480 0.755712 1.64963 51.1958 53.6445 53.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000256 1024 150 832 72240 2.9225 3.42483 37.1891 104.971 148.579 148.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.000512 512 240 256 32256 1.15456 0.81952 3.28992 25.9633 31.3303 31.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000512 512 60 768 35280 0.729696 0.82864 9.08726 26.1732 36.8893 36.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1170 3.2e-05 1024 170 640 532224 55.6515 26.9163 259.836 837.269 1179.86 1180.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 6.4e-05 1024 250 512 139776 48.5046 13.5472 55.929 418.848 537.038 537.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 6.4e-05 4096 190 6016 289632 46.367 55.7076 4221.29 1676.57 6000.02 6000.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.001024 4096 310 768 16800 2.71347 28.7388 195.199 226.711 226.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 6.4e-05 2048 82 5824 161280 79.3096 28.3587 1429.68 837.499 2375.04 2375.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 6.4e-05 2048 360 1536 283136 43.0813 28.3002 546.132 837.633 1455.29 1455.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.001024 1024 120 128 18368 0.751392 1.444 50.0655 52.3033 52.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.000256 1024 150 832 71680 2.89072 3.39859 32.7173 104.443 143.523 143.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.000512 512 240 256 32256 1.15504 0.823808 3.128 26.1493 31.3625 31.4555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000512 512 60 768 34944 0.72416 0.8248 7.80928 26.1368 35.5657 35.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1170 3.2e-05 1024 170 640 530432 55.7067 26.8636 227.482 837.343 1147.59 1147.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 6.4e-05 1024 250 512 129024 47.7747 13.2471 56.0436 404.495 521.776 521.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 6.4e-05 4096 190 6016 289856 46.1441 55.6034 3706.35 1677.46 5485.63 5485.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.001024 4096 310 768 16800 2.74637 25.9379 196.663 225.392 225.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 6.4e-05 2048 82 5824 157696 78.8148 27.918 1224.49 828.017 2159.43 2159.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 6.4e-05 2048 360 1536 282240 43.2918 28.4882 481.035 836.591 1389.55 1389.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.001024 1024 120 128 18200 0.747456 1.08544 49.9159 51.7935 51.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.000256 1024 150 832 72240 2.92266 3.42262 28.9514 104.967 140.339 140.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.000512 512 240 256 32480 1.1567 0.813312 2.70595 25.8856 30.668 30.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000512 512 60 768 35280 0.72704 0.829152 7.05277 26.2493 34.9289 35.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1170 3.2e-05 1024 170 640 528640 55.1826 26.6676 201.28 830.192 1113.52 1113.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 6.4e-05 1024 250 512 125440 49.2375 13.2813 65.3546 409.389 537.475 537.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 6.4e-05 4096 190 6016 289520 46.3643 55.6913 3281.97 1675.94 5060.04 5060.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.001024 4096 310 768 16800 2.74659 22.3616 195.75 220.901 220.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 390 6.4e-05 2048 82 5824 152320 79.1888 27.7197 1050.69 818.55 1976.34 1976.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 6.4e-05 2048 360 1536 284672 43.0199 28.315 1146.99 838.601 2057.07 2057.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.001024 1024 120 128 18624 0.761632 2.66893 51.2479 54.7228 54.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000256 1024 150 832 72320 2.90563 3.40982 68.8614 104.831 180.077 180.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.000512 512 240 256 33280 1.15846 0.828352 5.96083 26.3005 34.3555 34.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000512 512 60 768 35584 0.726912 0.828992 16.6185 26.2892 44.5369 44.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1170 3.2e-05 1024 170 640 536576 55.2157 26.9008 482.684 838.61 1403.61 1403.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 6.4e-05 1024 250 512 139264 48.3381 13.4861 100.591 418.027 580.654 580.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 6.4e-05 4096 190 6016 289920 46.2315 55.5868 7726.15 1677.59 9505.64 9505.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.001024 4096 310 768 16960 2.73318 52.3985 197.038 252.227 252.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 6.4e-05 2048 82 5824 161792 78.8756 28.5129 2556.36 839.695 3503.64 3503.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 6.4e-05 2048 360 1536 284672 43.0247 28.3181 773.757 838.127 1683.36 1683.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.001024 1024 120 128 18560 0.758144 1.91488 51.2246 53.9405 54.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000256 1024 150 832 72192 2.90403 3.40509 46.0004 104.663 157.044 157.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.000512 512 240 256 33280 1.15686 0.835584 4.06192 26.3301 32.492 32.5862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000512 512 60 768 35584 0.729088 0.830752 11.1991 26.3129 39.1443 39.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1170 3.2e-05 1024 170 640 532480 55.3379 26.8244 320.782 835.303 1238.44 1238.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 6.4e-05 1024 250 512 139264 48.3581 13.4779 67.622 417.787 547.455 547.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 6.4e-05 4096 190 6016 289792 46.2295 55.5875 5172.78 1676.63 6951.31 6951.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.001024 4096 310 768 16896 2.72144 35.504 195.535 233.821 233.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 6.4e-05 2048 82 5824 159744 79.3022 28.2444 1636.35 835.374 2579.46 2579.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 6.4e-05 2048 360 1536 284160 43.0258 28.3587 639.57 836.982 1548.08 1548.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.001024 1024 120 128 18432 0.753664 1.46486 50.0857 52.3478 52.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000256 1024 150 832 71808 2.89651 3.40179 38.1846 104.413 148.968 149.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 0.000512 512 240 256 32256 1.15507 0.820768 3.37011 26.0237 31.4746 31.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000512 512 60 768 35328 0.7264 0.828832 9.15686 26.2781 37.0626 37.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1170 3.2e-05 1024 170 640 528384 55.4004 26.735 264.116 832.599 1179.05 1179.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 6.4e-05 1024 250 512 135168 48.0663 13.3284 54.9808 412.404 528.992 529.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 6.4e-05 4096 190 6016 289536 46.228 55.6047 4292.96 1677.15 6072.02 6072.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.001024 4096 310 768 16704 2.70947 29.4757 195.869 228.116 228.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 6.4e-05 2048 82 5824 153600 79.2193 27.895 1299.52 824.608 2231.44 2231.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 6.4e-05 2048 360 1536 282624 43.0518 28.2767 587.518 835.656 1494.64 1494.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.001024 1024 120 128 18432 0.755104 1.68755 51.2259 53.7111 53.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000256 1024 150 832 72192 2.90934 3.41197 35.3455 104.836 146.573 146.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 0.000512 512 240 256 31744 1.14934 0.809216 3.18493 25.7244 30.9724 31.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000512 512 60 768 34816 0.726304 0.8248 8.00909 26.0521 35.6819 35.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1170 3.2e-05 1024 170 640 532480 55.3377 26.8265 245.077 835.303 1162.74 1162.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 6.4e-05 1024 250 512 131072 49.6129 13.4899 49.8626 417.932 531.109 531.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 6.4e-05 4096 190 6016 289280 46.2233 55.5947 3922.02 1674.43 5698.35 5698.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.001024 4096 310 768 16640 2.70541 26.6471 195.367 224.775 224.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 6.4e-05 2048 82 5824 155648 80.01 28.2586 1180.48 835.656 2124.6 2124.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 6.4e-05 2048 360 1536 281600 42.8418 28.1531 539.026 831.688 1441.85 1441.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.001024 1024 120 128 18240 0.739936 1.37216 50.0035 52.1586 52.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000256 1024 150 832 71680 2.90048 3.40189 32.1067 104.394 142.873 142.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.000512 512 240 256 32000 1.16256 0.825248 3.02326 26.1069 31.2256 31.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000512 512 60 768 34560 0.726112 0.824864 7.85341 26.0928 35.5695 35.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1170 3.2e-05 1024 170 640 532480 55.5987 26.8854 226.272 838.301 1147.25 1147.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 6.4e-05 1024 250 512 122880 49.9543 13.3445 44.8035 412.519 520.841 520.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 6.4e-05 4096 190 6016 289280 46.2557 55.5869 3617.91 1673.86 5393.69 5393.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.001024 4096 310 768 16640 2.7112 25.4587 198.068 226.299 226.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 6.4e-05 2048 82 5824 153600 79.2446 27.8892 1072.63 824.818 2004.77 2004.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 6.4e-05 2048 360 1536 282624 42.9468 28.2829 512.369 833.257 1417 1417.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.001024 1024 120 128 18048 0.735776 1.53398 49.8341 52.1472 52.2145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.000256 1024 150 832 71424 2.90202 3.40806 30.9922 104.657 142.03 142.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 0.000512 512 240 256 32256 1.16336 0.824608 2.99517 26.1507 31.2374 31.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000512 512 60 768 34560 0.725888 0.825184 7.12237 26.138 34.8812 34.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1170 3.2e-05 1024 170 640 516096 55.7155 26.5626 207.922 824.486 1114.88 1115.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 6.4e-05 1024 250 512 122880 47.3066 13.18 62.3562 396.14 519.195 519.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 6.4e-05 4096 190 6016 288768 46.1988 55.5827 3404.17 1674.9 5180.93 5181.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.001024 4096 310 768 16512 2.72275 23.167 197.559 223.492 223.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 390 6.4e-05 2048 82 5824 147456 80.4392 27.9921 948.412 825.006 1882.04 1882.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1980 6.4e-05 2048 360 1536 280192 43.7513 28.3525 1718.48 838.083 2628.82 2628.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.001024 1024 120 128 18720 0.765984 3.7417 51.2922 55.862 55.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 0.000256 1024 150 896 71616 2.92819 3.41805 105.46 104.85 216.728 216.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 0.000512 512 240 256 32128 1.16819 0.832352 8.42749 26.3364 36.8663 36.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 0.000512 512 60 768 35744 0.729152 0.831488 13.8829 26.3223 41.8376 41.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1170 3.2e-05 1024 170 640 538112 55.5652 26.9087 731.835 837.848 1652.37 1652.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 6.4e-05 1024 250 512 124928 50.9548 14.0691 140.506 419.055 624.803 624.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 6.4e-05 4096 190 6016 290080 46.2648 55.6518 6723.48 1676.1 8501.58 8501.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1610 0.001024 4096 310 768 17056 2.73965 46.1167 197.566 246.466 246.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 390 6.4e-05 2048 82 5888 160256 79.5243 28.33 2279.14 841.6 3228.79 3228.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 6.4e-05 2048 360 1536 280064 43.423 28.4604 1120.7 837.929 2030.65 2030.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.001024 1024 120 128 18688 0.761728 2.54342 51.2718 54.62 54.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000256 1024 150 896 71616 2.90611 3.4184 71.7684 104.891 183.058 183.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.000512 512 240 256 32000 1.16323 0.831424 7.61776 26.2656 35.9773 36.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000512 512 60 768 35648 0.726912 0.831392 15.2842 26.2917 43.2051 43.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1170 3.2e-05 1024 170 640 537600 55.0277 26.8762 487.087 837.883 1407.07 1407.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 6.4e-05 1024 250 512 122880 50.9076 13.4847 142.594 417.699 624.904 625.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 6.4e-05 4096 190 6016 290048 46.1681 55.595 7508.8 1676.29 9286.93 9287.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1610 0.001024 4096 310 768 17024 2.73203 51.1118 197.18 251.067 251.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 390 6.4e-05 2048 82 5888 159744 79.4484 28.288 2553.45 838.015 3499.4 3499.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 6.4e-05 2048 360 1536 280064 43.5004 28.4698 727.092 837.686 1636.89 1637.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.001024 1024 120 128 18624 0.760064 1.81043 51.2211 53.8362 53.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000256 1024 150 896 71424 2.90611 3.40902 46.5741 104.731 157.693 157.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.000512 512 240 256 32000 1.16832 0.828992 7.07549 26.2753 35.4481 35.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000512 512 60 768 35584 0.72704 0.82944 10.5421 26.2622 38.4311 38.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1170 3.2e-05 1024 170 640 536576 55.2441 26.882 333.405 837.606 1253.32 1253.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 6.4e-05 1024 250 512 122880 51.0116 13.4861 141.422 417.581 623.714 623.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 6.4e-05 4096 190 6016 289920 46.199 55.6013 4850.69 1675.16 6627.72 6627.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1610 0.001024 4096 310 768 16960 2.72358 33.5749 199.267 235.61 235.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 390 6.4e-05 2048 82 5888 157696 79.5474 28.2575 1628.36 834.947 2571.3 2571.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 6.4e-05 2048 360 1536 279552 43.4523 28.3542 590.906 836.699 1499.56 1499.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.001024 1024 120 128 18624 0.761344 1.33142 51.2711 53.4058 53.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.000256 1024 150 896 71424 2.90326 3.41197 37.9247 104.797 149.11 149.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 0.000512 512 240 256 31872 1.16893 0.82944 7.06877 26.2186 35.3852 35.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000512 512 60 768 35328 0.725632 0.827392 8.53149 26.2067 36.3609 36.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1170 3.2e-05 1024 170 640 534528 55.3256 26.8694 280.013 836.568 1198.97 1199.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 6.4e-05 1024 250 512 116736 51.072 13.3265 133.848 412.279 610.742 610.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 6.4e-05 4096 190 6016 289920 46.1534 55.5847 3966.04 1676.24 5744.1 5744.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1610 0.001024 4096 310 768 16896 2.71597 27.4227 196.422 226.602 226.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 390 6.4e-05 2048 82 5888 156672 79.3816 28.1896 1318.5 832.59 2258.86 2259.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 6.4e-05 2048 360 1536 279552 43.5093 28.3264 529.773 838.655 1440.4 1440.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.001024 1024 120 128 18560 0.758176 1.56262 51.2471 53.6113 53.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.000256 1024 150 896 71168 2.90269 3.40851 34.1755 104.735 145.295 145.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 0.000512 512 240 256 31744 1.17283 0.831552 6.75133 26.3425 35.1946 35.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000512 512 60 768 35584 0.729216 0.833184 7.76576 26.329 35.7282 35.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1170 3.2e-05 1024 170 640 532480 55.3982 26.8268 253.918 835.734 1172.07 1172.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 6.4e-05 1024 250 512 122880 51.024 13.4861 140.55 418.06 623.333 623.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 6.4e-05 4096 190 6016 289792 46.2236 55.5909 3544.73 1677.07 5323.69 5323.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1610 0.001024 4096 310 768 16896 2.72035 24.3692 196.649 223.783 223.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 390 6.4e-05 2048 82 5888 155648 79.9842 28.4628 1171.31 836.057 2116.01 2116.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 6.4e-05 2048 360 1536 279040 43.5232 28.3652 485.702 838.281 1396.01 1396.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.001024 1024 120 128 18560 0.75984 1.21651 51.2735 53.294 53.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.000256 1024 150 896 71040 2.89997 3.4073 31.0872 104.63 142.094 142.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 0.000512 512 240 256 31360 1.16122 0.817792 6.80544 26.0064 34.8915 34.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000512 512 60 768 35200 0.72704 0.829344 7.12947 26.2054 34.962 35.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1170 3.2e-05 1024 170 640 537600 55.0354 26.8921 272.627 838.033 1192.78 1192.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 6.4e-05 1024 250 512 112640 51.6804 13.3163 129.826 412.376 607.414 607.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 6.4e-05 4096 190 6016 289920 46.1503 55.5963 3245.68 1676.3 5023.8 5023.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1610 0.001024 4096 310 768 16800 2.71187 23.2962 196.25 222.303 222.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 390 6.4e-05 2048 82 5888 158720 79.5131 28.287 1095.6 838.261 2041.85 2042.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 6.4e-05 2048 360 1536 279552 43.4934 28.3994 448.286 837.419 1357.73 1357.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.001024 1024 120 128 18432 0.754304 1.32154 50.1045 52.225 52.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.000256 1024 150 896 71040 2.90016 3.40285 29.1313 104.47 139.976 140.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 0.000512 512 240 256 31488 1.15952 0.818656 7.72429 26.0382 35.8416 35.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.000512 512 60 768 35328 0.729248 0.828896 6.54378 26.2875 34.4627 34.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1170 3.2e-05 1024 170 640 528384 55.4588 26.7332 252.786 833.035 1168.2 1168.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 6.4e-05 1024 250 512 110592 52.101 13.3142 127.103 412.642 605.376 605.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 6.4e-05 4096 190 6016 289536 46.2192 55.5913 2996.03 1676.88 4774.8 4774.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1610 0.001024 4096 310 768 16704 2.70506 20.6245 196.984 220.356 220.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 390 6.4e-05 2048 82 5888 153600 79.2513 27.8753 979.166 825.07 1911.55 1911.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 6.4e-05 2048 360 1536 279552 43.4702 28.3407 422.15 837.538 1331.64 1331.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.001024 1024 120 128 18368 0.75616 1.45917 50.061 52.3197 52.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.000256 1024 150 896 70784 2.8976 3.59155 27.0703 104.434 138.063 138.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1520 0.000512 512 240 256 31360 1.16736 0.826208 7.78272 26.1493 36.0273 36.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.000512 512 60 768 34944 0.72496 0.827552 6.1503 26.135 33.9061 33.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1170 3.2e-05 1024 170 640 530432 55.7804 27.4146 243.163 837.242 1163.79 1163.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 6.4e-05 1024 250 512 100352 52.4523 13.2311 115.608 404.447 585.955 586.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 6.4e-05 4096 190 6016 289856 46.1368 55.595 2813.81 1677.81 4593.42 4593.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1610 0.001024 4096 310 768 16800 2.7177 19.8041 195.604 218.167 218.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 390 6.4e-05 2048 82 5888 150528 80.1696 27.9908 900.694 829.541 1838.59 1838.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1980 6.4e-05 2048 360 1536 278528 43.4494 28.2624 407.95 835.646 1315.45 1315.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1940 0.001024 1024 120 128 18432 0.753216 3.90736 51.2284 55.9319 55.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.000256 1024 150 896 71168 2.90627 3.41069 26.2229 104.835 137.446 137.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1520 0.000512 512 240 256 30720 1.15283 0.80896 7.61904 25.7209 35.4038 35.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 0.000512 512 60 768 34816 0.724992 0.827072 5.51952 26.0508 33.1938 33.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1170 3.2e-05 1024 170 640 532480 55.3984 26.8296 235.38 835.29 1153.09 1153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 6.4e-05 1024 250 512 114688 52.3611 13.4868 131.604 417.932 615.601 615.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 6.4e-05 4096 190 6016 289280 46.2381 55.5971 2674.86 1673.81 4450.58 4450.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1610 0.001024 4096 310 768 16640 2.70899 18.3278 195.625 216.704 216.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 390 6.4e-05 2048 82 5888 155648 80.0284 28.2566 886.218 835.644 1830.34 1830.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1980 6.4e-05 2048 360 1560 283136 43.199 28.3013 1410.51 837.746 2319.9 2320.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.001024 1024 120 120 18368 0.751616 3.70323 49.9993 54.4988 54.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1420 0.000256 1024 150 840 71680 2.90406 3.40173 96.4559 104.435 207.27 207.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 0.000512 512 240 240 33152 1.1536 0.825792 7.71843 26.1496 35.9544 36.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.000512 512 60 780 34944 0.724992 0.824864 5.53158 26.1324 33.2855 33.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1170 3.2e-05 1024 170 660 537600 55.4312 26.8683 720.112 837.243 1639.85 1640.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 6.4e-05 1024 250 480 129024 47.8783 13.2265 127.802 404.443 593.565 593.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 6.4e-05 4096 190 6060 289408 46.1625 55.5942 2628.71 1677.92 4408.47 4408.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1610 0.001024 4096 310 720 16800 2.69926 17.4896 196.855 217.084 217.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 390 6.4e-05 2048 82 5820 157696 78.7924 27.9248 857.942 840.002 1804.85 1805.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1980 6.4e-05 2048 360 1536 283136 43.1882 28.2937 1350.52 837.067 2259.21 2259.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 0.001024 1024 120 128 18368 0.751616 3.68525 50.0487 54.5281 54.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.000256 1024 150 832 71680 2.9041 3.40698 86.3952 104.373 197.15 197.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 0.000512 512 240 256 32256 1.15258 0.825344 7.86938 26.1416 36.094 36.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.000512 512 60 768 34944 0.723104 0.823808 5.46576 26.1216 33.2041 33.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1170 3.2e-05 1024 170 640 530432 56.1603 26.8675 685.546 836.756 1605.52 1605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 6.4e-05 1024 250 512 129024 47.8837 13.228 132.993 404.343 598.665 598.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 6.4e-05 4096 190 6016 289856 46.1244 55.593 2562.26 1677.02 4341.07 4341.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1610 0.001024 4096 310 768 16800 2.71802 18.346 195.537 216.644 216.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 390 6.4e-05 2048 82 5824 157696 78.7838 27.9145 845.04 827.452 1779.38 1779.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1980 6.4e-05 2048 360 1550 284480 43.1817 28.3867 1457.96 835.885 2365.56 2365.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 0.001024 1024 120 100 18480 0.755712 3.01402 50.0347 53.8495 53.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1420 0.000256 1024 150 800 72240 2.9353 3.42442 96.1393 104.88 207.455 207.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 0.000512 512 240 250 32480 1.15322 0.81568 7.71651 25.8707 35.6597 35.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.000512 512 60 750 35280 0.72704 0.828992 5.50806 26.2327 33.3671 33.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1170 3.2e-05 1024 170 650 537600 54.5593 26.6732 740.031 829.497 1650.96 1651.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 6.4e-05 1024 250 450 143360 46.658 13.2893 143.021 409.151 612.346 612.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 6.4e-05 4096 190 6050 288960 46.399 55.7097 2643.47 1675.24 4420.9 4420.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1610 0.001024 4096 310 750 16800 2.71597 18.3669 196.132 217.259 217.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 390 6.4e-05 2048 82 5850 152320 79.2181 27.7788 839.55 817.861 1764.6 1764.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1980 6.4e-05 2048 360 1536 282240 43.4534 28.3382 1626.51 836.798 2535.24 2535.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.001024 1024 120 96 18480 0.753952 2.94298 50.0322 53.7724 53.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1420 0.000256 1024 150 816 72240 2.93478 3.42394 97.8103 104.97 209.21 209.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 0.000512 512 240 240 32480 1.15133 0.817152 7.43584 25.8906 35.3959 35.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.000512 512 60 768 35280 0.726528 0.82864 5.5511 26.2528 33.4292 33.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1170 3.2e-05 1024 170 672 537600 54.5671 26.6591 754.722 830.205 1666.35 1666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 6.4e-05 1024 250 480 143360 46.6319 13.2833 149.8 409.511 619.443 619.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 6.4e-05 4096 190 6048 288960 46.3706 55.692 2621.91 1676.61 4400.66 4400.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1610 0.001024 4096 310 720 16800 2.70797 17.4981 198.842 219.092 219.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 390 6.4e-05 2048 82 5856 152320 79.186 27.7151 835.236 818.553 1760.88 1761.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1980 6.4e-05 2048 360 1536 284672 43.1995 28.3218 1592.35 838.839 2502.85 2502.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.001024 1024 120 96 18688 0.75776 2.95181 50.1012 53.8544 53.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1420 0.000256 1024 150 800 72448 2.9225 3.40774 93.2208 104.754 204.374 204.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 0.000512 512 240 224 34816 1.14432 0.834496 7.16147 26.3571 35.5974 35.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.000512 512 60 736 35840 0.728256 0.834784 6.0239 26.3424 33.9981 34.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1170 3.2e-05 1024 170 640 544768 54.4354 26.8413 721.041 835.915 1638.42 1638.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 6.4e-05 1024 250 480 163840 45.0399 13.484 163.903 418.146 640.782 640.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 6.4e-05 4096 190 6016 289792 46.2675 55.5946 3031.1 1678.08 4811.13 4811.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1610 0.001024 4096 310 736 17024 2.72784 19.6942 197.334 219.8 219.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 390 6.4e-05 2048 82 5824 163840 78.4762 28.3323 1030.44 838.568 1976 1976.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1980 6.4e-05 2048 360 1536 280320 43.2441 28.3034 671.598 835.55 1578.83 1578.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 0.001024 1024 120 96 18240 0.744384 4.39485 49.9542 55.1384 55.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.000256 1024 150 800 71040 2.87754 3.38176 37.5386 103.751 147.62 147.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 0.000512 512 240 224 32640 1.14893 0.829408 9.45181 26.2155 37.7451 37.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.000512 512 60 736 34560 0.723392 0.82736 8.95411 26.2004 36.7752 36.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1170 3.2e-05 1024 170 640 522240 55.1561 26.4383 923.231 824.597 1829.61 1829.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 6.4e-05 1024 250 480 153600 45.4533 13.3285 209.866 412.898 681.764 681.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 6.4e-05 4096 190 6016 288960 46.1582 55.5848 4533.16 1676.53 6311.52 6311.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1610 0.001024 4096 310 736 16320 2.67306 29.6115 192.741 225.067 225.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 390 6.4e-05 2048 82 5824 153600 79.1657 27.9183 1456.2 825.25 2388.72 2388.88
