
Std_Tx_NodeA_Distance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062e4  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800653c  0800653c  0000753c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800658c  0800658c  0000800c  2**0
                  CONTENTS
  4 .ARM          00000008  0800658c  0800658c  0000758c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006594  08006594  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006594  08006594  00007594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006598  08006598  00007598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800659c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  080065a8  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080065a8  00008178  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001166d  00000000  00000000  00008042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e4  00000000  00000000  000196af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0001b898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000950  00000000  00000000  0001c4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ffd6  00000000  00000000  0001ce18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c81  00000000  00000000  0003cdee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6119  00000000  00000000  0004da6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113b88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000322c  00000000  00000000  00113bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00116df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	2000000c 	.word	0x2000000c
 8000274:	00000000 	.word	0x00000000
 8000278:	08006524 	.word	0x08006524

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000010 	.word	0x20000010
 8000294:	08006524 	.word	0x08006524

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b97e 	b.w	80005ac <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	460c      	mov	r4, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14d      	bne.n	8000370 <__udivmoddi4+0xa8>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	460f      	mov	r7, r1
 80002d8:	4684      	mov	ip, r0
 80002da:	4696      	mov	lr, r2
 80002dc:	fab2 f382 	clz	r3, r2
 80002e0:	d960      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002e2:	b14b      	cbz	r3, 80002f8 <__udivmoddi4+0x30>
 80002e4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80002f2:	fa20 f202 	lsr.w	r2, r0, r2
 80002f6:	4317      	orrs	r7, r2
 80002f8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002fc:	fa1f f48e 	uxth.w	r4, lr
 8000300:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000304:	fbb7 f1f6 	udiv	r1, r7, r6
 8000308:	fb06 7711 	mls	r7, r6, r1, r7
 800030c:	fb01 f004 	mul.w	r0, r1, r4
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	4290      	cmp	r0, r2
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x62>
 8000318:	eb1e 0202 	adds.w	r2, lr, r2
 800031c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x60>
 8000322:	4290      	cmp	r0, r2
 8000324:	f200 812d 	bhi.w	8000582 <__udivmoddi4+0x2ba>
 8000328:	4639      	mov	r1, r7
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	fa1f fc8c 	uxth.w	ip, ip
 8000330:	fbb2 f0f6 	udiv	r0, r2, r6
 8000334:	fb06 2210 	mls	r2, r6, r0, r2
 8000338:	fb00 f404 	mul.w	r4, r0, r4
 800033c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000340:	4564      	cmp	r4, ip
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000344:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x8c>
 800034e:	4564      	cmp	r4, ip
 8000350:	f200 811a 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 8000354:	4610      	mov	r0, r2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	ebac 0c04 	sub.w	ip, ip, r4
 800035e:	2100      	movs	r1, #0
 8000360:	b125      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000362:	fa2c f303 	lsr.w	r3, ip, r3
 8000366:	2200      	movs	r2, #0
 8000368:	e9c5 3200 	strd	r3, r2, [r5]
 800036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000370:	428b      	cmp	r3, r1
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0xb8>
 8000374:	b10d      	cbz	r5, 800037a <__udivmoddi4+0xb2>
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e7f5      	b.n	800036c <__udivmoddi4+0xa4>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	2900      	cmp	r1, #0
 8000386:	d14d      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000388:	42a3      	cmp	r3, r4
 800038a:	f0c0 80f2 	bcc.w	8000572 <__udivmoddi4+0x2aa>
 800038e:	4290      	cmp	r0, r2
 8000390:	f080 80ef 	bcs.w	8000572 <__udivmoddi4+0x2aa>
 8000394:	4606      	mov	r6, r0
 8000396:	4623      	mov	r3, r4
 8000398:	4608      	mov	r0, r1
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e6      	beq.n	800036c <__udivmoddi4+0xa4>
 800039e:	e9c5 6300 	strd	r6, r3, [r5]
 80003a2:	e7e3      	b.n	800036c <__udivmoddi4+0xa4>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a2 	bne.w	80004ee <__udivmoddi4+0x226>
 80003aa:	1a8a      	subs	r2, r1, r2
 80003ac:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003b0:	fa1f f68e 	uxth.w	r6, lr
 80003b4:	2101      	movs	r1, #1
 80003b6:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ba:	fb07 2014 	mls	r0, r7, r4, r2
 80003be:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003c6:	fb06 f004 	mul.w	r0, r6, r4
 80003ca:	4290      	cmp	r0, r2
 80003cc:	d90f      	bls.n	80003ee <__udivmoddi4+0x126>
 80003ce:	eb1e 0202 	adds.w	r2, lr, r2
 80003d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	4290      	cmp	r0, r2
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80c8 	beq.w	800057c <__udivmoddi4+0x2b4>
 80003ec:	4644      	mov	r4, r8
 80003ee:	1a12      	subs	r2, r2, r0
 80003f0:	fa1f fc8c 	uxth.w	ip, ip
 80003f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f8:	fb07 2210 	mls	r2, r7, r0, r2
 80003fc:	fb00 f606 	mul.w	r6, r0, r6
 8000400:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000404:	4566      	cmp	r6, ip
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x152>
 8000408:	eb1e 0c0c 	adds.w	ip, lr, ip
 800040c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000410:	d202      	bcs.n	8000418 <__udivmoddi4+0x150>
 8000412:	4566      	cmp	r6, ip
 8000414:	f200 80bb 	bhi.w	800058e <__udivmoddi4+0x2c6>
 8000418:	4610      	mov	r0, r2
 800041a:	ebac 0c06 	sub.w	ip, ip, r6
 800041e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa04 fe01 	lsl.w	lr, r4, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa20 fc06 	lsr.w	ip, r0, r6
 8000436:	40f4      	lsrs	r4, r6
 8000438:	408a      	lsls	r2, r1
 800043a:	431f      	orrs	r7, r3
 800043c:	ea4e 030c 	orr.w	r3, lr, ip
 8000440:	fa00 fe01 	lsl.w	lr, r0, r1
 8000444:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000448:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800044c:	fa1f fc87 	uxth.w	ip, r7
 8000450:	fbb4 f0f8 	udiv	r0, r4, r8
 8000454:	fb08 4410 	mls	r4, r8, r0, r4
 8000458:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045c:	fb00 f90c 	mul.w	r9, r0, ip
 8000460:	45a1      	cmp	r9, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1ba>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f100 3aff 	add.w	sl, r0, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a1      	cmp	r9, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 8093 	beq.w	80005a6 <__udivmoddi4+0x2de>
 8000480:	4650      	mov	r0, sl
 8000482:	eba4 0409 	sub.w	r4, r4, r9
 8000486:	fa1f f983 	uxth.w	r9, r3
 800048a:	fbb4 f3f8 	udiv	r3, r4, r8
 800048e:	fb08 4413 	mls	r4, r8, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d906      	bls.n	80004ac <__udivmoddi4+0x1e4>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x1e2>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d87a      	bhi.n	80005a0 <__udivmoddi4+0x2d8>
 80004aa:	4643      	mov	r3, r8
 80004ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 9802 	umull	r9, r8, r0, r2
 80004b8:	4544      	cmp	r4, r8
 80004ba:	46cc      	mov	ip, r9
 80004bc:	4643      	mov	r3, r8
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x1fe>
 80004c0:	d106      	bne.n	80004d0 <__udivmoddi4+0x208>
 80004c2:	45ce      	cmp	lr, r9
 80004c4:	d204      	bcs.n	80004d0 <__udivmoddi4+0x208>
 80004c6:	3801      	subs	r0, #1
 80004c8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004cc:	eb68 0307 	sbc.w	r3, r8, r7
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x222>
 80004d2:	ebbe 020c 	subs.w	r2, lr, ip
 80004d6:	eb64 0403 	sbc.w	r4, r4, r3
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	fa22 f301 	lsr.w	r3, r2, r1
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	431e      	orrs	r6, r3
 80004e6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ea:	2100      	movs	r1, #0
 80004ec:	e73e      	b.n	800036c <__udivmoddi4+0xa4>
 80004ee:	fa02 fe03 	lsl.w	lr, r2, r3
 80004f2:	f1c3 0120 	rsb	r1, r3, #32
 80004f6:	fa04 f203 	lsl.w	r2, r4, r3
 80004fa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000504:	fa20 f101 	lsr.w	r1, r0, r1
 8000508:	fa1f f68e 	uxth.w	r6, lr
 800050c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000510:	430a      	orrs	r2, r1
 8000512:	fb07 4410 	mls	r4, r7, r0, r4
 8000516:	0c11      	lsrs	r1, r2, #16
 8000518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800051c:	fb00 f406 	mul.w	r4, r0, r6
 8000520:	428c      	cmp	r4, r1
 8000522:	d90e      	bls.n	8000542 <__udivmoddi4+0x27a>
 8000524:	eb1e 0101 	adds.w	r1, lr, r1
 8000528:	f100 38ff 	add.w	r8, r0, #4294967295
 800052c:	bf2c      	ite	cs
 800052e:	f04f 0901 	movcs.w	r9, #1
 8000532:	f04f 0900 	movcc.w	r9, #0
 8000536:	428c      	cmp	r4, r1
 8000538:	d902      	bls.n	8000540 <__udivmoddi4+0x278>
 800053a:	f1b9 0f00 	cmp.w	r9, #0
 800053e:	d02c      	beq.n	800059a <__udivmoddi4+0x2d2>
 8000540:	4640      	mov	r0, r8
 8000542:	1b09      	subs	r1, r1, r4
 8000544:	b292      	uxth	r2, r2
 8000546:	fbb1 f4f7 	udiv	r4, r1, r7
 800054a:	fb07 1114 	mls	r1, r7, r4, r1
 800054e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000552:	fb04 f106 	mul.w	r1, r4, r6
 8000556:	4291      	cmp	r1, r2
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x2a2>
 800055a:	eb1e 0202 	adds.w	r2, lr, r2
 800055e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000562:	d201      	bcs.n	8000568 <__udivmoddi4+0x2a0>
 8000564:	4291      	cmp	r1, r2
 8000566:	d815      	bhi.n	8000594 <__udivmoddi4+0x2cc>
 8000568:	4644      	mov	r4, r8
 800056a:	1a52      	subs	r2, r2, r1
 800056c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000570:	e721      	b.n	80003b6 <__udivmoddi4+0xee>
 8000572:	1a86      	subs	r6, r0, r2
 8000574:	eb64 0303 	sbc.w	r3, r4, r3
 8000578:	2001      	movs	r0, #1
 800057a:	e70e      	b.n	800039a <__udivmoddi4+0xd2>
 800057c:	3c02      	subs	r4, #2
 800057e:	4472      	add	r2, lr
 8000580:	e735      	b.n	80003ee <__udivmoddi4+0x126>
 8000582:	3902      	subs	r1, #2
 8000584:	4472      	add	r2, lr
 8000586:	e6d0      	b.n	800032a <__udivmoddi4+0x62>
 8000588:	44f4      	add	ip, lr
 800058a:	3802      	subs	r0, #2
 800058c:	e6e3      	b.n	8000356 <__udivmoddi4+0x8e>
 800058e:	44f4      	add	ip, lr
 8000590:	3802      	subs	r0, #2
 8000592:	e742      	b.n	800041a <__udivmoddi4+0x152>
 8000594:	3c02      	subs	r4, #2
 8000596:	4472      	add	r2, lr
 8000598:	e7e7      	b.n	800056a <__udivmoddi4+0x2a2>
 800059a:	3802      	subs	r0, #2
 800059c:	4471      	add	r1, lr
 800059e:	e7d0      	b.n	8000542 <__udivmoddi4+0x27a>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	443c      	add	r4, r7
 80005a4:	e782      	b.n	80004ac <__udivmoddi4+0x1e4>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e76a      	b.n	8000482 <__udivmoddi4+0x1ba>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SystemClock_Config>:
 */
#include "RCC_clock.h"


void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b09c      	sub	sp, #112	@ 0x70
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	2250      	movs	r2, #80	@ 0x50
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f005 ff84 	bl	80064cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
 80005d4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d6:	4b2d      	ldr	r3, [pc, #180]	@ (800068c <SystemClock_Config+0xdc>)
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80005de:	4a2b      	ldr	r2, [pc, #172]	@ (800068c <SystemClock_Config+0xdc>)
 80005e0:	f043 0320 	orr.w	r3, r3, #32
 80005e4:	6113      	str	r3, [r2, #16]
 80005e6:	4b29      	ldr	r3, [pc, #164]	@ (800068c <SystemClock_Config+0xdc>)
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005f2:	bf00      	nop
 80005f4:	4b25      	ldr	r3, [pc, #148]	@ (800068c <SystemClock_Config+0xdc>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	f003 0308 	and.w	r3, r3, #8
 80005fc:	2b08      	cmp	r3, #8
 80005fe:	d1f9      	bne.n	80005f4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800060e:	2303      	movs	r3, #3
 8000610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000612:	2303      	movs	r3, #3
 8000614:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000616:	2332      	movs	r3, #50	@ 0x32
 8000618:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800061a:	2302      	movs	r3, #2
 800061c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800061e:	2302      	movs	r3, #2
 8000620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000622:	2302      	movs	r3, #2
 8000624:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8000626:	230c      	movs	r3, #12
 8000628:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800062a:	2300      	movs	r3, #0
 800062c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0320 	add.w	r3, r7, #32
 8000636:	4618      	mov	r0, r3
 8000638:	f001 fea2 	bl	8002380 <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x96>
  {
    //Error_Handler();
	while(1);
 8000642:	bf00      	nop
 8000644:	e7fd      	b.n	8000642 <SystemClock_Config+0x92>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	231f      	movs	r3, #31
 8000648:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	2105      	movs	r1, #5
 8000664:	4618      	mov	r0, r3
 8000666:	f002 fac3 	bl	8002bf0 <HAL_RCC_ClockConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0xc4>
  {
    //Error_Handler();
	while(1);
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <SystemClock_Config+0xc0>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <SystemClock_Config+0xe0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800067c:	4a04      	ldr	r2, [pc, #16]	@ (8000690 <SystemClock_Config+0xe0>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6013      	str	r3, [r2, #0]
}
 8000684:	bf00      	nop
 8000686:	3770      	adds	r7, #112	@ 0x70
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	44020800 	.word	0x44020800
 8000690:	40022000 	.word	0x40022000

08000694 <MX_GPIO_Init>:
 *      Author: Admin
 */
#include "gpio.h"

void MX_GPIO_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b47      	ldr	r3, [pc, #284]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b0:	4a45      	ldr	r2, [pc, #276]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006ba:	4b43      	ldr	r3, [pc, #268]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c0:	f003 0304 	and.w	r3, r3, #4
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c8:	4b3f      	ldr	r3, [pc, #252]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ce:	4a3e      	ldr	r2, [pc, #248]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006d8:	4b3b      	ldr	r3, [pc, #236]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b38      	ldr	r3, [pc, #224]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ec:	4a36      	ldr	r2, [pc, #216]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006f6:	4b34      	ldr	r3, [pc, #208]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006fc:	f003 0301 	and.w	r3, r3, #1
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b30      	ldr	r3, [pc, #192]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800070a:	4a2f      	ldr	r2, [pc, #188]	@ (80007c8 <MX_GPIO_Init+0x134>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000714:	4b2c      	ldr	r3, [pc, #176]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000716:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2120      	movs	r1, #32
 8000726:	4829      	ldr	r0, [pc, #164]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000728:	f001 fdc6 	bl	80022b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2108      	movs	r1, #8
 8000730:	4827      	ldr	r0, [pc, #156]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000732:	f001 fdc1 	bl	80022b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 8000736:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800073c:	4b25      	ldr	r3, [pc, #148]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	4619      	mov	r1, r3
 800074a:	4823      	ldr	r0, [pc, #140]	@ (80007d8 <MX_GPIO_Init+0x144>)
 800074c:	f001 fc62 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000750:	2320      	movs	r3, #32
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4819      	ldr	r0, [pc, #100]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000768:	f001 fc54 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800076c:	2308      	movs	r3, #8
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000784:	f001 fc46 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000788:	2320      	movs	r3, #32
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000790:	2301      	movs	r3, #1
 8000792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	f107 0314 	add.w	r3, r7, #20
 8000798:	4619      	mov	r1, r3
 800079a:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 800079c:	f001 fc3a 	bl	8002014 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI5_IRQn, 0, 0);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2100      	movs	r1, #0
 80007a4:	2010      	movs	r0, #16
 80007a6:	f000 fca3 	bl	80010f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80007aa:	2010      	movs	r0, #16
 80007ac:	f000 fcba 	bl	8001124 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2100      	movs	r1, #0
 80007b4:	2018      	movs	r0, #24
 80007b6:	f000 fc9b 	bl	80010f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80007ba:	2018      	movs	r0, #24
 80007bc:	f000 fcb2 	bl	8001124 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007c0:	bf00      	nop
 80007c2:	3728      	adds	r7, #40	@ 0x28
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	44020c00 	.word	0x44020c00
 80007cc:	42020000 	.word	0x42020000
 80007d0:	42020400 	.word	0x42020400
 80007d4:	10210000 	.word	0x10210000
 80007d8:	42020800 	.word	0x42020800

080007dc <main>:
CAN_SET CAN_Payload;



int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e0:	f000 fb10 	bl	8000e04 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80007e4:	f7ff fee4 	bl	80005b0 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e8:	f7ff ff54 	bl	8000694 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80007ec:	f000 f80a 	bl	8000804 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80007f0:	f000 fa92 	bl	8000d18 <MX_USART3_UART_Init>

  CAN_Payload.dataTx[0] = 0x0;
 80007f4:	4b02      	ldr	r3, [pc, #8]	@ (8000800 <main+0x24>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <main+0x20>
 8000800:	2000008c 	.word	0x2000008c

08000804 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000808:	4b28      	ldr	r3, [pc, #160]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800080a:	4a29      	ldr	r2, [pc, #164]	@ (80008b0 <MX_FDCAN1_Init+0xac>)
 800080c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800080e:	4b27      	ldr	r3, [pc, #156]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000810:	2200      	movs	r2, #0
 8000812:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000814:	4b25      	ldr	r3, [pc, #148]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800081a:	4b24      	ldr	r3, [pc, #144]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800081c:	2200      	movs	r2, #0
 800081e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000820:	4b22      	ldr	r3, [pc, #136]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000822:	2200      	movs	r2, #0
 8000824:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000826:	4b21      	ldr	r3, [pc, #132]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000828:	2200      	movs	r2, #0
 800082a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800082c:	4b1f      	ldr	r3, [pc, #124]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800082e:	2200      	movs	r2, #0
 8000830:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 25;
 8000832:	4b1e      	ldr	r3, [pc, #120]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000834:	2219      	movs	r2, #25
 8000836:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000838:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800083a:	2201      	movs	r2, #1
 800083c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800083e:	4b1b      	ldr	r3, [pc, #108]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000840:	220d      	movs	r2, #13
 8000842:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000844:	4b19      	ldr	r3, [pc, #100]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000846:	2202      	movs	r2, #2
 8000848:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800084a:	4b18      	ldr	r3, [pc, #96]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800084c:	2201      	movs	r2, #1
 800084e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000850:	4b16      	ldr	r3, [pc, #88]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000852:	2201      	movs	r2, #1
 8000854:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000858:	2201      	movs	r2, #1
 800085a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800085e:	2201      	movs	r2, #1
 8000860:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000862:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000864:	2200      	movs	r2, #0
 8000866:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000868:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800086a:	2200      	movs	r2, #0
 800086c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800086e:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000870:	2200      	movs	r2, #0
 8000872:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000874:	480d      	ldr	r0, [pc, #52]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000876:	f000 fdb9 	bl	80013ec <HAL_FDCAN_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000880:	f000 f898 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000884:	4809      	ldr	r0, [pc, #36]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 8000886:	f000 ff0b 	bl	80016a0 <HAL_FDCAN_Start>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_FDCAN1_Init+0x90>
  	 /* Notification Error */
  	Error_Handler();
 8000890:	f000 f890 	bl	80009b4 <Error_Handler>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000894:	2200      	movs	r2, #0
 8000896:	2101      	movs	r1, #1
 8000898:	4804      	ldr	r0, [pc, #16]	@ (80008ac <MX_FDCAN1_Init+0xa8>)
 800089a:	f001 f875 	bl	8001988 <HAL_FDCAN_ActivateNotification>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_FDCAN1_Init+0xa4>
  {
	/* Notification Error */
	Error_Handler();
 80008a4:	f000 f886 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000028 	.word	0x20000028
 80008b0:	4000a400 	.word	0x4000a400

080008b4 <TX_Send_CAN>:
}




void TX_Send_CAN(){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0

    /* ----- Prepare CAN data --------------------------------------- */
	CAN_Payload.msgID = 0x7FF;
 80008b8:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <TX_Send_CAN+0x64>)
 80008ba:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80008be:	64da      	str	r2, [r3, #76]	@ 0x4c
	CAN_Payload.TxHeader.IdType = FDCAN_STANDARD_ID;
 80008c0:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <TX_Send_CAN+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	605a      	str	r2, [r3, #4]
    CAN_Payload.TxHeader.Identifier = CAN_Payload.msgID; //CAN_Payload.msgID
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <TX_Send_CAN+0x64>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <TX_Send_CAN+0x64>)
 80008cc:	6013      	str	r3, [r2, #0]
    CAN_Payload.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <TX_Send_CAN+0x64>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
    CAN_Payload.TxHeader.DataLength = FDCAN_DLC_BYTES_1;        // 8-byte payloaD
 80008d4:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <TX_Send_CAN+0x64>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	60da      	str	r2, [r3, #12]
    CAN_Payload.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <TX_Send_CAN+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
    CAN_Payload.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;         // Disable BRS
 80008e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <TX_Send_CAN+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	615a      	str	r2, [r3, #20]
    CAN_Payload.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;          // Use Classical CAN frame
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <TX_Send_CAN+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
    CAN_Payload.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <TX_Send_CAN+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
    CAN_Payload.TxHeader.MessageMarker = 0;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <TX_Send_CAN+0x64>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]

    CAN_Payload.dataTx[0] = 7;
 80008f8:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <TX_Send_CAN+0x64>)
 80008fa:	2207      	movs	r2, #7
 80008fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &CAN_Payload.TxHeader,CAN_Payload.dataTx)!= HAL_OK)
 8000900:	4a06      	ldr	r2, [pc, #24]	@ (800091c <TX_Send_CAN+0x68>)
 8000902:	4905      	ldr	r1, [pc, #20]	@ (8000918 <TX_Send_CAN+0x64>)
 8000904:	4806      	ldr	r0, [pc, #24]	@ (8000920 <TX_Send_CAN+0x6c>)
 8000906:	f000 fef3 	bl	80016f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <TX_Send_CAN+0x60>
    {
    	Error_Handler();
 8000910:	f000 f850 	bl	80009b4 <Error_Handler>
    }
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000008c 	.word	0x2000008c
 800091c:	200000dc 	.word	0x200000dc
 8000920:	20000028 	.word	0x20000028

08000924 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_5) {
 800092e:	88fb      	ldrh	r3, [r7, #6]
 8000930:	2b20      	cmp	r3, #32
 8000932:	d101      	bne.n	8000938 <HAL_GPIO_EXTI_Falling_Callback+0x14>
		TX_Send_CAN();
 8000934:	f7ff ffbe 	bl	80008b4 <TX_Send_CAN>

	}
	if(GPIO_Pin == B1_BLUE_USER_BUTTON_Pin){
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800093e:	d101      	bne.n	8000944 <HAL_GPIO_EXTI_Falling_Callback+0x20>
		TX_Send_CAN();
 8000940:	f7ff ffb8 	bl	80008b4 <TX_Send_CAN>
	}
}
 8000944:	bf00      	nop
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	f003 0301 	and.w	r3, r3, #1
 800095c:	2b00      	cmp	r3, #0
 800095e:	d014      	beq.n	800098a <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &CAN_Payload.RxHeader,CAN_Payload.dataRx) != HAL_OK)
 8000960:	4b10      	ldr	r3, [pc, #64]	@ (80009a4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000962:	4a11      	ldr	r2, [pc, #68]	@ (80009a8 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000964:	2140      	movs	r1, #64	@ 0x40
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f000 ff06 	bl	8001778 <HAL_FDCAN_GetRxMessage>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			/* Reception Error */
			Error_Handler();
 8000972:	f000 f81f 	bl	80009b4 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000976:	2200      	movs	r2, #0
 8000978:	2101      	movs	r1, #1
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f001 f804 	bl	8001988 <HAL_FDCAN_ActivateNotification>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			/* Notification Error */
			Error_Handler();
 8000986:	f000 f815 	bl	80009b4 <Error_Handler>
		}
	}
	if(CAN_Payload.dataRx[0] == 0x1){
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <HAL_FDCAN_RxFifo0Callback+0x60>)
 800098c:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8000990:	2b01      	cmp	r3, #1
 8000992:	d103      	bne.n	800099c <HAL_FDCAN_RxFifo0Callback+0x50>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000994:	2120      	movs	r1, #32
 8000996:	4806      	ldr	r0, [pc, #24]	@ (80009b0 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000998:	f001 fca6 	bl	80022e8 <HAL_GPIO_TogglePin>
	}
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	200000de 	.word	0x200000de
 80009a8:	200000b0 	.word	0x200000b0
 80009ac:	2000008c 	.word	0x2000008c
 80009b0:	42020000 	.word	0x42020000

080009b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i
}
 80009ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <Error_Handler+0x8>

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
	...

080009d0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b0ac      	sub	sp, #176	@ 0xb0
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]
 80009e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	2288      	movs	r2, #136	@ 0x88
 80009ee:	2100      	movs	r1, #0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f005 fd6b 	bl	80064cc <memset>
  if(hfdcan->Instance==FDCAN1)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a2a      	ldr	r2, [pc, #168]	@ (8000aa4 <HAL_FDCAN_MspInit+0xd4>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d14d      	bne.n	8000a9c <HAL_FDCAN_MspInit+0xcc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a00:	f04f 0200 	mov.w	r2, #0
 8000a04:	f04f 0304 	mov.w	r3, #4
 8000a08:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 8000a0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a12:	f107 0310 	add.w	r3, r7, #16
 8000a16:	4618      	mov	r0, r3
 8000a18:	f002 fc2c 	bl	8003274 <HAL_RCCEx_PeriphCLKConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000a22:	f7ff ffc7 	bl	80009b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a26:	4b20      	ldr	r3, [pc, #128]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a32:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000a3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a44:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a4a:	4a17      	ldr	r2, [pc, #92]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a54:	4b14      	ldr	r3, [pc, #80]	@ (8000aa8 <HAL_FDCAN_MspInit+0xd8>)
 8000a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PC6     ------> FDCAN1_RX
    PC7     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a62:	23c0      	movs	r3, #192	@ 0xc0
 8000a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000a7a:	2309      	movs	r3, #9
 8000a7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a84:	4619      	mov	r1, r3
 8000a86:	4809      	ldr	r0, [pc, #36]	@ (8000aac <HAL_FDCAN_MspInit+0xdc>)
 8000a88:	f001 fac4 	bl	8002014 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2103      	movs	r1, #3
 8000a90:	2027      	movs	r0, #39	@ 0x27
 8000a92:	f000 fb2d 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000a96:	2027      	movs	r0, #39	@ 0x27
 8000a98:	f000 fb44 	bl	8001124 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000a9c:	bf00      	nop
 8000a9e:	37b0      	adds	r7, #176	@ 0xb0
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	4000a400 	.word	0x4000a400
 8000aa8:	44020c00 	.word	0x44020c00
 8000aac:	42020800 	.word	0x42020800

08000ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b0ac      	sub	sp, #176	@ 0xb0
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	2288      	movs	r2, #136	@ 0x88
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f005 fcfb 	bl	80064cc <memset>
  if(huart->Instance==USART3)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a2a      	ldr	r2, [pc, #168]	@ (8000b84 <HAL_UART_MspInit+0xd4>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d14c      	bne.n	8000b7a <HAL_UART_MspInit+0xca>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ae0:	f04f 0204 	mov.w	r2, #4
 8000ae4:	f04f 0300 	mov.w	r3, #0
 8000ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aec:	2300      	movs	r3, #0
 8000aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	4618      	mov	r0, r3
 8000af6:	f002 fbbd 	bl	8003274 <HAL_RCCEx_PeriphCLKConfig>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000b00:	f7ff ff58 	bl	80009b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b04:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b10:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000b14:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b28:	4a17      	ldr	r2, [pc, #92]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <HAL_UART_MspInit+0xd8>)
 8000b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA3     ------> USART3_RX
    PA4     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8000b40:	2318      	movs	r3, #24
 8000b42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	2302      	movs	r3, #2
 8000b48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000b58:	230d      	movs	r3, #13
 8000b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b62:	4619      	mov	r1, r3
 8000b64:	4809      	ldr	r0, [pc, #36]	@ (8000b8c <HAL_UART_MspInit+0xdc>)
 8000b66:	f001 fa55 	bl	8002014 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2102      	movs	r1, #2
 8000b6e:	203c      	movs	r0, #60	@ 0x3c
 8000b70:	f000 fabe 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000b74:	203c      	movs	r0, #60	@ 0x3c
 8000b76:	f000 fad5 	bl	8001124 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000b7a:	bf00      	nop
 8000b7c:	37b0      	adds	r7, #176	@ 0xb0
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004800 	.word	0x40004800
 8000b88:	44020c00 	.word	0x44020c00
 8000b8c:	42020000 	.word	0x42020000

08000b90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <NMI_Handler+0x4>

08000b98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <HardFault_Handler+0x4>

08000ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <MemManage_Handler+0x4>

08000ba8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <BusFault_Handler+0x4>

08000bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <UsageFault_Handler+0x4>

08000bb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be6:	f000 f9ab 	bl	8000f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}

08000bee <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000bf2:	2020      	movs	r0, #32
 8000bf4:	f001 fb92 	bl	800231c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_BLUE_USER_BUTTON_Pin);
 8000c00:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c04:	f001 fb8a 	bl	800231c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <FDCAN1_IT0_IRQHandler+0x10>)
 8000c12:	f000 ff9f 	bl	8001b54 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000028 	.word	0x20000028

08000c20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <USART3_IRQHandler+0x10>)
 8000c26:	f004 fc47 	bl	80054b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000e0 	.word	0x200000e0

08000c34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c3a:	4b30      	ldr	r3, [pc, #192]	@ (8000cfc <SystemInit+0xc8>)
 8000c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c40:	4a2e      	ldr	r2, [pc, #184]	@ (8000cfc <SystemInit+0xc8>)
 8000c42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000d00 <SystemInit+0xcc>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000c50:	4b2b      	ldr	r3, [pc, #172]	@ (8000d00 <SystemInit+0xcc>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000c56:	4b2a      	ldr	r3, [pc, #168]	@ (8000d00 <SystemInit+0xcc>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000c5c:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <SystemInit+0xcc>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4927      	ldr	r1, [pc, #156]	@ (8000d00 <SystemInit+0xcc>)
 8000c62:	4b28      	ldr	r3, [pc, #160]	@ (8000d04 <SystemInit+0xd0>)
 8000c64:	4013      	ands	r3, r2
 8000c66:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000c68:	4b25      	ldr	r3, [pc, #148]	@ (8000d00 <SystemInit+0xcc>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000c6e:	4b24      	ldr	r3, [pc, #144]	@ (8000d00 <SystemInit+0xcc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000c74:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <SystemInit+0xcc>)
 8000c76:	4a24      	ldr	r2, [pc, #144]	@ (8000d08 <SystemInit+0xd4>)
 8000c78:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000c7a:	4b21      	ldr	r3, [pc, #132]	@ (8000d00 <SystemInit+0xcc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000c80:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <SystemInit+0xcc>)
 8000c82:	4a21      	ldr	r2, [pc, #132]	@ (8000d08 <SystemInit+0xd4>)
 8000c84:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000c86:	4b1e      	ldr	r3, [pc, #120]	@ (8000d00 <SystemInit+0xcc>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <SystemInit+0xcc>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a1b      	ldr	r2, [pc, #108]	@ (8000d00 <SystemInit+0xcc>)
 8000c92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c96:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000c98:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <SystemInit+0xcc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c9e:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <SystemInit+0xc8>)
 8000ca0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000ca4:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <SystemInit+0xd8>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000cae:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000cb6:	d003      	beq.n	8000cc0 <SystemInit+0x8c>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000cbe:	d117      	bne.n	8000cf0 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000cc0:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <SystemInit+0xd8>)
 8000cc2:	69db      	ldr	r3, [r3, #28]
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d005      	beq.n	8000cd8 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <SystemInit+0xd8>)
 8000cce:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <SystemInit+0xdc>)
 8000cd0:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <SystemInit+0xd8>)
 8000cd4:	4a0f      	ldr	r2, [pc, #60]	@ (8000d14 <SystemInit+0xe0>)
 8000cd6:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <SystemInit+0xd8>)
 8000cda:	69db      	ldr	r3, [r3, #28]
 8000cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8000d0c <SystemInit+0xd8>)
 8000cde:	f043 0302 	orr.w	r3, r3, #2
 8000ce2:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <SystemInit+0xd8>)
 8000ce6:	69db      	ldr	r3, [r3, #28]
 8000ce8:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <SystemInit+0xd8>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	61d3      	str	r3, [r2, #28]
  }
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00
 8000d00:	44020c00 	.word	0x44020c00
 8000d04:	fae2eae3 	.word	0xfae2eae3
 8000d08:	01010280 	.word	0x01010280
 8000d0c:	40022000 	.word	0x40022000
 8000d10:	08192a3b 	.word	0x08192a3b
 8000d14:	4c5d6e7f 	.word	0x4c5d6e7f

08000d18 <MX_USART3_UART_Init>:
#include "uart.h"

UART_HandleTypeDef huart3;

void MX_USART3_UART_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d1c:	4b22      	ldr	r3, [pc, #136]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d1e:	4a23      	ldr	r2, [pc, #140]	@ (8000dac <MX_USART3_UART_Init+0x94>)
 8000d20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d22:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d30:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d36:	4b1c      	ldr	r3, [pc, #112]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d3e:	220c      	movs	r2, #12
 8000d40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d42:	4b19      	ldr	r3, [pc, #100]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d48:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d5a:	4b13      	ldr	r3, [pc, #76]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d60:	4811      	ldr	r0, [pc, #68]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d62:	f004 fb59 	bl	8005418 <HAL_UART_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_USART3_UART_Init+0x58>
  {
	  //Error_Handler();
	  	while(1);
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <MX_USART3_UART_Init+0x54>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d70:	2100      	movs	r1, #0
 8000d72:	480d      	ldr	r0, [pc, #52]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d74:	f005 fadf 	bl	8006336 <HAL_UARTEx_SetTxFifoThreshold>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_USART3_UART_Init+0x6a>
  {
	  //Error_Handler();
	  	while(1);
 8000d7e:	bf00      	nop
 8000d80:	e7fd      	b.n	8000d7e <MX_USART3_UART_Init+0x66>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d82:	2100      	movs	r1, #0
 8000d84:	4808      	ldr	r0, [pc, #32]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d86:	f005 fb14 	bl	80063b2 <HAL_UARTEx_SetRxFifoThreshold>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_USART3_UART_Init+0x7c>
  {
	  //Error_Handler();
	  	while(1);
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <MX_USART3_UART_Init+0x78>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d94:	4804      	ldr	r0, [pc, #16]	@ (8000da8 <MX_USART3_UART_Init+0x90>)
 8000d96:	f005 fa95 	bl	80062c4 <HAL_UARTEx_DisableFifoMode>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_USART3_UART_Init+0x8c>
  {
	  //Error_Handler();
	  	while(1);
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <MX_USART3_UART_Init+0x88>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200000e0 	.word	0x200000e0
 8000dac:	40004800 	.word	0x40004800

08000db0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000db0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000de8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000db4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000db6:	e003      	b.n	8000dc0 <LoopCopyDataInit>

08000db8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000dba:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000dbc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000dbe:	3104      	adds	r1, #4

08000dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000dc0:	480b      	ldr	r0, [pc, #44]	@ (8000df0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000dc4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000dc6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000dc8:	d3f6      	bcc.n	8000db8 <CopyDataInit>
	ldr	r2, =_sbss
 8000dca:	4a0b      	ldr	r2, [pc, #44]	@ (8000df8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000dcc:	e002      	b.n	8000dd4 <LoopFillZerobss>

08000dce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000dce:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000dd0:	f842 3b04 	str.w	r3, [r2], #4

08000dd4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000dd4:	4b09      	ldr	r3, [pc, #36]	@ (8000dfc <LoopForever+0x16>)
	cmp	r2, r3
 8000dd6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000dd8:	d3f9      	bcc.n	8000dce <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dda:	f7ff ff2b 	bl	8000c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dde:	f005 fb7d 	bl	80064dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000de2:	f7ff fcfb 	bl	80007dc <main>

08000de6 <LoopForever>:

LoopForever:
    b LoopForever
 8000de6:	e7fe      	b.n	8000de6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000de8:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000dec:	0800659c 	.word	0x0800659c
	ldr	r0, =_sdata
 8000df0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000df4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000df8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000dfc:	20000178 	.word	0x20000178

08000e00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e00:	e7fe      	b.n	8000e00 <ADC1_IRQHandler>
	...

08000e04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f000 f966 	bl	80010da <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000e0e:	f002 f8a7 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <HAL_Init+0x44>)
 8000e16:	6a1b      	ldr	r3, [r3, #32]
 8000e18:	f003 030f 	and.w	r3, r3, #15
 8000e1c:	490b      	ldr	r1, [pc, #44]	@ (8000e4c <HAL_Init+0x48>)
 8000e1e:	5ccb      	ldrb	r3, [r1, r3]
 8000e20:	fa22 f303 	lsr.w	r3, r2, r3
 8000e24:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <HAL_Init+0x4c>)
 8000e26:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000e28:	2004      	movs	r0, #4
 8000e2a:	f000 f9ab 	bl	8001184 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e2e:	200f      	movs	r0, #15
 8000e30:	f000 f810 	bl	8000e54 <HAL_InitTick>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e002      	b.n	8000e44 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e3e:	f7ff fdbf 	bl	80009c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	44020c00 	.word	0x44020c00
 8000e4c:	0800653c 	.word	0x0800653c
 8000e50:	20000000 	.word	0x20000000

08000e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000e60:	4b33      	ldr	r3, [pc, #204]	@ (8000f30 <HAL_InitTick+0xdc>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d101      	bne.n	8000e6c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e05c      	b.n	8000f26 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000e6c:	4b31      	ldr	r3, [pc, #196]	@ (8000f34 <HAL_InitTick+0xe0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 0304 	and.w	r3, r3, #4
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d10c      	bne.n	8000e92 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000e78:	4b2f      	ldr	r3, [pc, #188]	@ (8000f38 <HAL_InitTick+0xe4>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <HAL_InitTick+0xdc>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	4619      	mov	r1, r3
 8000e82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	e037      	b.n	8000f02 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000e92:	f000 f9cf 	bl	8001234 <HAL_SYSTICK_GetCLKSourceConfig>
 8000e96:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d023      	beq.n	8000ee6 <HAL_InitTick+0x92>
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d82d      	bhi.n	8000f00 <HAL_InitTick+0xac>
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d003      	beq.n	8000eb2 <HAL_InitTick+0x5e>
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d00d      	beq.n	8000ecc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000eb0:	e026      	b.n	8000f00 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000eb2:	4b21      	ldr	r3, [pc, #132]	@ (8000f38 <HAL_InitTick+0xe4>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f30 <HAL_InitTick+0xdc>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000ec0:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec8:	60fb      	str	r3, [r7, #12]
        break;
 8000eca:	e01a      	b.n	8000f02 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ecc:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <HAL_InitTick+0xdc>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000eda:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee2:	60fb      	str	r3, [r7, #12]
        break;
 8000ee4:	e00d      	b.n	8000f02 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ee6:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <HAL_InitTick+0xdc>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ef4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000efc:	60fb      	str	r3, [r7, #12]
        break;
 8000efe:	e000      	b.n	8000f02 <HAL_InitTick+0xae>
        break;
 8000f00:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f000 f91c 	bl	8001140 <HAL_SYSTICK_Config>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e009      	b.n	8000f26 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f12:	2200      	movs	r2, #0
 8000f14:	6879      	ldr	r1, [r7, #4]
 8000f16:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1a:	f000 f8e9 	bl	80010f0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000f1e:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <HAL_InitTick+0xe8>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	e000e010 	.word	0xe000e010
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	20000004 	.word	0x20000004

08000f40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x20>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <HAL_IncTick+0x24>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	4a04      	ldr	r2, [pc, #16]	@ (8000f64 <HAL_IncTick+0x24>)
 8000f52:	6013      	str	r3, [r2, #0]
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000174 	.word	0x20000174

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	@ (8000f7c <HAL_GetTick+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000174 	.word	0x20000174

08000f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	60d3      	str	r3, [r2, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fcc:	4b04      	ldr	r3, [pc, #16]	@ (8000fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	0a1b      	lsrs	r3, r3, #8
 8000fd2:	f003 0307 	and.w	r3, r3, #7
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	db0b      	blt.n	800100e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	f003 021f 	and.w	r2, r3, #31
 8000ffc:	4907      	ldr	r1, [pc, #28]	@ (800101c <__NVIC_EnableIRQ+0x38>)
 8000ffe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001002:	095b      	lsrs	r3, r3, #5
 8001004:	2001      	movs	r0, #1
 8001006:	fa00 f202 	lsl.w	r2, r0, r2
 800100a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000e100 	.word	0xe000e100

08001020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800102c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001030:	2b00      	cmp	r3, #0
 8001032:	db0a      	blt.n	800104a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	b2da      	uxtb	r2, r3
 8001038:	490c      	ldr	r1, [pc, #48]	@ (800106c <__NVIC_SetPriority+0x4c>)
 800103a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800103e:	0112      	lsls	r2, r2, #4
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	440b      	add	r3, r1
 8001044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001048:	e00a      	b.n	8001060 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4908      	ldr	r1, [pc, #32]	@ (8001070 <__NVIC_SetPriority+0x50>)
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	f003 030f 	and.w	r3, r3, #15
 8001056:	3b04      	subs	r3, #4
 8001058:	0112      	lsls	r2, r2, #4
 800105a:	b2d2      	uxtb	r2, r2
 800105c:	440b      	add	r3, r1
 800105e:	761a      	strb	r2, [r3, #24]
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000e100 	.word	0xe000e100
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	@ 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f1c3 0307 	rsb	r3, r3, #7
 800108e:	2b04      	cmp	r3, #4
 8001090:	bf28      	it	cs
 8001092:	2304      	movcs	r3, #4
 8001094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3304      	adds	r3, #4
 800109a:	2b06      	cmp	r3, #6
 800109c:	d902      	bls.n	80010a4 <NVIC_EncodePriority+0x30>
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3b03      	subs	r3, #3
 80010a2:	e000      	b.n	80010a6 <NVIC_EncodePriority+0x32>
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43da      	mvns	r2, r3
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	401a      	ands	r2, r3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010bc:	f04f 31ff 	mov.w	r1, #4294967295
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	43d9      	mvns	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010cc:	4313      	orrs	r3, r2
         );
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3724      	adds	r7, #36	@ 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff ff4c 	bl	8000f80 <__NVIC_SetPriorityGrouping>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010fe:	f7ff ff63 	bl	8000fc8 <__NVIC_GetPriorityGrouping>
 8001102:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	68b9      	ldr	r1, [r7, #8]
 8001108:	6978      	ldr	r0, [r7, #20]
 800110a:	f7ff ffb3 	bl	8001074 <NVIC_EncodePriority>
 800110e:	4602      	mov	r2, r0
 8001110:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff82 	bl	8001020 <__NVIC_SetPriority>
}
 800111c:	bf00      	nop
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800112e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff56 	bl	8000fe4 <__NVIC_EnableIRQ>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001150:	d301      	bcc.n	8001156 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001152:	2301      	movs	r3, #1
 8001154:	e00d      	b.n	8001172 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001156:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <HAL_SYSTICK_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800115e:	4b08      	ldr	r3, [pc, #32]	@ (8001180 <HAL_SYSTICK_Config+0x40>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <HAL_SYSTICK_Config+0x40>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <HAL_SYSTICK_Config+0x40>)
 800116a:	f043 0303 	orr.w	r3, r3, #3
 800116e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d844      	bhi.n	800121c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001192:	a201      	add	r2, pc, #4	@ (adr r2, 8001198 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001198:	080011bb 	.word	0x080011bb
 800119c:	080011d9 	.word	0x080011d9
 80011a0:	080011fb 	.word	0x080011fb
 80011a4:	0800121d 	.word	0x0800121d
 80011a8:	080011ad 	.word	0x080011ad
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80011ac:	4b1f      	ldr	r3, [pc, #124]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a1e      	ldr	r2, [pc, #120]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	6013      	str	r3, [r2, #0]
      break;
 80011b8:	e031      	b.n	800121e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80011ba:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a1b      	ldr	r2, [pc, #108]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011c0:	f023 0304 	bic.w	r3, r3, #4
 80011c4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80011c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80011cc:	4a18      	ldr	r2, [pc, #96]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011ce:	f023 030c 	bic.w	r3, r3, #12
 80011d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80011d6:	e022      	b.n	800121e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a13      	ldr	r2, [pc, #76]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011de:	f023 0304 	bic.w	r3, r3, #4
 80011e2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80011ea:	f023 030c 	bic.w	r3, r3, #12
 80011ee:	4a10      	ldr	r2, [pc, #64]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80011f8:	e011      	b.n	800121e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001200:	f023 0304 	bic.w	r3, r3, #4
 8001204:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001206:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001208:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800120c:	f023 030c 	bic.w	r3, r3, #12
 8001210:	4a07      	ldr	r2, [pc, #28]	@ (8001230 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001212:	f043 0308 	orr.w	r3, r3, #8
 8001216:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800121a:	e000      	b.n	800121e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800121c:	bf00      	nop
  }
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e010 	.word	0xe000e010
 8001230:	44020c00 	.word	0x44020c00

08001234 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800123a:	4b17      	ldr	r3, [pc, #92]	@ (8001298 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0304 	and.w	r3, r3, #4
 8001242:	2b00      	cmp	r3, #0
 8001244:	d002      	beq.n	800124c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001246:	2304      	movs	r3, #4
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	e01e      	b.n	800128a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800124c:	4b13      	ldr	r3, [pc, #76]	@ (800129c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800124e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001252:	f003 030c 	and.w	r3, r3, #12
 8001256:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	2b08      	cmp	r3, #8
 800125c:	d00f      	beq.n	800127e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b08      	cmp	r3, #8
 8001262:	d80f      	bhi.n	8001284 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	2b04      	cmp	r3, #4
 800126e:	d003      	beq.n	8001278 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001270:	e008      	b.n	8001284 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
        break;
 8001276:	e008      	b.n	800128a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001278:	2301      	movs	r3, #1
 800127a:	607b      	str	r3, [r7, #4]
        break;
 800127c:	e005      	b.n	800128a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800127e:	2302      	movs	r3, #2
 8001280:	607b      	str	r3, [r7, #4]
        break;
 8001282:	e002      	b.n	800128a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
        break;
 8001288:	bf00      	nop
    }
  }
  return systick_source;
 800128a:	687b      	ldr	r3, [r7, #4]
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	e000e010 	.word	0xe000e010
 800129c:	44020c00 	.word	0x44020c00

080012a0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80012a8:	f7ff fe5e 	bl	8000f68 <HAL_GetTick>
 80012ac:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e06b      	b.n	8001390 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d008      	beq.n	80012d6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2220      	movs	r2, #32
 80012c8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e05c      	b.n	8001390 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	695a      	ldr	r2, [r3, #20]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f042 0204 	orr.w	r2, r2, #4
 80012e4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2205      	movs	r2, #5
 80012ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80012ee:	e020      	b.n	8001332 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80012f0:	f7ff fe3a 	bl	8000f68 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d919      	bls.n	8001332 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001302:	f043 0210 	orr.w	r2, r3, #16
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2203      	movs	r2, #3
 800130e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001322:	2201      	movs	r2, #1
 8001324:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e02e      	b.n	8001390 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0d7      	beq.n	80012f0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	695a      	ldr	r2, [r3, #20]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f042 0202 	orr.w	r2, r2, #2
 800134e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2204      	movs	r2, #4
 8001354:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001360:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2201      	movs	r2, #1
 8001366:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800136e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001372:	2b00      	cmp	r3, #0
 8001374:	d007      	beq.n	8001386 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800137a:	2201      	movs	r2, #1
 800137c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2200      	movs	r2, #0
 8001384:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e019      	b.n	80013de <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d004      	beq.n	80013c0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2220      	movs	r2, #32
 80013ba:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e00e      	b.n	80013de <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2204      	movs	r2, #4
 80013c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	6812      	ldr	r2, [r2, #0]
 80013d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d101      	bne.n	80013fe <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e147      	b.n	800168e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d106      	bne.n	8001418 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fadc 	bl	80009d0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 0210 	bic.w	r2, r2, #16
 8001426:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001428:	f7ff fd9e 	bl	8000f68 <HAL_GetTick>
 800142c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800142e:	e012      	b.n	8001456 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001430:	f7ff fd9a 	bl	8000f68 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b0a      	cmp	r3, #10
 800143c:	d90b      	bls.n	8001456 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	f043 0201 	orr.w	r2, r3, #1
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2203      	movs	r2, #3
 800144e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e11b      	b.n	800168e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f003 0308 	and.w	r3, r3, #8
 8001460:	2b08      	cmp	r3, #8
 8001462:	d0e5      	beq.n	8001430 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	699a      	ldr	r2, [r3, #24]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f042 0201 	orr.w	r2, r2, #1
 8001472:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001474:	f7ff fd78 	bl	8000f68 <HAL_GetTick>
 8001478:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800147a:	e012      	b.n	80014a2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800147c:	f7ff fd74 	bl	8000f68 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b0a      	cmp	r3, #10
 8001488:	d90b      	bls.n	80014a2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148e:	f043 0201 	orr.w	r2, r3, #1
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2203      	movs	r2, #3
 800149a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e0f5      	b.n	800168e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d0e5      	beq.n	800147c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	699a      	ldr	r2, [r3, #24]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 0202 	orr.w	r2, r2, #2
 80014be:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a74      	ldr	r2, [pc, #464]	@ (8001698 <HAL_FDCAN_Init+0x2ac>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d103      	bne.n	80014d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80014ca:	4a74      	ldr	r2, [pc, #464]	@ (800169c <HAL_FDCAN_Init+0x2b0>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	7c1b      	ldrb	r3, [r3, #16]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d108      	bne.n	80014ec <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	699a      	ldr	r2, [r3, #24]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80014e8:	619a      	str	r2, [r3, #24]
 80014ea:	e007      	b.n	80014fc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	699a      	ldr	r2, [r3, #24]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014fa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7c5b      	ldrb	r3, [r3, #17]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d108      	bne.n	8001516 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	699a      	ldr	r2, [r3, #24]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001512:	619a      	str	r2, [r3, #24]
 8001514:	e007      	b.n	8001526 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	699a      	ldr	r2, [r3, #24]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001524:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	7c9b      	ldrb	r3, [r3, #18]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d108      	bne.n	8001540 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	699a      	ldr	r2, [r3, #24]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800153c:	619a      	str	r2, [r3, #24]
 800153e:	e007      	b.n	8001550 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	699a      	ldr	r2, [r3, #24]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800154e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689a      	ldr	r2, [r3, #8]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	699a      	ldr	r2, [r3, #24]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001574:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	691a      	ldr	r2, [r3, #16]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0210 	bic.w	r2, r2, #16
 8001584:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d108      	bne.n	80015a0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	699a      	ldr	r2, [r3, #24]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0204 	orr.w	r2, r2, #4
 800159c:	619a      	str	r2, [r3, #24]
 800159e:	e02c      	b.n	80015fa <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d028      	beq.n	80015fa <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d01c      	beq.n	80015ea <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	699a      	ldr	r2, [r3, #24]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015be:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	691a      	ldr	r2, [r3, #16]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f042 0210 	orr.w	r2, r2, #16
 80015ce:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b03      	cmp	r3, #3
 80015d6:	d110      	bne.n	80015fa <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	699a      	ldr	r2, [r3, #24]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f042 0220 	orr.w	r2, r2, #32
 80015e6:	619a      	str	r2, [r3, #24]
 80015e8:	e007      	b.n	80015fa <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	699a      	ldr	r2, [r3, #24]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f042 0220 	orr.w	r2, r2, #32
 80015f8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	3b01      	subs	r3, #1
 8001600:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69db      	ldr	r3, [r3, #28]
 8001606:	3b01      	subs	r3, #1
 8001608:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800160a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001612:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	3b01      	subs	r3, #1
 800161c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001622:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001624:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800162e:	d115      	bne.n	800165c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001634:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800163a:	3b01      	subs	r3, #1
 800163c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800163e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001644:	3b01      	subs	r3, #1
 8001646:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001648:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001650:	3b01      	subs	r3, #1
 8001652:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001658:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800165a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 fbfc 	bl	8001e70 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	4000a400 	.word	0x4000a400
 800169c:	4000a500 	.word	0x4000a500

080016a0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d110      	bne.n	80016d6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2202      	movs	r2, #2
 80016b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	699a      	ldr	r2, [r3, #24]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 0201 	bic.w	r2, r2, #1
 80016ca:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e006      	b.n	80016e4 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016da:	f043 0204 	orr.w	r2, r3, #4
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
  }
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d12c      	bne.n	8001762 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001710:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d007      	beq.n	8001728 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800171c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e023      	b.n	8001770 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001730:	0c1b      	lsrs	r3, r3, #16
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f000 fbec 	bl	8001f1c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2101      	movs	r1, #1
 800174a:	697a      	ldr	r2, [r7, #20]
 800174c:	fa01 f202 	lsl.w	r2, r1, r2
 8001750:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001754:	2201      	movs	r2, #1
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	409a      	lsls	r2, r3
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800175e:	2300      	movs	r3, #0
 8001760:	e006      	b.n	8001770 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001766:	f043 0208 	orr.w	r2, r3, #8
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
  }
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001778:	b480      	push	{r7}
 800177a:	b08b      	sub	sp, #44	@ 0x2c
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
 8001784:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001790:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001792:	7efb      	ldrb	r3, [r7, #27]
 8001794:	2b02      	cmp	r3, #2
 8001796:	f040 80e8 	bne.w	800196a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	2b40      	cmp	r3, #64	@ 0x40
 800179e:	d137      	bne.n	8001810 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017a8:	f003 030f 	and.w	r3, r3, #15
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d107      	bne.n	80017c0 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0db      	b.n	8001978 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c8:	0e1b      	lsrs	r3, r3, #24
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d10a      	bne.n	80017e8 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017da:	0a5b      	lsrs	r3, r3, #9
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d101      	bne.n	80017e8 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80017e4:	2301      	movs	r3, #1
 80017e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	f003 0303 	and.w	r3, r3, #3
 80017f6:	69fa      	ldr	r2, [r7, #28]
 80017f8:	4413      	add	r3, r2
 80017fa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001800:	69fa      	ldr	r2, [r7, #28]
 8001802:	4613      	mov	r3, r2
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4413      	add	r3, r2
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	440b      	add	r3, r1
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
 800180e:	e036      	b.n	800187e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001818:	f003 030f 	and.w	r3, r3, #15
 800181c:	2b00      	cmp	r3, #0
 800181e:	d107      	bne.n	8001830 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001824:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0a3      	b.n	8001978 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001838:	0e1b      	lsrs	r3, r3, #24
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b01      	cmp	r3, #1
 8001840:	d10a      	bne.n	8001858 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001854:	2301      	movs	r3, #1
 8001856:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001860:	0a1b      	lsrs	r3, r3, #8
 8001862:	f003 0303 	and.w	r3, r3, #3
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	4413      	add	r3, r2
 800186a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001870:	69fa      	ldr	r2, [r7, #28]
 8001872:	4613      	mov	r3, r2
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	4413      	add	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	440b      	add	r3, r1
 800187c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d107      	bne.n	80018a2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	0c9b      	lsrs	r3, r3, #18
 8001898:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	e005      	b.n	80018ae <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80018a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80018ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	3304      	adds	r3, #4
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80018cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	0c1b      	lsrs	r3, r3, #16
 80018dc:	f003 020f 	and.w	r2, r3, #15
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80018e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80018fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	0e1b      	lsrs	r3, r3, #24
 8001902:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	0fda      	lsrs	r2, r3, #31
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	3304      	adds	r3, #4
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800191e:	2300      	movs	r3, #0
 8001920:	623b      	str	r3, [r7, #32]
 8001922:	e00a      	b.n	800193a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	441a      	add	r2, r3
 800192a:	6839      	ldr	r1, [r7, #0]
 800192c:	6a3b      	ldr	r3, [r7, #32]
 800192e:	440b      	add	r3, r1
 8001930:	7812      	ldrb	r2, [r2, #0]
 8001932:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001934:	6a3b      	ldr	r3, [r7, #32]
 8001936:	3301      	adds	r3, #1
 8001938:	623b      	str	r3, [r7, #32]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	4a11      	ldr	r2, [pc, #68]	@ (8001984 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001940:	5cd3      	ldrb	r3, [r2, r3]
 8001942:	461a      	mov	r2, r3
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	4293      	cmp	r3, r2
 8001948:	d3ec      	bcc.n	8001924 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b40      	cmp	r3, #64	@ 0x40
 800194e:	d105      	bne.n	800195c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800195a:	e004      	b.n	8001966 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001966:	2300      	movs	r3, #0
 8001968:	e006      	b.n	8001978 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196e:	f043 0208 	orr.w	r2, r3, #8
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
  }
}
 8001978:	4618      	mov	r0, r3
 800197a:	372c      	adds	r7, #44	@ 0x2c
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	08006554 	.word	0x08006554

08001988 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001988:	b480      	push	{r7}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800199a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d003      	beq.n	80019aa <HAL_FDCAN_ActivateNotification+0x22>
 80019a2:	7dfb      	ldrb	r3, [r7, #23]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	f040 80c8 	bne.w	8001b3a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d004      	beq.n	80019c6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d03b      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d004      	beq.n	80019da <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d031      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d004      	beq.n	80019ee <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	f003 0304 	and.w	r3, r3, #4
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d027      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d004      	beq.n	8001a02 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f003 0308 	and.w	r3, r3, #8
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d01d      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d004      	beq.n	8001a16 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d013      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d004      	beq.n	8001a2a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f003 0320 	and.w	r3, r3, #32
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d009      	beq.n	8001a3e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d00c      	beq.n	8001a4e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d107      	bne.n	8001a4e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f042 0201 	orr.w	r2, r2, #1
 8001a4c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d004      	beq.n	8001a62 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d13b      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d004      	beq.n	8001a76 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d131      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d004      	beq.n	8001a8a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d127      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d004      	beq.n	8001a9e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	f003 0308 	and.w	r3, r3, #8
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d11d      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d004      	beq.n	8001ab2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	f003 0310 	and.w	r3, r3, #16
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d113      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d004      	beq.n	8001ac6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	f003 0320 	and.w	r3, r3, #32
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d109      	bne.n	8001ada <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00c      	beq.n	8001aea <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f042 0202 	orr.w	r2, r2, #2
 8001ae8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d009      	beq.n	8001b08 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	430a      	orrs	r2, r1
 8001b04:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d009      	beq.n	8001b26 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	430a      	orrs	r2, r1
 8001b22:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	e006      	b.n	8001b48 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3e:	f043 0202 	orr.w	r2, r3, #2
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
  }
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	@ 0x30
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b62:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b70:	4013      	ands	r3, r2
 8001b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b88:	4013      	ands	r3, r2
 8001b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001baa:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001bae:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb6:	6a3a      	ldr	r2, [r7, #32]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bc2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001bc6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bda:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001be2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d00b      	beq.n	8001c06 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d006      	beq.n	8001c06 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2240      	movs	r2, #64	@ 0x40
 8001bfe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f916 	bl	8001e32 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d019      	beq.n	8001c44 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d014      	beq.n	8001c44 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c22:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c3a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001c3c:	6939      	ldr	r1, [r7, #16]
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f8d8 	bl	8001df4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c50:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f8a2 	bl	8001d9e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c66:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7fe fe6e 	bl	800094c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d007      	beq.n	8001c86 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c7c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001c7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 f897 	bl	8001db4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00c      	beq.n	8001caa <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d007      	beq.n	8001caa <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ca2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f890 	bl	8001dca <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d018      	beq.n	8001ce6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d013      	beq.n	8001ce6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cc6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2280      	movs	r2, #128	@ 0x80
 8001cdc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001cde:	68f9      	ldr	r1, [r7, #12]
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f000 f87c 	bl	8001dde <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00c      	beq.n	8001d0a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d007      	beq.n	8001d0a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d02:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f880 	bl	8001e0a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d00c      	beq.n	8001d2e <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d26:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f878 	bl	8001e1e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00f      	beq.n	8001d58 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00a      	beq.n	8001d58 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d50:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d007      	beq.n	8001d6e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	69fa      	ldr	r2, [r7, #28]
 8001d64:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001d66:	69f9      	ldr	r1, [r7, #28]
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 f876 	bl	8001e5a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d009      	beq.n	8001d88 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6a3a      	ldr	r2, [r7, #32]
 8001d7a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f858 	bl	8001e46 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d96:	bf00      	nop
 8001d98:	3730      	adds	r7, #48	@ 0x30
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
 8001da6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
 8001e62:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001e78:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001e7a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e92:	041a      	lsls	r2, r3, #16
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eb8:	061a      	lsls	r2, r3, #24
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	e005      	b.n	8001efe <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	3304      	adds	r3, #4
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d3f3      	bcc.n	8001ef2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	4000ac00 	.word	0x4000ac00

08001f1c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b089      	sub	sp, #36	@ 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10a      	bne.n	8001f48 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001f3a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f42:	4313      	orrs	r3, r2
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	e00a      	b.n	8001f5e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001f50:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001f56:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001f5c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f68:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001f6e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001f74:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	4613      	mov	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	440b      	add	r3, r1
 8001f90:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	69fa      	ldr	r2, [r7, #28]
 8001f96:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e020      	b.n	8001ff2 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	3303      	adds	r3, #3
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	440b      	add	r3, r1
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001fc8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	440b      	add	r3, r1
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001fd6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	440a      	add	r2, r1
 8001fde:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001fe0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	3304      	adds	r3, #4
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	4a06      	ldr	r2, [pc, #24]	@ (8002010 <FDCAN_CopyMessageToRAM+0xf4>)
 8001ff8:	5cd3      	ldrb	r3, [r2, r3]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d3d6      	bcc.n	8001fb0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	3724      	adds	r7, #36	@ 0x24
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	08006554 	.word	0x08006554

08002014 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002022:	e136      	b.n	8002292 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8128 	beq.w	800228c <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d003      	beq.n	800204c <HAL_GPIO_Init+0x38>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b12      	cmp	r3, #18
 800204a:	d125      	bne.n	8002098 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	08da      	lsrs	r2, r3, #3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3208      	adds	r2, #8
 8002054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002058:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	4013      	ands	r3, r2
 800206e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	f003 020f 	and.w	r2, r3, #15
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	4313      	orrs	r3, r2
 8002088:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	08da      	lsrs	r2, r3, #3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3208      	adds	r2, #8
 8002092:	6979      	ldr	r1, [r7, #20]
 8002094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	2203      	movs	r2, #3
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4013      	ands	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0203 	and.w	r2, r3, #3
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d00b      	beq.n	80020ec <HAL_GPIO_Init+0xd8>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d007      	beq.n	80020ec <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020e0:	2b11      	cmp	r3, #17
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b12      	cmp	r3, #18
 80020ea:	d130      	bne.n	800214e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	2203      	movs	r2, #3
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	4013      	ands	r3, r2
 8002102:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	4313      	orrs	r3, r2
 8002114:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002122:	2201      	movs	r2, #1
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	4013      	ands	r3, r2
 8002130:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	091b      	lsrs	r3, r3, #4
 8002138:	f003 0201 	and.w	r2, r3, #1
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	4313      	orrs	r3, r2
 8002146:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d017      	beq.n	8002186 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	4013      	ands	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	4313      	orrs	r3, r2
 800217e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d07c      	beq.n	800228c <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002192:	4a47      	ldr	r2, [pc, #284]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3318      	adds	r3, #24
 800219a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	f003 0303 	and.w	r3, r3, #3
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	220f      	movs	r2, #15
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	697a      	ldr	r2, [r7, #20]
 80021b2:	4013      	ands	r3, r2
 80021b4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	0a9a      	lsrs	r2, r3, #10
 80021ba:	4b3e      	ldr	r3, [pc, #248]	@ (80022b4 <HAL_GPIO_Init+0x2a0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	f002 0203 	and.w	r2, r2, #3
 80021c4:	00d2      	lsls	r2, r2, #3
 80021c6:	4093      	lsls	r3, r2
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80021ce:	4938      	ldr	r1, [pc, #224]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	089b      	lsrs	r3, r3, #2
 80021d4:	3318      	adds	r3, #24
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80021dc:	4b34      	ldr	r3, [pc, #208]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	4013      	ands	r3, r2
 80021ea:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002200:	4a2b      	ldr	r2, [pc, #172]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002206:	4b2a      	ldr	r3, [pc, #168]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	43db      	mvns	r3, r3
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	4013      	ands	r3, r2
 8002214:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4313      	orrs	r3, r2
 8002228:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800222a:	4a21      	ldr	r2, [pc, #132]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002230:	4b1f      	ldr	r3, [pc, #124]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002232:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002236:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	4013      	ands	r3, r2
 8002240:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002256:	4a16      	ldr	r2, [pc, #88]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800225e:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002264:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	43db      	mvns	r3, r3
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	4013      	ands	r3, r2
 800226e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002284:	4a0a      	ldr	r2, [pc, #40]	@ (80022b0 <HAL_GPIO_Init+0x29c>)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	3301      	adds	r3, #1
 8002290:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	fa22 f303 	lsr.w	r3, r2, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	f47f aec1 	bne.w	8002024 <HAL_GPIO_Init+0x10>
  }
}
 80022a2:	bf00      	nop
 80022a4:	bf00      	nop
 80022a6:	371c      	adds	r7, #28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	44022000 	.word	0x44022000
 80022b4:	002f7f7f 	.word	0x002f7f7f

080022b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
 80022c4:	4613      	mov	r3, r2
 80022c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022c8:	787b      	ldrb	r3, [r7, #1]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022ce:	887a      	ldrh	r2, [r7, #2]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022d4:	e002      	b.n	80022dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022d6:	887a      	ldrh	r2, [r7, #2]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022fa:	887a      	ldrh	r2, [r7, #2]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4013      	ands	r3, r2
 8002300:	041a      	lsls	r2, r3, #16
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	43d9      	mvns	r1, r3
 8002306:	887b      	ldrh	r3, [r7, #2]
 8002308:	400b      	ands	r3, r1
 800230a:	431a      	orrs	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	619a      	str	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002326:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	88fb      	ldrh	r3, [r7, #6]
 800232c:	4013      	ands	r3, r2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d006      	beq.n	8002340 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002332:	4a0c      	ldr	r2, [pc, #48]	@ (8002364 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002338:	88fb      	ldrh	r3, [r7, #6]
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f814 	bl	8002368 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	88fb      	ldrh	r3, [r7, #6]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d006      	beq.n	800235a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800234c:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fae5 	bl	8000924 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	44022000 	.word	0x44022000

08002368 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
	...

08002380 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b088      	sub	sp, #32
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d102      	bne.n	8002394 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	f000 bc28 	b.w	8002be4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002394:	4b94      	ldr	r3, [pc, #592]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	f003 0318 	and.w	r3, r3, #24
 800239c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800239e:	4b92      	ldr	r3, [pc, #584]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d05b      	beq.n	800246c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d005      	beq.n	80023c6 <HAL_RCC_OscConfig+0x46>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	2b18      	cmp	r3, #24
 80023be:	d114      	bne.n	80023ea <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d111      	bne.n	80023ea <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d102      	bne.n	80023d4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f000 bc08 	b.w	8002be4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80023d4:	4b84      	ldr	r3, [pc, #528]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	041b      	lsls	r3, r3, #16
 80023e2:	4981      	ldr	r1, [pc, #516]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80023e8:	e040      	b.n	800246c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d023      	beq.n	800243a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80023f2:	4b7d      	ldr	r3, [pc, #500]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a7c      	ldr	r2, [pc, #496]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80023f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fe:	f7fe fdb3 	bl	8000f68 <HAL_GetTick>
 8002402:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002406:	f7fe fdaf 	bl	8000f68 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e3e5      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002418:	4b73      	ldr	r3, [pc, #460]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002424:	4b70      	ldr	r3, [pc, #448]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	041b      	lsls	r3, r3, #16
 8002432:	496d      	ldr	r1, [pc, #436]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002434:	4313      	orrs	r3, r2
 8002436:	618b      	str	r3, [r1, #24]
 8002438:	e018      	b.n	800246c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800243a:	4b6b      	ldr	r3, [pc, #428]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a6a      	ldr	r2, [pc, #424]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7fe fd8f 	bl	8000f68 <HAL_GetTick>
 800244a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800244e:	f7fe fd8b 	bl	8000f68 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e3c1      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002460:	4b61      	ldr	r3, [pc, #388]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80a0 	beq.w	80025ba <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	2b10      	cmp	r3, #16
 800247e:	d005      	beq.n	800248c <HAL_RCC_OscConfig+0x10c>
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	2b18      	cmp	r3, #24
 8002484:	d109      	bne.n	800249a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2b03      	cmp	r3, #3
 800248a:	d106      	bne.n	800249a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f040 8092 	bne.w	80025ba <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e3a4      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a2:	d106      	bne.n	80024b2 <HAL_RCC_OscConfig+0x132>
 80024a4:	4b50      	ldr	r3, [pc, #320]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a4f      	ldr	r2, [pc, #316]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	e058      	b.n	8002564 <HAL_RCC_OscConfig+0x1e4>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d112      	bne.n	80024e0 <HAL_RCC_OscConfig+0x160>
 80024ba:	4b4b      	ldr	r3, [pc, #300]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a4a      	ldr	r2, [pc, #296]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	4b48      	ldr	r3, [pc, #288]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a47      	ldr	r2, [pc, #284]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	4b45      	ldr	r3, [pc, #276]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a44      	ldr	r2, [pc, #272]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	e041      	b.n	8002564 <HAL_RCC_OscConfig+0x1e4>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024e8:	d112      	bne.n	8002510 <HAL_RCC_OscConfig+0x190>
 80024ea:	4b3f      	ldr	r3, [pc, #252]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a3e      	ldr	r2, [pc, #248]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	4b3c      	ldr	r3, [pc, #240]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a3b      	ldr	r2, [pc, #236]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80024fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	4b39      	ldr	r3, [pc, #228]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a38      	ldr	r2, [pc, #224]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	e029      	b.n	8002564 <HAL_RCC_OscConfig+0x1e4>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002518:	d112      	bne.n	8002540 <HAL_RCC_OscConfig+0x1c0>
 800251a:	4b33      	ldr	r3, [pc, #204]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a32      	ldr	r2, [pc, #200]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002520:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	4b30      	ldr	r3, [pc, #192]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a2f      	ldr	r2, [pc, #188]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800252c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	4b2d      	ldr	r3, [pc, #180]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a2c      	ldr	r2, [pc, #176]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e011      	b.n	8002564 <HAL_RCC_OscConfig+0x1e4>
 8002540:	4b29      	ldr	r3, [pc, #164]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a28      	ldr	r2, [pc, #160]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002546:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	4b26      	ldr	r3, [pc, #152]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a25      	ldr	r2, [pc, #148]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002552:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	4b23      	ldr	r3, [pc, #140]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a22      	ldr	r2, [pc, #136]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 800255e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d013      	beq.n	8002594 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256c:	f7fe fcfc 	bl	8000f68 <HAL_GetTick>
 8002570:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002574:	f7fe fcf8 	bl	8000f68 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b64      	cmp	r3, #100	@ 0x64
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e32e      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002586:	4b18      	ldr	r3, [pc, #96]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0x1f4>
 8002592:	e012      	b.n	80025ba <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002594:	f7fe fce8 	bl	8000f68 <HAL_GetTick>
 8002598:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800259c:	f7fe fce4 	bl	8000f68 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b64      	cmp	r3, #100	@ 0x64
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e31a      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ae:	4b0e      	ldr	r3, [pc, #56]	@ (80025e8 <HAL_RCC_OscConfig+0x268>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 809a 	beq.w	80026fc <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d005      	beq.n	80025da <HAL_RCC_OscConfig+0x25a>
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	2b18      	cmp	r3, #24
 80025d2:	d149      	bne.n	8002668 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d146      	bne.n	8002668 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d104      	bne.n	80025ec <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e2fe      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
 80025e6:	bf00      	nop
 80025e8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d11c      	bne.n	800262c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80025f2:	4b9a      	ldr	r3, [pc, #616]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0218 	and.w	r2, r3, #24
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d014      	beq.n	800262c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002602:	4b96      	ldr	r3, [pc, #600]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f023 0218 	bic.w	r2, r3, #24
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	4993      	ldr	r1, [pc, #588]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002610:	4313      	orrs	r3, r2
 8002612:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002614:	f000 fdd0 	bl	80031b8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002618:	4b91      	ldr	r3, [pc, #580]	@ (8002860 <HAL_RCC_OscConfig+0x4e0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4618      	mov	r0, r3
 800261e:	f7fe fc19 	bl	8000e54 <HAL_InitTick>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e2db      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7fe fc9c 	bl	8000f68 <HAL_GetTick>
 8002630:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002634:	f7fe fc98 	bl	8000f68 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e2ce      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002646:	4b85      	ldr	r3, [pc, #532]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002652:	4b82      	ldr	r3, [pc, #520]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	041b      	lsls	r3, r3, #16
 8002660:	497e      	ldr	r1, [pc, #504]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002662:	4313      	orrs	r3, r2
 8002664:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002666:	e049      	b.n	80026fc <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d02c      	beq.n	80026ca <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002670:	4b7a      	ldr	r3, [pc, #488]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f023 0218 	bic.w	r2, r3, #24
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	4977      	ldr	r1, [pc, #476]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800267e:	4313      	orrs	r3, r2
 8002680:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002682:	4b76      	ldr	r3, [pc, #472]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a75      	ldr	r2, [pc, #468]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268e:	f7fe fc6b 	bl	8000f68 <HAL_GetTick>
 8002692:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002696:	f7fe fc67 	bl	8000f68 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e29d      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026a8:	4b6c      	ldr	r3, [pc, #432]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80026b4:	4b69      	ldr	r3, [pc, #420]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	041b      	lsls	r3, r3, #16
 80026c2:	4966      	ldr	r1, [pc, #408]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	610b      	str	r3, [r1, #16]
 80026c8:	e018      	b.n	80026fc <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ca:	4b64      	ldr	r3, [pc, #400]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a63      	ldr	r2, [pc, #396]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d6:	f7fe fc47 	bl	8000f68 <HAL_GetTick>
 80026da:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80026de:	f7fe fc43 	bl	8000f68 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e279      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026f0:	4b5a      	ldr	r3, [pc, #360]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1f0      	bne.n	80026de <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0308 	and.w	r3, r3, #8
 8002704:	2b00      	cmp	r3, #0
 8002706:	d03c      	beq.n	8002782 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d01c      	beq.n	800274a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002710:	4b52      	ldr	r3, [pc, #328]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002712:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002716:	4a51      	ldr	r2, [pc, #324]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002718:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800271c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7fe fc22 	bl	8000f68 <HAL_GetTick>
 8002724:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002728:	f7fe fc1e 	bl	8000f68 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e254      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800273a:	4b48      	ldr	r3, [pc, #288]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800273c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0ef      	beq.n	8002728 <HAL_RCC_OscConfig+0x3a8>
 8002748:	e01b      	b.n	8002782 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800274a:	4b44      	ldr	r3, [pc, #272]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800274c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002750:	4a42      	ldr	r2, [pc, #264]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002752:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002756:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800275a:	f7fe fc05 	bl	8000f68 <HAL_GetTick>
 800275e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002760:	e008      	b.n	8002774 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002762:	f7fe fc01 	bl	8000f68 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e237      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002774:	4b39      	ldr	r3, [pc, #228]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002776:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800277a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1ef      	bne.n	8002762 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 80d2 	beq.w	8002934 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002790:	4b34      	ldr	r3, [pc, #208]	@ (8002864 <HAL_RCC_OscConfig+0x4e4>)
 8002792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d118      	bne.n	80027ce <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800279c:	4b31      	ldr	r3, [pc, #196]	@ (8002864 <HAL_RCC_OscConfig+0x4e4>)
 800279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a0:	4a30      	ldr	r2, [pc, #192]	@ (8002864 <HAL_RCC_OscConfig+0x4e4>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a8:	f7fe fbde 	bl	8000f68 <HAL_GetTick>
 80027ac:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b0:	f7fe fbda 	bl	8000f68 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e210      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80027c2:	4b28      	ldr	r3, [pc, #160]	@ (8002864 <HAL_RCC_OscConfig+0x4e4>)
 80027c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d108      	bne.n	80027e8 <HAL_RCC_OscConfig+0x468>
 80027d6:	4b21      	ldr	r3, [pc, #132]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80027d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027dc:	4a1f      	ldr	r2, [pc, #124]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027e6:	e074      	b.n	80028d2 <HAL_RCC_OscConfig+0x552>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d118      	bne.n	8002822 <HAL_RCC_OscConfig+0x4a2>
 80027f0:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80027f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027f6:	4a19      	ldr	r2, [pc, #100]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002800:	4b16      	ldr	r3, [pc, #88]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002806:	4a15      	ldr	r2, [pc, #84]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800280c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002810:	4b12      	ldr	r3, [pc, #72]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002816:	4a11      	ldr	r2, [pc, #68]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002818:	f023 0304 	bic.w	r3, r3, #4
 800281c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002820:	e057      	b.n	80028d2 <HAL_RCC_OscConfig+0x552>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b05      	cmp	r3, #5
 8002828:	d11e      	bne.n	8002868 <HAL_RCC_OscConfig+0x4e8>
 800282a:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800282c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002830:	4a0a      	ldr	r2, [pc, #40]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002832:	f043 0304 	orr.w	r3, r3, #4
 8002836:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800283a:	4b08      	ldr	r3, [pc, #32]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800283c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002840:	4a06      	ldr	r2, [pc, #24]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002846:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800284a:	4b04      	ldr	r3, [pc, #16]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 800284c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002850:	4a02      	ldr	r2, [pc, #8]	@ (800285c <HAL_RCC_OscConfig+0x4dc>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800285a:	e03a      	b.n	80028d2 <HAL_RCC_OscConfig+0x552>
 800285c:	44020c00 	.word	0x44020c00
 8002860:	20000004 	.word	0x20000004
 8002864:	44020800 	.word	0x44020800
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	2b85      	cmp	r3, #133	@ 0x85
 800286e:	d118      	bne.n	80028a2 <HAL_RCC_OscConfig+0x522>
 8002870:	4ba2      	ldr	r3, [pc, #648]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002876:	4aa1      	ldr	r2, [pc, #644]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002880:	4b9e      	ldr	r3, [pc, #632]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002886:	4a9d      	ldr	r2, [pc, #628]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800288c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002890:	4b9a      	ldr	r3, [pc, #616]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002896:	4a99      	ldr	r2, [pc, #612]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028a0:	e017      	b.n	80028d2 <HAL_RCC_OscConfig+0x552>
 80028a2:	4b96      	ldr	r3, [pc, #600]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028a8:	4a94      	ldr	r2, [pc, #592]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028aa:	f023 0301 	bic.w	r3, r3, #1
 80028ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028b2:	4b92      	ldr	r3, [pc, #584]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028b8:	4a90      	ldr	r2, [pc, #576]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028ba:	f023 0304 	bic.w	r3, r3, #4
 80028be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028c2:	4b8e      	ldr	r3, [pc, #568]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c8:	4a8c      	ldr	r2, [pc, #560]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d016      	beq.n	8002908 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028da:	f7fe fb45 	bl	8000f68 <HAL_GetTick>
 80028de:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e0:	e00a      	b.n	80028f8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e2:	f7fe fb41 	bl	8000f68 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e175      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028f8:	4b80      	ldr	r3, [pc, #512]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80028fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0ed      	beq.n	80028e2 <HAL_RCC_OscConfig+0x562>
 8002906:	e015      	b.n	8002934 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002908:	f7fe fb2e 	bl	8000f68 <HAL_GetTick>
 800290c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800290e:	e00a      	b.n	8002926 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002910:	f7fe fb2a 	bl	8000f68 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291e:	4293      	cmp	r3, r2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e15e      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002926:	4b75      	ldr	r3, [pc, #468]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002928:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1ed      	bne.n	8002910 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d036      	beq.n	80029ae <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	2b00      	cmp	r3, #0
 8002946:	d019      	beq.n	800297c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002948:	4b6c      	ldr	r3, [pc, #432]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a6b      	ldr	r2, [pc, #428]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 800294e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002952:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002954:	f7fe fb08 	bl	8000f68 <HAL_GetTick>
 8002958:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800295c:	f7fe fb04 	bl	8000f68 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e13a      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800296e:	4b63      	ldr	r3, [pc, #396]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0x5dc>
 800297a:	e018      	b.n	80029ae <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800297c:	4b5f      	ldr	r3, [pc, #380]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a5e      	ldr	r2, [pc, #376]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002982:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002986:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002988:	f7fe faee 	bl	8000f68 <HAL_GetTick>
 800298c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002990:	f7fe faea 	bl	8000f68 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e120      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80029a2:	4b56      	ldr	r3, [pc, #344]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f0      	bne.n	8002990 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f000 8115 	beq.w	8002be2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	2b18      	cmp	r3, #24
 80029bc:	f000 80af 	beq.w	8002b1e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	f040 8086 	bne.w	8002ad6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80029ca:	4b4c      	ldr	r3, [pc, #304]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a4b      	ldr	r2, [pc, #300]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80029d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7fe fac7 	bl	8000f68 <HAL_GetTick>
 80029da:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80029de:	f7fe fac3 	bl	8000f68 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e0f9      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80029f0:	4b42      	ldr	r3, [pc, #264]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1f0      	bne.n	80029de <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80029fc:	4b3f      	ldr	r3, [pc, #252]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002a04:	f023 0303 	bic.w	r3, r3, #3
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a10:	0212      	lsls	r2, r2, #8
 8002a12:	430a      	orrs	r2, r1
 8002a14:	4939      	ldr	r1, [pc, #228]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	628b      	str	r3, [r1, #40]	@ 0x28
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	025b      	lsls	r3, r3, #9
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a34:	3b01      	subs	r3, #1
 8002a36:	041b      	lsls	r3, r3, #16
 8002a38:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	3b01      	subs	r3, #1
 8002a44:	061b      	lsls	r3, r3, #24
 8002a46:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002a4a:	492c      	ldr	r1, [pc, #176]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002a50:	4b2a      	ldr	r3, [pc, #168]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	4a29      	ldr	r2, [pc, #164]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a56:	f023 0310 	bic.w	r3, r3, #16
 8002a5a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a60:	4a26      	ldr	r2, [pc, #152]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002a66:	4b25      	ldr	r3, [pc, #148]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6a:	4a24      	ldr	r2, [pc, #144]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a6c:	f043 0310 	orr.w	r3, r3, #16
 8002a70:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002a72:	4b22      	ldr	r3, [pc, #136]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	f023 020c 	bic.w	r2, r3, #12
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	491f      	ldr	r1, [pc, #124]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	f023 0220 	bic.w	r2, r3, #32
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a90:	491a      	ldr	r1, [pc, #104]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a96:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	4a18      	ldr	r2, [pc, #96]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002aa2:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a15      	ldr	r2, [pc, #84]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002aa8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7fe fa5b 	bl	8000f68 <HAL_GetTick>
 8002ab2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002ab6:	f7fe fa57 	bl	8000f68 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e08d      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x736>
 8002ad4:	e085      	b.n	8002be2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a08      	ldr	r2, [pc, #32]	@ (8002afc <HAL_RCC_OscConfig+0x77c>)
 8002adc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fa41 	bl	8000f68 <HAL_GetTick>
 8002ae6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ae8:	e00a      	b.n	8002b00 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002aea:	f7fe fa3d 	bl	8000f68 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d903      	bls.n	8002b00 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e073      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
 8002afc:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002b00:	4b3a      	ldr	r3, [pc, #232]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1ee      	bne.n	8002aea <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002b0c:	4b37      	ldr	r3, [pc, #220]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b10:	4a36      	ldr	r2, [pc, #216]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b12:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002b16:	f023 0303 	bic.w	r3, r3, #3
 8002b1a:	6293      	str	r3, [r2, #40]	@ 0x28
 8002b1c:	e061      	b.n	8002be2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002b1e:	4b33      	ldr	r3, [pc, #204]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b24:	4b31      	ldr	r3, [pc, #196]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b28:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d031      	beq.n	8002b96 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	f003 0203 	and.w	r2, r3, #3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d12a      	bne.n	8002b96 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d122      	bne.n	8002b96 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d11a      	bne.n	8002b96 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	0a5b      	lsrs	r3, r3, #9
 8002b64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d111      	bne.n	8002b96 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d108      	bne.n	8002b96 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	0e1b      	lsrs	r3, r3, #24
 8002b88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d001      	beq.n	8002b9a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e024      	b.n	8002be4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002b9a:	4b14      	ldr	r3, [pc, #80]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9e:	08db      	lsrs	r3, r3, #3
 8002ba0:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d01a      	beq.n	8002be2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002bac:	4b0f      	ldr	r3, [pc, #60]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002bb2:	f023 0310 	bic.w	r3, r3, #16
 8002bb6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe f9d6 	bl	8000f68 <HAL_GetTick>
 8002bbc:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002bbe:	bf00      	nop
 8002bc0:	f7fe f9d2 	bl	8000f68 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d0f9      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd0:	4a06      	ldr	r2, [pc, #24]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bda:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <HAL_RCC_OscConfig+0x86c>)
 8002bdc:	f043 0310 	orr.w	r3, r3, #16
 8002be0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3720      	adds	r7, #32
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	44020c00 	.word	0x44020c00

08002bf0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e19e      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c04:	4b83      	ldr	r3, [pc, #524]	@ (8002e14 <HAL_RCC_ClockConfig+0x224>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 030f 	and.w	r3, r3, #15
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d910      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b80      	ldr	r3, [pc, #512]	@ (8002e14 <HAL_RCC_ClockConfig+0x224>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f023 020f 	bic.w	r2, r3, #15
 8002c1a:	497e      	ldr	r1, [pc, #504]	@ (8002e14 <HAL_RCC_ClockConfig+0x224>)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c22:	4b7c      	ldr	r3, [pc, #496]	@ (8002e14 <HAL_RCC_ClockConfig+0x224>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e186      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0310 	and.w	r3, r3, #16
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d012      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	4b74      	ldr	r3, [pc, #464]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	0a1b      	lsrs	r3, r3, #8
 8002c4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d909      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002c52:	4b71      	ldr	r3, [pc, #452]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	021b      	lsls	r3, r3, #8
 8002c60:	496d      	ldr	r1, [pc, #436]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d012      	beq.n	8002c98 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691a      	ldr	r2, [r3, #16]
 8002c76:	4b68      	ldr	r3, [pc, #416]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	091b      	lsrs	r3, r3, #4
 8002c7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d909      	bls.n	8002c98 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002c84:	4b64      	ldr	r3, [pc, #400]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4961      	ldr	r1, [pc, #388]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d010      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	4b5b      	ldr	r3, [pc, #364]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d908      	bls.n	8002cc6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002cb4:	4b58      	ldr	r3, [pc, #352]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	4955      	ldr	r1, [pc, #340]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d010      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	4b50      	ldr	r3, [pc, #320]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d908      	bls.n	8002cf4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002ce2:	4b4d      	ldr	r3, [pc, #308]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	f023 020f 	bic.w	r2, r3, #15
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	494a      	ldr	r1, [pc, #296]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8093 	beq.w	8002e28 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d107      	bne.n	8002d1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002d0a:	4b43      	ldr	r3, [pc, #268]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d121      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e113      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d107      	bne.n	8002d32 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d22:	4b3d      	ldr	r3, [pc, #244]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d115      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e107      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d107      	bne.n	8002d4a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002d3a:	4b37      	ldr	r3, [pc, #220]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d109      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e0fb      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d4a:	4b33      	ldr	r3, [pc, #204]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e0f3      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f023 0203 	bic.w	r2, r3, #3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	492c      	ldr	r1, [pc, #176]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d6c:	f7fe f8fc 	bl	8000f68 <HAL_GetTick>
 8002d70:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b03      	cmp	r3, #3
 8002d78:	d112      	bne.n	8002da0 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d7c:	f7fe f8f4 	bl	8000f68 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e0d7      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d92:	4b21      	ldr	r3, [pc, #132]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 0318 	and.w	r3, r3, #24
 8002d9a:	2b18      	cmp	r3, #24
 8002d9c:	d1ee      	bne.n	8002d7c <HAL_RCC_ClockConfig+0x18c>
 8002d9e:	e043      	b.n	8002e28 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d112      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002da8:	e00a      	b.n	8002dc0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002daa:	f7fe f8dd 	bl	8000f68 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e0c0      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dc0:	4b15      	ldr	r3, [pc, #84]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	f003 0318 	and.w	r3, r3, #24
 8002dc8:	2b10      	cmp	r3, #16
 8002dca:	d1ee      	bne.n	8002daa <HAL_RCC_ClockConfig+0x1ba>
 8002dcc:	e02c      	b.n	8002e28 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d122      	bne.n	8002e1c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002dd6:	e00a      	b.n	8002dee <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd8:	f7fe f8c6 	bl	8000f68 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e0a9      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002dee:	4b0a      	ldr	r3, [pc, #40]	@ (8002e18 <HAL_RCC_ClockConfig+0x228>)
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f003 0318 	and.w	r3, r3, #24
 8002df6:	2b08      	cmp	r3, #8
 8002df8:	d1ee      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0x1e8>
 8002dfa:	e015      	b.n	8002e28 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002dfc:	f7fe f8b4 	bl	8000f68 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d906      	bls.n	8002e1c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e097      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
 8002e12:	bf00      	nop
 8002e14:	40022000 	.word	0x40022000
 8002e18:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	f003 0318 	and.w	r3, r3, #24
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1e9      	bne.n	8002dfc <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d010      	beq.n	8002e56 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	4b44      	ldr	r3, [pc, #272]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	f003 030f 	and.w	r3, r3, #15
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d208      	bcs.n	8002e56 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002e44:	4b41      	ldr	r3, [pc, #260]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	f023 020f 	bic.w	r2, r3, #15
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	493e      	ldr	r1, [pc, #248]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e56:	4b3e      	ldr	r3, [pc, #248]	@ (8002f50 <HAL_RCC_ClockConfig+0x360>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d210      	bcs.n	8002e86 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e64:	4b3a      	ldr	r3, [pc, #232]	@ (8002f50 <HAL_RCC_ClockConfig+0x360>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f023 020f 	bic.w	r2, r3, #15
 8002e6c:	4938      	ldr	r1, [pc, #224]	@ (8002f50 <HAL_RCC_ClockConfig+0x360>)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e74:	4b36      	ldr	r3, [pc, #216]	@ (8002f50 <HAL_RCC_ClockConfig+0x360>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e05d      	b.n	8002f42 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0304 	and.w	r3, r3, #4
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d010      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	4b2d      	ldr	r3, [pc, #180]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d208      	bcs.n	8002eb4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	4927      	ldr	r1, [pc, #156]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d012      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	4b21      	ldr	r3, [pc, #132]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	091b      	lsrs	r3, r3, #4
 8002eca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d209      	bcs.n	8002ee6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	491a      	ldr	r1, [pc, #104]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d012      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	4b15      	ldr	r3, [pc, #84]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	0a1b      	lsrs	r3, r3, #8
 8002efc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d209      	bcs.n	8002f18 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002f04:	4b11      	ldr	r3, [pc, #68]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	021b      	lsls	r3, r3, #8
 8002f12:	490e      	ldr	r1, [pc, #56]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002f18:	f000 f822 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <HAL_RCC_ClockConfig+0x35c>)
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	490b      	ldr	r1, [pc, #44]	@ (8002f54 <HAL_RCC_ClockConfig+0x364>)
 8002f28:	5ccb      	ldrb	r3, [r1, r3]
 8002f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_ClockConfig+0x368>)
 8002f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_RCC_ClockConfig+0x36c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd ff8c 	bl	8000e54 <HAL_InitTick>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002f40:	7afb      	ldrb	r3, [r7, #11]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	44020c00 	.word	0x44020c00
 8002f50:	40022000 	.word	0x40022000
 8002f54:	0800653c 	.word	0x0800653c
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	20000004 	.word	0x20000004

08002f60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	@ 0x24
 8002f64:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002f66:	4b8c      	ldr	r3, [pc, #560]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	f003 0318 	and.w	r3, r3, #24
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d102      	bne.n	8002f78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f72:	4b8a      	ldr	r3, [pc, #552]	@ (800319c <HAL_RCC_GetSysClockFreq+0x23c>)
 8002f74:	61fb      	str	r3, [r7, #28]
 8002f76:	e107      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f78:	4b87      	ldr	r3, [pc, #540]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	f003 0318 	and.w	r3, r3, #24
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d112      	bne.n	8002faa <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002f84:	4b84      	ldr	r3, [pc, #528]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0320 	and.w	r3, r3, #32
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d009      	beq.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002f90:	4b81      	ldr	r3, [pc, #516]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	08db      	lsrs	r3, r3, #3
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	4a81      	ldr	r2, [pc, #516]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002fa0:	61fb      	str	r3, [r7, #28]
 8002fa2:	e0f1      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x240>)
 8002fa6:	61fb      	str	r3, [r7, #28]
 8002fa8:	e0ee      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002faa:	4b7b      	ldr	r3, [pc, #492]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	f003 0318 	and.w	r3, r3, #24
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d102      	bne.n	8002fbc <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fb6:	4b7b      	ldr	r3, [pc, #492]	@ (80031a4 <HAL_RCC_GetSysClockFreq+0x244>)
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	e0e5      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fbc:	4b76      	ldr	r3, [pc, #472]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	f003 0318 	and.w	r3, r3, #24
 8002fc4:	2b18      	cmp	r3, #24
 8002fc6:	f040 80dd 	bne.w	8003184 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002fca:	4b73      	ldr	r3, [pc, #460]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002fd4:	4b70      	ldr	r3, [pc, #448]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fde:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002fe0:	4b6d      	ldr	r3, [pc, #436]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002fec:	4b6a      	ldr	r3, [pc, #424]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002ff0:	08db      	lsrs	r3, r3, #3
 8002ff2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	fb02 f303 	mul.w	r3, r2, r3
 8002ffc:	ee07 3a90 	vmov	s15, r3
 8003000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003004:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 80b7 	beq.w	800317e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d003      	beq.n	800301e <HAL_RCC_GetSysClockFreq+0xbe>
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b03      	cmp	r3, #3
 800301a:	d056      	beq.n	80030ca <HAL_RCC_GetSysClockFreq+0x16a>
 800301c:	e077      	b.n	800310e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800301e:	4b5e      	ldr	r3, [pc, #376]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b00      	cmp	r3, #0
 8003028:	d02d      	beq.n	8003086 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800302a:	4b5b      	ldr	r3, [pc, #364]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	08db      	lsrs	r3, r3, #3
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	4a5a      	ldr	r2, [pc, #360]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x240>)
 8003036:	fa22 f303 	lsr.w	r3, r2, r3
 800303a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	ee07 3a90 	vmov	s15, r3
 8003042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	ee07 3a90 	vmov	s15, r3
 800304c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003050:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003054:	4b50      	ldr	r3, [pc, #320]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8003056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305c:	ee07 3a90 	vmov	s15, r3
 8003060:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003064:	ed97 6a02 	vldr	s12, [r7, #8]
 8003068:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 800306c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003070:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003074:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003078:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800307c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003080:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003084:	e065      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	ee07 3a90 	vmov	s15, r3
 800308c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003090:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80031ac <HAL_RCC_GetSysClockFreq+0x24c>
 8003094:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003098:	4b3f      	ldr	r3, [pc, #252]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 800309a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030a0:	ee07 3a90 	vmov	s15, r3
 80030a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80030a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80030ac:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 80030b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80030b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80030c8:	e043      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	ee07 3a90 	vmov	s15, r3
 80030d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030d4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80031b0 <HAL_RCC_GetSysClockFreq+0x250>
 80030d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 80030de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e4:	ee07 3a90 	vmov	s15, r3
 80030e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80030ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80030f0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 80030f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80030fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003100:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003108:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800310c:	e021      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	ee07 3a90 	vmov	s15, r3
 8003114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003118:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80031b4 <HAL_RCC_GetSysClockFreq+0x254>
 800311c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003120:	4b1d      	ldr	r3, [pc, #116]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8003122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003128:	ee07 3a90 	vmov	s15, r3
 800312c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003130:	ed97 6a02 	vldr	s12, [r7, #8]
 8003134:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 8003138:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800313c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003140:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003144:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003150:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003152:	4b11      	ldr	r3, [pc, #68]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x238>)
 8003154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003156:	0a5b      	lsrs	r3, r3, #9
 8003158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800315c:	3301      	adds	r3, #1
 800315e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800316a:	edd7 6a06 	vldr	s13, [r7, #24]
 800316e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003176:	ee17 3a90 	vmov	r3, s15
 800317a:	61fb      	str	r3, [r7, #28]
 800317c:	e004      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	61fb      	str	r3, [r7, #28]
 8003182:	e001      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003184:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x240>)
 8003186:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003188:	69fb      	ldr	r3, [r7, #28]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3724      	adds	r7, #36	@ 0x24
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	44020c00 	.word	0x44020c00
 800319c:	003d0900 	.word	0x003d0900
 80031a0:	03d09000 	.word	0x03d09000
 80031a4:	016e3600 	.word	0x016e3600
 80031a8:	46000000 	.word	0x46000000
 80031ac:	4c742400 	.word	0x4c742400
 80031b0:	4bb71b00 	.word	0x4bb71b00
 80031b4:	4a742400 	.word	0x4a742400

080031b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80031bc:	f7ff fed0 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 80031c0:	4602      	mov	r2, r0
 80031c2:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80031c4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80031c6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80031ca:	4907      	ldr	r1, [pc, #28]	@ (80031e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80031cc:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80031ce:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80031d2:	fa22 f303 	lsr.w	r3, r2, r3
 80031d6:	4a05      	ldr	r2, [pc, #20]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x34>)
 80031d8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80031da:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x34>)
 80031dc:	681b      	ldr	r3, [r3, #0]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	44020c00 	.word	0x44020c00
 80031e8:	0800653c 	.word	0x0800653c
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80031f4:	f7ff ffe0 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	091b      	lsrs	r3, r3, #4
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4904      	ldr	r1, [pc, #16]	@ (8003218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	44020c00 	.word	0x44020c00
 8003218:	0800654c 	.word	0x0800654c

0800321c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003220:	f7ff ffca 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 8003224:	4602      	mov	r2, r0
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	0a1b      	lsrs	r3, r3, #8
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	4904      	ldr	r1, [pc, #16]	@ (8003244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003232:	5ccb      	ldrb	r3, [r1, r3]
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	bd80      	pop	{r7, pc}
 8003240:	44020c00 	.word	0x44020c00
 8003244:	0800654c 	.word	0x0800654c

08003248 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800324c:	f7ff ffb4 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 8003250:	4602      	mov	r2, r0
 8003252:	4b06      	ldr	r3, [pc, #24]	@ (800326c <HAL_RCC_GetPCLK3Freq+0x24>)
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	0b1b      	lsrs	r3, r3, #12
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	4904      	ldr	r1, [pc, #16]	@ (8003270 <HAL_RCC_GetPCLK3Freq+0x28>)
 800325e:	5ccb      	ldrb	r3, [r1, r3]
 8003260:	f003 031f 	and.w	r3, r3, #31
 8003264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003268:	4618      	mov	r0, r3
 800326a:	bd80      	pop	{r7, pc}
 800326c:	44020c00 	.word	0x44020c00
 8003270:	0800654c 	.word	0x0800654c

08003274 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003274:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003278:	b0aa      	sub	sp, #168	@ 0xa8
 800327a:	af00      	add	r7, sp, #0
 800327c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003280:	2300      	movs	r3, #0
 8003282:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003286:	2300      	movs	r3, #0
 8003288:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800328c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003294:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003298:	2500      	movs	r5, #0
 800329a:	ea54 0305 	orrs.w	r3, r4, r5
 800329e:	d00b      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80032a0:	4bb8      	ldr	r3, [pc, #736]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80032a6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80032aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b0:	4ab4      	ldr	r2, [pc, #720]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032b2:	430b      	orrs	r3, r1
 80032b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c0:	f002 0801 	and.w	r8, r2, #1
 80032c4:	f04f 0900 	mov.w	r9, #0
 80032c8:	ea58 0309 	orrs.w	r3, r8, r9
 80032cc:	d038      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80032ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d4:	2b05      	cmp	r3, #5
 80032d6:	d819      	bhi.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80032d8:	a201      	add	r2, pc, #4	@ (adr r2, 80032e0 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80032da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032de:	bf00      	nop
 80032e0:	08003315 	.word	0x08003315
 80032e4:	080032f9 	.word	0x080032f9
 80032e8:	0800330d 	.word	0x0800330d
 80032ec:	08003315 	.word	0x08003315
 80032f0:	08003315 	.word	0x08003315
 80032f4:	08003315 	.word	0x08003315
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032fc:	3308      	adds	r3, #8
 80032fe:	4618      	mov	r0, r3
 8003300:	f001 fff2 	bl	80052e8 <RCCEx_PLL2_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800330a:	e004      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003312:	e000      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003314:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003316:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10c      	bne.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800331e:	4b99      	ldr	r3, [pc, #612]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003320:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003324:	f023 0107 	bic.w	r1, r3, #7
 8003328:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800332c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800332e:	4a95      	ldr	r2, [pc, #596]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003330:	430b      	orrs	r3, r1
 8003332:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003336:	e003      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003338:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800333c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003340:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003348:	f002 0a02 	and.w	sl, r2, #2
 800334c:	f04f 0b00 	mov.w	fp, #0
 8003350:	ea5a 030b 	orrs.w	r3, sl, fp
 8003354:	d03c      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003356:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800335a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800335c:	2b28      	cmp	r3, #40	@ 0x28
 800335e:	d01b      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003360:	2b28      	cmp	r3, #40	@ 0x28
 8003362:	d815      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003364:	2b20      	cmp	r3, #32
 8003366:	d019      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003368:	2b20      	cmp	r3, #32
 800336a:	d811      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800336c:	2b18      	cmp	r3, #24
 800336e:	d017      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003370:	2b18      	cmp	r3, #24
 8003372:	d80d      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003374:	2b00      	cmp	r3, #0
 8003376:	d015      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003378:	2b08      	cmp	r3, #8
 800337a:	d109      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800337c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003380:	3308      	adds	r3, #8
 8003382:	4618      	mov	r0, r3
 8003384:	f001 ffb0 	bl	80052e8 <RCCEx_PLL2_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 800338e:	e00a      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003396:	e006      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003398:	bf00      	nop
 800339a:	e004      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800339c:	bf00      	nop
 800339e:	e002      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80033a0:	bf00      	nop
 80033a2:	e000      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80033a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10c      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80033ae:	4b75      	ldr	r3, [pc, #468]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80033b4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80033b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033be:	4a71      	ldr	r2, [pc, #452]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033c0:	430b      	orrs	r3, r1
 80033c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80033c6:	e003      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	f002 0304 	and.w	r3, r2, #4
 80033dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033e0:	2300      	movs	r3, #0
 80033e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80033e6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80033ea:	460b      	mov	r3, r1
 80033ec:	4313      	orrs	r3, r2
 80033ee:	d040      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80033f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80033fa:	d01e      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80033fc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003400:	d817      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003406:	d01a      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8003408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800340c:	d811      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800340e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003410:	d017      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003412:	2bc0      	cmp	r3, #192	@ 0xc0
 8003414:	d80d      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003416:	2b00      	cmp	r3, #0
 8003418:	d015      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800341a:	2b40      	cmp	r3, #64	@ 0x40
 800341c:	d109      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800341e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003422:	3308      	adds	r3, #8
 8003424:	4618      	mov	r0, r3
 8003426:	f001 ff5f 	bl	80052e8 <RCCEx_PLL2_Config>
 800342a:	4603      	mov	r3, r0
 800342c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003430:	e00a      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003438:	e006      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800343a:	bf00      	nop
 800343c:	e004      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800343e:	bf00      	nop
 8003440:	e002      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003442:	bf00      	nop
 8003444:	e000      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003446:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003448:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10c      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003450:	4b4c      	ldr	r3, [pc, #304]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003452:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003456:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800345a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800345e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003460:	4a48      	ldr	r2, [pc, #288]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003462:	430b      	orrs	r3, r1
 8003464:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003468:	e003      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800346e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003472:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800347e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003482:	2300      	movs	r3, #0
 8003484:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003488:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800348c:	460b      	mov	r3, r1
 800348e:	4313      	orrs	r3, r2
 8003490:	d043      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003492:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800349c:	d021      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800349e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80034a2:	d81a      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x266>
 80034a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034a8:	d01d      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80034aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ae:	d814      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x266>
 80034b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034b4:	d019      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x276>
 80034b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034ba:	d80e      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x266>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d016      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80034c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034c4:	d109      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034ca:	3308      	adds	r3, #8
 80034cc:	4618      	mov	r0, r3
 80034ce:	f001 ff0b 	bl	80052e8 <RCCEx_PLL2_Config>
 80034d2:	4603      	mov	r3, r0
 80034d4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80034d8:	e00a      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80034e0:	e006      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80034e2:	bf00      	nop
 80034e4:	e004      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80034e6:	bf00      	nop
 80034e8:	e002      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80034ea:	bf00      	nop
 80034ec:	e000      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80034ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d10c      	bne.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80034f8:	4b22      	ldr	r3, [pc, #136]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034fe:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003502:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003508:	4a1e      	ldr	r2, [pc, #120]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800350a:	430b      	orrs	r3, r1
 800350c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003510:	e003      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003512:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003516:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800351a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800351e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003522:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003526:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003528:	2300      	movs	r3, #0
 800352a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800352c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003530:	460b      	mov	r3, r1
 8003532:	4313      	orrs	r3, r2
 8003534:	d03e      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003536:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800353a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003540:	d01b      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003542:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003546:	d814      	bhi.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800354c:	d017      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x30a>
 800354e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003552:	d80e      	bhi.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003554:	2b00      	cmp	r3, #0
 8003556:	d017      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800355c:	d109      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800355e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003562:	3308      	adds	r3, #8
 8003564:	4618      	mov	r0, r3
 8003566:	f001 febf 	bl	80052e8 <RCCEx_PLL2_Config>
 800356a:	4603      	mov	r3, r0
 800356c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003570:	e00b      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003578:	e007      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800357a:	bf00      	nop
 800357c:	e005      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800357e:	bf00      	nop
 8003580:	e003      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003582:	bf00      	nop
 8003584:	44020c00 	.word	0x44020c00
        break;
 8003588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800358a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10c      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003592:	4ba5      	ldr	r3, [pc, #660]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003594:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003598:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800359c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	4aa1      	ldr	r2, [pc, #644]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80035a4:	430b      	orrs	r3, r1
 80035a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80035aa:	e003      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035b0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80035c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80035c2:	2300      	movs	r3, #0
 80035c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80035c6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80035ca:	460b      	mov	r3, r1
 80035cc:	4313      	orrs	r3, r2
 80035ce:	d03b      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80035d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035da:	d01b      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80035dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035e0:	d814      	bhi.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x398>
 80035e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035e6:	d017      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80035e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035ec:	d80e      	bhi.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x398>
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d014      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80035f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035f6:	d109      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035fc:	3308      	adds	r3, #8
 80035fe:	4618      	mov	r0, r3
 8003600:	f001 fe72 	bl	80052e8 <RCCEx_PLL2_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800360a:	e008      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003612:	e004      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003614:	bf00      	nop
 8003616:	e002      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003618:	bf00      	nop
 800361a:	e000      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800361c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800361e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d10c      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003626:	4b80      	ldr	r3, [pc, #512]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003628:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800362c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003630:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003636:	4a7c      	ldr	r2, [pc, #496]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003638:	430b      	orrs	r3, r1
 800363a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800363e:	e003      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003640:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003644:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003648:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003654:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003656:	2300      	movs	r3, #0
 8003658:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800365a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800365e:	460b      	mov	r3, r1
 8003660:	4313      	orrs	r3, r2
 8003662:	d033      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003664:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800366e:	d015      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003670:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003674:	d80e      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d012      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800367a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800367e:	d109      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003680:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003684:	3308      	adds	r3, #8
 8003686:	4618      	mov	r0, r3
 8003688:	f001 fe2e 	bl	80052e8 <RCCEx_PLL2_Config>
 800368c:	4603      	mov	r3, r0
 800368e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003692:	e006      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800369a:	e002      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 800369c:	bf00      	nop
 800369e:	e000      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80036a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036a2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80036aa:	4b5f      	ldr	r3, [pc, #380]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80036b0:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80036b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036bc:	430b      	orrs	r3, r1
 80036be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80036c2:	e003      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036c8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80036cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	2100      	movs	r1, #0
 80036d6:	6639      	str	r1, [r7, #96]	@ 0x60
 80036d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80036de:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80036e2:	460b      	mov	r3, r1
 80036e4:	4313      	orrs	r3, r2
 80036e6:	d033      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80036e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036f2:	d015      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80036f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036f8:	d80e      	bhi.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d012      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80036fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003702:	d109      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003704:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003708:	3308      	adds	r3, #8
 800370a:	4618      	mov	r0, r3
 800370c:	f001 fdec 	bl	80052e8 <RCCEx_PLL2_Config>
 8003710:	4603      	mov	r3, r0
 8003712:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003716:	e006      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800371e:	e002      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003720:	bf00      	nop
 8003722:	e000      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003724:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003726:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10c      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 800372e:	4b3e      	ldr	r3, [pc, #248]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003730:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003734:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003738:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800373c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800373e:	4a3a      	ldr	r2, [pc, #232]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003740:	430b      	orrs	r3, r1
 8003742:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003746:	e003      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003748:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800374c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003750:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003758:	2100      	movs	r1, #0
 800375a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800375c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003760:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003762:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003766:	460b      	mov	r3, r1
 8003768:	4313      	orrs	r3, r2
 800376a:	d00e      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800376c:	4b2e      	ldr	r3, [pc, #184]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	4a2d      	ldr	r2, [pc, #180]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003772:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003776:	61d3      	str	r3, [r2, #28]
 8003778:	4b2b      	ldr	r3, [pc, #172]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800377a:	69d9      	ldr	r1, [r3, #28]
 800377c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003784:	4a28      	ldr	r2, [pc, #160]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003786:	430b      	orrs	r3, r1
 8003788:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800378a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800378e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003792:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003796:	653b      	str	r3, [r7, #80]	@ 0x50
 8003798:	2300      	movs	r3, #0
 800379a:	657b      	str	r3, [r7, #84]	@ 0x54
 800379c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80037a0:	460b      	mov	r3, r1
 80037a2:	4313      	orrs	r3, r2
 80037a4:	d046      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80037a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ac:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80037b0:	d021      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80037b2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80037b6:	d81a      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80037b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037bc:	d01d      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x586>
 80037be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c2:	d814      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80037c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037c8:	d019      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80037ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037ce:	d80e      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d016      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80037d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037d8:	d109      	bne.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037de:	3308      	adds	r3, #8
 80037e0:	4618      	mov	r0, r3
 80037e2:	f001 fd81 	bl	80052e8 <RCCEx_PLL2_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80037ec:	e00a      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037f4:	e006      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80037f6:	bf00      	nop
 80037f8:	e004      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80037fa:	bf00      	nop
 80037fc:	e002      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80037fe:	bf00      	nop
 8003800:	e000      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003804:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10f      	bne.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800380c:	4b06      	ldr	r3, [pc, #24]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800380e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003812:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003816:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800381a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381c:	4a02      	ldr	r2, [pc, #8]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800381e:	430b      	orrs	r3, r1
 8003820:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003824:	e006      	b.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003826:	bf00      	nop
 8003828:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800382c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003830:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003834:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003840:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003842:	2300      	movs	r3, #0
 8003844:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003846:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800384a:	460b      	mov	r3, r1
 800384c:	4313      	orrs	r3, r2
 800384e:	d043      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003850:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003856:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800385a:	d021      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 800385c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003860:	d81a      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003862:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003866:	d01d      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003868:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800386c:	d814      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800386e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003872:	d019      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003874:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003878:	d80e      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800387a:	2b00      	cmp	r3, #0
 800387c:	d016      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x638>
 800387e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003882:	d109      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003884:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003888:	3308      	adds	r3, #8
 800388a:	4618      	mov	r0, r3
 800388c:	f001 fd2c 	bl	80052e8 <RCCEx_PLL2_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003896:	e00a      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800389e:	e006      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80038a0:	bf00      	nop
 80038a2:	e004      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80038a4:	bf00      	nop
 80038a6:	e002      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80038a8:	bf00      	nop
 80038aa:	e000      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80038ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80038b6:	4bb6      	ldr	r3, [pc, #728]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80038c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c6:	4ab2      	ldr	r2, [pc, #712]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038c8:	430b      	orrs	r3, r1
 80038ca:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80038ce:	e003      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80038d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80038e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038e6:	2300      	movs	r3, #0
 80038e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80038ea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80038ee:	460b      	mov	r3, r1
 80038f0:	4313      	orrs	r3, r2
 80038f2:	d030      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80038f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038fa:	2b05      	cmp	r3, #5
 80038fc:	d80f      	bhi.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d211      	bcs.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003902:	2b01      	cmp	r3, #1
 8003904:	d911      	bls.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003906:	2b02      	cmp	r3, #2
 8003908:	d109      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800390a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800390e:	3308      	adds	r3, #8
 8003910:	4618      	mov	r0, r3
 8003912:	f001 fce9 	bl	80052e8 <RCCEx_PLL2_Config>
 8003916:	4603      	mov	r3, r0
 8003918:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800391c:	e006      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003924:	e002      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800392a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800392c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10c      	bne.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003934:	4b96      	ldr	r3, [pc, #600]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003936:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800393a:	f023 0107 	bic.w	r1, r3, #7
 800393e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003942:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003944:	4a92      	ldr	r2, [pc, #584]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003946:	430b      	orrs	r3, r1
 8003948:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800394c:	e003      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800394e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003952:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003956:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800395a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395e:	2100      	movs	r1, #0
 8003960:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003962:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003968:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800396c:	460b      	mov	r3, r1
 800396e:	4313      	orrs	r3, r2
 8003970:	d022      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003972:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003976:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x714>
 800397c:	2b08      	cmp	r3, #8
 800397e:	d005      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003986:	e002      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003988:	bf00      	nop
 800398a:	e000      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800398c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800398e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10c      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003996:	4b7e      	ldr	r3, [pc, #504]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800399c:	f023 0108 	bic.w	r1, r3, #8
 80039a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039a6:	4a7a      	ldr	r2, [pc, #488]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039a8:	430b      	orrs	r3, r1
 80039aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80039ae:	e003      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039b4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80039c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80039c6:	2300      	movs	r3, #0
 80039c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80039ca:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80039ce:	460b      	mov	r3, r1
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f000 80b0 	beq.w	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80039d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	4a6e      	ldr	r2, [pc, #440]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80039dc:	f043 0301 	orr.w	r3, r3, #1
 80039e0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039e2:	f7fd fac1 	bl	8000f68 <HAL_GetTick>
 80039e6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80039ea:	e00b      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ec:	f7fd fabc 	bl	8000f68 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d903      	bls.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a02:	e005      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003a04:	4b63      	ldr	r3, [pc, #396]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a08:	f003 0301 	and.w	r3, r3, #1
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0ed      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003a10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f040 808a 	bne.w	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003a28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d022      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003a30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a36:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d01b      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a3e:	4b54      	ldr	r3, [pc, #336]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a4c:	4b50      	ldr	r3, [pc, #320]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a52:	4a4f      	ldr	r2, [pc, #316]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a5c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a62:	4a4b      	ldr	r2, [pc, #300]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a6c:	4a48      	ldr	r2, [pc, #288]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d019      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a82:	f7fd fa71 	bl	8000f68 <HAL_GetTick>
 8003a86:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a8a:	e00d      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a8c:	f7fd fa6c 	bl	8000f68 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d903      	bls.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003aa6:	e006      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aa8:	4b39      	ldr	r3, [pc, #228]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0ea      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003ab6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d132      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003abe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ac2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ac4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003acc:	d10f      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003ace:	4b30      	ldr	r3, [pc, #192]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003ad6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ada:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003ae2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003ae6:	4a2a      	ldr	r2, [pc, #168]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	61d3      	str	r3, [r2, #28]
 8003aec:	e005      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003aee:	4b28      	ldr	r3, [pc, #160]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	4a27      	ldr	r2, [pc, #156]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003af4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003af8:	61d3      	str	r3, [r2, #28]
 8003afa:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003afc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b00:	4a23      	ldr	r2, [pc, #140]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b0a:	4b21      	ldr	r3, [pc, #132]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b0c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003b10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b22:	e008      	b.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b24:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b28:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003b2c:	e003      	b.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b2e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b32:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003b42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b44:	2300      	movs	r3, #0
 8003b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b48:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	d038      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003b52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b58:	2b30      	cmp	r3, #48	@ 0x30
 8003b5a:	d014      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003b5c:	2b30      	cmp	r3, #48	@ 0x30
 8003b5e:	d80e      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d012      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d80a      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d015      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d106      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b70:	4b07      	ldr	r3, [pc, #28]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b74:	4a06      	ldr	r2, [pc, #24]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b7a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b7c:	e00d      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b84:	e009      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003b86:	bf00      	nop
 8003b88:	e007      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003b8a:	bf00      	nop
 8003b8c:	e005      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003b8e:	bf00      	nop
 8003b90:	44020c00 	.word	0x44020c00
 8003b94:	44020800 	.word	0x44020800
        break;
 8003b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b9a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003ba2:	4bb5      	ldr	r3, [pc, #724]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ba4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ba8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003bac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb2:	49b1      	ldr	r1, [pc, #708]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003bba:	e003      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bbc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bc0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003bc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003bd0:	623b      	str	r3, [r7, #32]
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bd6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	d03c      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d81d      	bhi.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003bea:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf0:	08003c05 	.word	0x08003c05
 8003bf4:	08003c13 	.word	0x08003c13
 8003bf8:	08003c27 	.word	0x08003c27
 8003bfc:	08003c2f 	.word	0x08003c2f
 8003c00:	08003c2f 	.word	0x08003c2f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c04:	4b9c      	ldr	r3, [pc, #624]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c08:	4a9b      	ldr	r2, [pc, #620]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c0e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003c10:	e00e      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c16:	3308      	adds	r3, #8
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f001 fb65 	bl	80052e8 <RCCEx_PLL2_Config>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003c24:	e004      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c2c:	e000      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c30:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10c      	bne.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003c38:	4b8f      	ldr	r3, [pc, #572]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c3e:	f023 0207 	bic.w	r2, r3, #7
 8003c42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c48:	498b      	ldr	r1, [pc, #556]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003c50:	e003      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c52:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c56:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003c5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c62:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003c66:	61bb      	str	r3, [r7, #24]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c70:	460b      	mov	r3, r1
 8003c72:	4313      	orrs	r3, r2
 8003c74:	d03c      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003c76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d01f      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d819      	bhi.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003c84:	2b18      	cmp	r3, #24
 8003c86:	d01d      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003c88:	2b18      	cmp	r3, #24
 8003c8a:	d815      	bhi.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d007      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003c94:	e010      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c96:	4b78      	ldr	r3, [pc, #480]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	4a77      	ldr	r2, [pc, #476]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003ca2:	e010      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ca4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ca8:	3308      	adds	r3, #8
 8003caa:	4618      	mov	r0, r3
 8003cac:	f001 fb1c 	bl	80052e8 <RCCEx_PLL2_Config>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003cb6:	e006      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cbe:	e002      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003cc0:	bf00      	nop
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003cce:	4b6a      	ldr	r3, [pc, #424]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cd4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cde:	4966      	ldr	r1, [pc, #408]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003ce6:	e003      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003cf0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003cfc:	613b      	str	r3, [r7, #16]
 8003cfe:	2300      	movs	r3, #0
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003d06:	460b      	mov	r3, r1
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	d03e      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003d0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d16:	d020      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003d18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d1c:	d819      	bhi.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003d1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d20:	d01d      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003d22:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d24:	d815      	bhi.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003d2a:	2b40      	cmp	r3, #64	@ 0x40
 8003d2c:	d007      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003d2e:	e010      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d30:	4b51      	ldr	r3, [pc, #324]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d34:	4a50      	ldr	r2, [pc, #320]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d3a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003d3c:	e010      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d42:	3308      	adds	r3, #8
 8003d44:	4618      	mov	r0, r3
 8003d46:	f001 facf 	bl	80052e8 <RCCEx_PLL2_Config>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003d50:	e006      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d58:	e002      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003d5a:	bf00      	nop
 8003d5c:	e000      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003d5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d60:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10c      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003d68:	4b43      	ldr	r3, [pc, #268]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d6e:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003d72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d78:	493f      	ldr	r1, [pc, #252]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003d80:	e003      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d82:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d86:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d92:	2100      	movs	r1, #0
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003da0:	460b      	mov	r3, r1
 8003da2:	4313      	orrs	r3, r2
 8003da4:	d038      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003da6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db0:	d00e      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8003db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db6:	d815      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d017      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003dbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc0:	d110      	bne.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dcc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003dce:	e00e      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f001 fa86 	bl	80052e8 <RCCEx_PLL2_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003de2:	e004      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003dea:	e000      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10c      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003df6:	4b20      	ldr	r3, [pc, #128]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003df8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e06:	491c      	ldr	r1, [pc, #112]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003e0e:	e003      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e14:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e20:	2100      	movs	r1, #0
 8003e22:	6039      	str	r1, [r7, #0]
 8003e24:	f003 0310 	and.w	r3, r3, #16
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4313      	orrs	r3, r2
 8003e32:	d039      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003e34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e3a:	2b30      	cmp	r3, #48	@ 0x30
 8003e3c:	d01e      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003e3e:	2b30      	cmp	r3, #48	@ 0x30
 8003e40:	d815      	bhi.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003e42:	2b10      	cmp	r3, #16
 8003e44:	d002      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d007      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003e4a:	e010      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e50:	4a09      	ldr	r2, [pc, #36]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e56:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003e58:	e011      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e5e:	3308      	adds	r3, #8
 8003e60:	4618      	mov	r0, r3
 8003e62:	f001 fa41 	bl	80052e8 <RCCEx_PLL2_Config>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003e6c:	e007      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e74:	e003      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003e76:	bf00      	nop
 8003e78:	44020c00 	.word	0x44020c00
        break;
 8003e7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e7e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10c      	bne.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003e86:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e8c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e96:	4908      	ldr	r1, [pc, #32]	@ (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003e9e:	e003      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ea4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8003ea8:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	37a8      	adds	r7, #168	@ 0xa8
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eb6:	bf00      	nop
 8003eb8:	44020c00 	.word	0x44020c00

08003ebc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b08b      	sub	sp, #44	@ 0x2c
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003ec4:	4bae      	ldr	r3, [pc, #696]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ecc:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003ece:	4bac      	ldr	r3, [pc, #688]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003ed8:	4ba9      	ldr	r3, [pc, #676]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003edc:	0a1b      	lsrs	r3, r3, #8
 8003ede:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ee2:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003ee4:	4ba6      	ldr	r3, [pc, #664]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee8:	091b      	lsrs	r3, r3, #4
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003ef0:	4ba3      	ldr	r3, [pc, #652]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef4:	08db      	lsrs	r3, r3, #3
 8003ef6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	fb02 f303 	mul.w	r3, r2, r3
 8003f00:	ee07 3a90 	vmov	s15, r3
 8003f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f08:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8126 	beq.w	8004160 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d053      	beq.n	8003fc2 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d86f      	bhi.n	8004000 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d003      	beq.n	8003f2e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d02b      	beq.n	8003f84 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003f2c:	e068      	b.n	8004000 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f2e:	4b94      	ldr	r3, [pc, #592]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	08db      	lsrs	r3, r3, #3
 8003f34:	f003 0303 	and.w	r3, r3, #3
 8003f38:	4a92      	ldr	r2, [pc, #584]	@ (8004184 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	ee07 3a90 	vmov	s15, r3
 8003f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	ee07 3a90 	vmov	s15, r3
 8003f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f62:	ed97 6a04 	vldr	s12, [r7, #16]
 8003f66:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004188 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003f82:	e068      	b.n	8004056 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	ee07 3a90 	vmov	s15, r3
 8003f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f8e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800418c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8003f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	ee07 3a90 	vmov	s15, r3
 8003f9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa0:	ed97 6a04 	vldr	s12, [r7, #16]
 8003fa4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004188 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003fa8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fbc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003fc0:	e049      	b.n	8004056 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	ee07 3a90 	vmov	s15, r3
 8003fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fcc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004190 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8003fd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	ee07 3a90 	vmov	s15, r3
 8003fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fde:	ed97 6a04 	vldr	s12, [r7, #16]
 8003fe2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004188 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003ffe:	e02a      	b.n	8004056 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004000:	4b5f      	ldr	r3, [pc, #380]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	08db      	lsrs	r3, r3, #3
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	4a5e      	ldr	r2, [pc, #376]	@ (8004184 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	ee07 3a90 	vmov	s15, r3
 8004018:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	ee07 3a90 	vmov	s15, r3
 8004022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	ee07 3a90 	vmov	s15, r3
 8004030:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004034:	ed97 6a04 	vldr	s12, [r7, #16]
 8004038:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004188 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800403c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004040:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004044:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004048:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004050:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004054:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004056:	4b4a      	ldr	r3, [pc, #296]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800405e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004062:	d121      	bne.n	80040a8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004064:	4b46      	ldr	r3, [pc, #280]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d017      	beq.n	80040a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004070:	4b43      	ldr	r3, [pc, #268]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004074:	0a5b      	lsrs	r3, r3, #9
 8004076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800407a:	ee07 3a90 	vmov	s15, r3
 800407e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004086:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800408a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800408e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004096:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	e006      	b.n	80040ae <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e002      	b.n	80040ae <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80040ae:	4b34      	ldr	r3, [pc, #208]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040ba:	d121      	bne.n	8004100 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80040bc:	4b30      	ldr	r3, [pc, #192]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d017      	beq.n	80040f8 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040cc:	0c1b      	lsrs	r3, r3, #16
 80040ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d2:	ee07 3a90 	vmov	s15, r3
 80040d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80040da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040de:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80040e2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80040e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ee:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	605a      	str	r2, [r3, #4]
 80040f6:	e006      	b.n	8004106 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	605a      	str	r2, [r3, #4]
 80040fe:	e002      	b.n	8004106 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004106:	4b1e      	ldr	r3, [pc, #120]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004112:	d121      	bne.n	8004158 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004114:	4b1a      	ldr	r3, [pc, #104]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d017      	beq.n	8004150 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004120:	4b17      	ldr	r3, [pc, #92]	@ (8004180 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004124:	0e1b      	lsrs	r3, r3, #24
 8004126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800412a:	ee07 3a90 	vmov	s15, r3
 800412e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004132:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004136:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800413a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800413e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004146:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800414e:	e010      	b.n	8004172 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	609a      	str	r2, [r3, #8]
}
 8004156:	e00c      	b.n	8004172 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	609a      	str	r2, [r3, #8]
}
 800415e:	e008      	b.n	8004172 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	609a      	str	r2, [r3, #8]
}
 8004172:	bf00      	nop
 8004174:	372c      	adds	r7, #44	@ 0x2c
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	44020c00 	.word	0x44020c00
 8004184:	03d09000 	.word	0x03d09000
 8004188:	46000000 	.word	0x46000000
 800418c:	4a742400 	.word	0x4a742400
 8004190:	4bb71b00 	.word	0x4bb71b00

08004194 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004194:	b480      	push	{r7}
 8004196:	b08b      	sub	sp, #44	@ 0x2c
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800419c:	4bae      	ldr	r3, [pc, #696]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800419e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041a4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80041a6:	4bac      	ldr	r3, [pc, #688]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80041b0:	4ba9      	ldr	r3, [pc, #676]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b4:	0a1b      	lsrs	r3, r3, #8
 80041b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041ba:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80041bc:	4ba6      	ldr	r3, [pc, #664]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80041c8:	4ba3      	ldr	r3, [pc, #652]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041cc:	08db      	lsrs	r3, r3, #3
 80041ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	fb02 f303 	mul.w	r3, r2, r3
 80041d8:	ee07 3a90 	vmov	s15, r3
 80041dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041e0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 8126 	beq.w	8004438 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	2b03      	cmp	r3, #3
 80041f0:	d053      	beq.n	800429a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d86f      	bhi.n	80042d8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d003      	beq.n	8004206 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	2b02      	cmp	r3, #2
 8004202:	d02b      	beq.n	800425c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004204:	e068      	b.n	80042d8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004206:	4b94      	ldr	r3, [pc, #592]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	08db      	lsrs	r3, r3, #3
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	4a92      	ldr	r2, [pc, #584]	@ (800445c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004212:	fa22 f303 	lsr.w	r3, r2, r3
 8004216:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	ee07 3a90 	vmov	s15, r3
 8004228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004230:	6a3b      	ldr	r3, [r7, #32]
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423a:	ed97 6a04 	vldr	s12, [r7, #16]
 800423e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004460 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800424e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004256:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800425a:	e068      	b.n	800432e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004266:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004464 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800426a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800426e:	6a3b      	ldr	r3, [r7, #32]
 8004270:	ee07 3a90 	vmov	s15, r3
 8004274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004278:	ed97 6a04 	vldr	s12, [r7, #16]
 800427c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004460 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004280:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004284:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004288:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800428c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004290:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004294:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004298:	e049      	b.n	800432e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	ee07 3a90 	vmov	s15, r3
 80042a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004468 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80042a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	ee07 3a90 	vmov	s15, r3
 80042b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042b6:	ed97 6a04 	vldr	s12, [r7, #16]
 80042ba:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004460 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80042be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80042d6:	e02a      	b.n	800432e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80042d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	08db      	lsrs	r3, r3, #3
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	4a5e      	ldr	r2, [pc, #376]	@ (800445c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
 80042e8:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	ee07 3a90 	vmov	s15, r3
 80042f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	ee07 3a90 	vmov	s15, r3
 80042fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	ee07 3a90 	vmov	s15, r3
 8004308:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800430c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004310:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004460 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004314:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004318:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800431c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004320:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004328:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800432c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800432e:	4b4a      	ldr	r3, [pc, #296]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004336:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800433a:	d121      	bne.n	8004380 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800433c:	4b46      	ldr	r3, [pc, #280]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800433e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d017      	beq.n	8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004348:	4b43      	ldr	r3, [pc, #268]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800434a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434c:	0a5b      	lsrs	r3, r3, #9
 800434e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004352:	ee07 3a90 	vmov	s15, r3
 8004356:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800435a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800435e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004362:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800436a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800436e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	e006      	b.n	8004386 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	e002      	b.n	8004386 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004386:	4b34      	ldr	r3, [pc, #208]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800438e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004392:	d121      	bne.n	80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004394:	4b30      	ldr	r3, [pc, #192]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d017      	beq.n	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80043a0:	4b2d      	ldr	r3, [pc, #180]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80043a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a4:	0c1b      	lsrs	r3, r3, #16
 80043a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80043b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043b6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80043ba:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80043be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043c6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	605a      	str	r2, [r3, #4]
 80043ce:	e006      	b.n	80043de <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	e002      	b.n	80043de <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80043de:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ea:	d121      	bne.n	8004430 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80043ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d017      	beq.n	8004428 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80043f8:	4b17      	ldr	r3, [pc, #92]	@ (8004458 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80043fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fc:	0e1b      	lsrs	r3, r3, #24
 80043fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004402:	ee07 3a90 	vmov	s15, r3
 8004406:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800440a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800440e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004412:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800441a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800441e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004426:	e010      	b.n	800444a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	609a      	str	r2, [r3, #8]
}
 800442e:	e00c      	b.n	800444a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	609a      	str	r2, [r3, #8]
}
 8004436:	e008      	b.n	800444a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	609a      	str	r2, [r3, #8]
}
 800444a:	bf00      	nop
 800444c:	372c      	adds	r7, #44	@ 0x2c
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	44020c00 	.word	0x44020c00
 800445c:	03d09000 	.word	0x03d09000
 8004460:	46000000 	.word	0x46000000
 8004464:	4a742400 	.word	0x4a742400
 8004468:	4bb71b00 	.word	0x4bb71b00

0800446c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08c      	sub	sp, #48	@ 0x30
 8004470:	af00      	add	r7, sp, #0
 8004472:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004476:	e9d7 2300 	ldrd	r2, r3, [r7]
 800447a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800447e:	430b      	orrs	r3, r1
 8004480:	d14b      	bne.n	800451a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004482:	4bc4      	ldr	r3, [pc, #784]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004484:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004488:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800448c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800448e:	4bc1      	ldr	r3, [pc, #772]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004490:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b02      	cmp	r3, #2
 800449a:	d108      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800449c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044a2:	d104      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80044a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044aa:	f000 bf14 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80044ae:	4bb9      	ldr	r3, [pc, #740]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80044b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044bc:	d108      	bne.n	80044d0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80044be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044c4:	d104      	bne.n	80044d0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80044c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80044ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044cc:	f000 bf03 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80044d0:	4bb0      	ldr	r3, [pc, #704]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044dc:	d119      	bne.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80044de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044e4:	d115      	bne.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80044e6:	4bab      	ldr	r3, [pc, #684]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80044ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044f2:	d30a      	bcc.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80044f4:	4ba7      	ldr	r3, [pc, #668]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	0a1b      	lsrs	r3, r3, #8
 80044fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044fe:	4aa6      	ldr	r2, [pc, #664]	@ (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004500:	fbb2 f3f3 	udiv	r3, r2, r3
 8004504:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004506:	f000 bee6 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800450e:	f000 bee2 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004512:	2300      	movs	r3, #0
 8004514:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004516:	f000 bede 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800451a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800451e:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004522:	ea52 0301 	orrs.w	r3, r2, r1
 8004526:	f000 838e 	beq.w	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800452a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800452e:	2a01      	cmp	r2, #1
 8004530:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004534:	f080 86cc 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800453c:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004540:	ea52 0301 	orrs.w	r3, r2, r1
 8004544:	f000 82aa 	beq.w	8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800454c:	2a01      	cmp	r2, #1
 800454e:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004552:	f080 86bd 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004556:	e9d7 2300 	ldrd	r2, r3, [r7]
 800455a:	f1a3 0110 	sub.w	r1, r3, #16
 800455e:	ea52 0301 	orrs.w	r3, r2, r1
 8004562:	f000 8681 	beq.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800456a:	2a01      	cmp	r2, #1
 800456c:	f173 0310 	sbcs.w	r3, r3, #16
 8004570:	f080 86ae 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004574:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004578:	1f19      	subs	r1, r3, #4
 800457a:	ea52 0301 	orrs.w	r3, r2, r1
 800457e:	f000 84b1 	beq.w	8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004582:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004586:	2a01      	cmp	r2, #1
 8004588:	f173 0304 	sbcs.w	r3, r3, #4
 800458c:	f080 86a0 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004594:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004598:	430b      	orrs	r3, r1
 800459a:	f000 85aa 	beq.w	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 800459e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045a2:	497e      	ldr	r1, [pc, #504]	@ (800479c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80045a4:	428a      	cmp	r2, r1
 80045a6:	f173 0300 	sbcs.w	r3, r3, #0
 80045aa:	f080 8691 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045b2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80045b6:	430b      	orrs	r3, r1
 80045b8:	f000 8532 	beq.w	8005020 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 80045bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c0:	4977      	ldr	r1, [pc, #476]	@ (80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80045c2:	428a      	cmp	r2, r1
 80045c4:	f173 0300 	sbcs.w	r3, r3, #0
 80045c8:	f080 8682 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045d0:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80045d4:	430b      	orrs	r3, r1
 80045d6:	f000 84bc 	beq.w	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80045da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045de:	4971      	ldr	r1, [pc, #452]	@ (80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80045e0:	428a      	cmp	r2, r1
 80045e2:	f173 0300 	sbcs.w	r3, r3, #0
 80045e6:	f080 8673 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045ee:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80045f2:	430b      	orrs	r3, r1
 80045f4:	f000 85f2 	beq.w	80051dc <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80045f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045fc:	496a      	ldr	r1, [pc, #424]	@ (80047a8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80045fe:	428a      	cmp	r2, r1
 8004600:	f173 0300 	sbcs.w	r3, r3, #0
 8004604:	f080 8664 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800460c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004610:	430b      	orrs	r3, r1
 8004612:	f000 81e5 	beq.w	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004616:	e9d7 2300 	ldrd	r2, r3, [r7]
 800461a:	4964      	ldr	r1, [pc, #400]	@ (80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 800461c:	428a      	cmp	r2, r1
 800461e:	f173 0300 	sbcs.w	r3, r3, #0
 8004622:	f080 8655 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800462a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800462e:	430b      	orrs	r3, r1
 8004630:	f000 83cc 	beq.w	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004638:	495d      	ldr	r1, [pc, #372]	@ (80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 800463a:	428a      	cmp	r2, r1
 800463c:	f173 0300 	sbcs.w	r3, r3, #0
 8004640:	f080 8646 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004644:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004648:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800464c:	430b      	orrs	r3, r1
 800464e:	f000 8331 	beq.w	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004656:	4957      	ldr	r1, [pc, #348]	@ (80047b4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004658:	428a      	cmp	r2, r1
 800465a:	f173 0300 	sbcs.w	r3, r3, #0
 800465e:	f080 8637 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004662:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004666:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800466a:	430b      	orrs	r3, r1
 800466c:	f000 82bb 	beq.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004670:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004674:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004678:	f173 0300 	sbcs.w	r3, r3, #0
 800467c:	f080 8628 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004684:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004688:	430b      	orrs	r3, r1
 800468a:	f000 826d 	beq.w	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 800468e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004692:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004696:	428a      	cmp	r2, r1
 8004698:	f173 0300 	sbcs.w	r3, r3, #0
 800469c:	f080 8618 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80046a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046a4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80046a8:	430b      	orrs	r3, r1
 80046aa:	f000 821e 	beq.w	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80046ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046b2:	f242 0101 	movw	r1, #8193	@ 0x2001
 80046b6:	428a      	cmp	r2, r1
 80046b8:	f173 0300 	sbcs.w	r3, r3, #0
 80046bc:	f080 8608 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80046c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046c4:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80046c8:	430b      	orrs	r3, r1
 80046ca:	f000 8137 	beq.w	800493c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80046ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046d2:	f241 0101 	movw	r1, #4097	@ 0x1001
 80046d6:	428a      	cmp	r2, r1
 80046d8:	f173 0300 	sbcs.w	r3, r3, #0
 80046dc:	f080 85f8 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80046e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046e4:	1f11      	subs	r1, r2, #4
 80046e6:	430b      	orrs	r3, r1
 80046e8:	f000 80d2 	beq.w	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80046ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046f0:	2a05      	cmp	r2, #5
 80046f2:	f173 0300 	sbcs.w	r3, r3, #0
 80046f6:	f080 85eb 	bcs.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80046fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046fe:	1e51      	subs	r1, r2, #1
 8004700:	430b      	orrs	r3, r1
 8004702:	d006      	beq.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004704:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004708:	1e91      	subs	r1, r2, #2
 800470a:	430b      	orrs	r3, r1
 800470c:	d06c      	beq.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800470e:	f000 bddf 	b.w	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004712:	4b20      	ldr	r3, [pc, #128]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004714:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800471e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004720:	2b00      	cmp	r3, #0
 8004722:	d104      	bne.n	800472e <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004724:	f7fe fd7a 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8004728:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800472a:	f000 bdd4 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800472e:	4b19      	ldr	r3, [pc, #100]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004736:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800473a:	d10a      	bne.n	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 800473c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800473e:	2b01      	cmp	r3, #1
 8004740:	d107      	bne.n	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004742:	f107 030c 	add.w	r3, r7, #12
 8004746:	4618      	mov	r0, r3
 8004748:	f7ff fd24 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004750:	e048      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004752:	4b10      	ldr	r3, [pc, #64]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b02      	cmp	r3, #2
 800475c:	d10c      	bne.n	8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800475e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004760:	2b03      	cmp	r3, #3
 8004762:	d109      	bne.n	8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004764:	4b0b      	ldr	r3, [pc, #44]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	08db      	lsrs	r3, r3, #3
 800476a:	f003 0303 	and.w	r3, r3, #3
 800476e:	4a12      	ldr	r2, [pc, #72]	@ (80047b8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004770:	fa22 f303 	lsr.w	r3, r2, r3
 8004774:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004776:	e035      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004778:	4b06      	ldr	r3, [pc, #24]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004784:	d11c      	bne.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004788:	2b04      	cmp	r3, #4
 800478a:	d119      	bne.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 800478c:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 800478e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004790:	e028      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004792:	bf00      	nop
 8004794:	44020c00 	.word	0x44020c00
 8004798:	016e3600 	.word	0x016e3600
 800479c:	20000001 	.word	0x20000001
 80047a0:	10000001 	.word	0x10000001
 80047a4:	08000001 	.word	0x08000001
 80047a8:	04000001 	.word	0x04000001
 80047ac:	00200001 	.word	0x00200001
 80047b0:	00040001 	.word	0x00040001
 80047b4:	00020001 	.word	0x00020001
 80047b8:	03d09000 	.word	0x03d09000
 80047bc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80047c0:	4b9f      	ldr	r3, [pc, #636]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d106      	bne.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	2b05      	cmp	r3, #5
 80047d2:	d103      	bne.n	80047dc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80047d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047da:	e003      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80047dc:	2300      	movs	r3, #0
 80047de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047e0:	f000 bd79 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80047e4:	f000 bd77 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80047e8:	4b95      	ldr	r3, [pc, #596]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047f2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80047f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d104      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80047fa:	f7fe fcf9 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80047fe:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004800:	f000 bd69 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004804:	4b8e      	ldr	r3, [pc, #568]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800480c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004810:	d10a      	bne.n	8004828 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	2b08      	cmp	r3, #8
 8004816:	d107      	bne.n	8004828 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004818:	f107 030c 	add.w	r3, r7, #12
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff fcb9 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004826:	e031      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004828:	4b85      	ldr	r3, [pc, #532]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d10c      	bne.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	2b18      	cmp	r3, #24
 8004838:	d109      	bne.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800483a:	4b81      	ldr	r3, [pc, #516]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	08db      	lsrs	r3, r3, #3
 8004840:	f003 0303 	and.w	r3, r3, #3
 8004844:	4a7f      	ldr	r2, [pc, #508]	@ (8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004846:	fa22 f303 	lsr.w	r3, r2, r3
 800484a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484c:	e01e      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800484e:	4b7c      	ldr	r3, [pc, #496]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800485a:	d105      	bne.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 800485c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485e:	2b20      	cmp	r3, #32
 8004860:	d102      	bne.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004862:	4b79      	ldr	r3, [pc, #484]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004866:	e011      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004868:	4b75      	ldr	r3, [pc, #468]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800486a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b02      	cmp	r3, #2
 8004874:	d106      	bne.n	8004884 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	2b28      	cmp	r3, #40	@ 0x28
 800487a:	d103      	bne.n	8004884 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 800487c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004882:	e003      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004888:	f000 bd25 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800488c:	f000 bd23 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004890:	4b6b      	ldr	r3, [pc, #428]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004892:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004896:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800489a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800489c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d104      	bne.n	80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80048a2:	f7fe fca5 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80048a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80048a8:	f000 bd15 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80048ac:	4b64      	ldr	r3, [pc, #400]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048b8:	d10a      	bne.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80048ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048bc:	2b40      	cmp	r3, #64	@ 0x40
 80048be:	d107      	bne.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048c0:	f107 030c 	add.w	r3, r7, #12
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff fc65 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ce:	e033      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80048d0:	4b5b      	ldr	r3, [pc, #364]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d10c      	bne.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	2bc0      	cmp	r3, #192	@ 0xc0
 80048e0:	d109      	bne.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048e2:	4b57      	ldr	r3, [pc, #348]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	08db      	lsrs	r3, r3, #3
 80048e8:	f003 0303 	and.w	r3, r3, #3
 80048ec:	4a55      	ldr	r2, [pc, #340]	@ (8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80048ee:	fa22 f303 	lsr.w	r3, r2, r3
 80048f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f4:	e020      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80048f6:	4b52      	ldr	r3, [pc, #328]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004902:	d106      	bne.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800490a:	d102      	bne.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 800490c:	4b4e      	ldr	r3, [pc, #312]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800490e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004910:	e012      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004912:	4b4b      	ldr	r3, [pc, #300]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b02      	cmp	r3, #2
 800491e:	d107      	bne.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004922:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004926:	d103      	bne.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004928:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800492c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800492e:	e003      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004934:	f000 bccf 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004938:	f000 bccd 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800493c:	4b40      	ldr	r3, [pc, #256]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800493e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004942:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004946:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494a:	2b00      	cmp	r3, #0
 800494c:	d104      	bne.n	8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800494e:	f7fe fc7b 	bl	8003248 <HAL_RCC_GetPCLK3Freq>
 8004952:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004954:	f000 bcbf 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800495e:	d108      	bne.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004960:	f107 030c 	add.w	r3, r7, #12
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff fc15 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800496e:	f000 bcb2 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004972:	4b33      	ldr	r3, [pc, #204]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b02      	cmp	r3, #2
 800497c:	d10d      	bne.n	800499a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800497e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004980:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004984:	d109      	bne.n	800499a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004986:	4b2e      	ldr	r3, [pc, #184]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	08db      	lsrs	r3, r3, #3
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	4a2c      	ldr	r2, [pc, #176]	@ (8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004992:	fa22 f303 	lsr.w	r3, r2, r3
 8004996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004998:	e020      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800499a:	4b29      	ldr	r3, [pc, #164]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049a6:	d106      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80049a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049ae:	d102      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80049b0:	4b25      	ldr	r3, [pc, #148]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80049b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049b4:	e012      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80049b6:	4b22      	ldr	r3, [pc, #136]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80049b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d107      	bne.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80049c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80049ca:	d103      	bne.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80049cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049d2:	e003      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049d8:	f000 bc7d 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80049dc:	f000 bc7b 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80049e0:	4b17      	ldr	r3, [pc, #92]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80049e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80049ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d104      	bne.n	80049fc <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80049f2:	f7fe fbe1 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 80049f6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80049f8:	f000 bc6d 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80049fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d104      	bne.n	8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a02:	f7fe faad 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8004a06:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004a08:	f000 bc65 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d108      	bne.n	8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a12:	f107 030c 	add.w	r3, r7, #12
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff fbbc 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a20:	f000 bc59 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004a24:	4b06      	ldr	r3, [pc, #24]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a30:	d10e      	bne.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d10b      	bne.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004a38:	4b04      	ldr	r3, [pc, #16]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a3c:	e02c      	b.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004a3e:	bf00      	nop
 8004a40:	44020c00 	.word	0x44020c00
 8004a44:	03d09000 	.word	0x03d09000
 8004a48:	003d0900 	.word	0x003d0900
 8004a4c:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004a50:	4b95      	ldr	r3, [pc, #596]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d10c      	bne.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d109      	bne.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a62:	4b91      	ldr	r3, [pc, #580]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	08db      	lsrs	r3, r3, #3
 8004a68:	f003 0303 	and.w	r3, r3, #3
 8004a6c:	4a8f      	ldr	r2, [pc, #572]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a74:	e010      	b.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004a76:	4b8c      	ldr	r3, [pc, #560]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a82:	d105      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a86:	2b05      	cmp	r3, #5
 8004a88:	d102      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004a8a:	4b89      	ldr	r3, [pc, #548]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a8e:	e003      	b.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a94:	f000 bc1f 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004a98:	f000 bc1d 	b.w	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004a9c:	4b82      	ldr	r3, [pc, #520]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004aa2:	f003 0308 	and.w	r3, r3, #8
 8004aa6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004aa8:	4b7f      	ldr	r3, [pc, #508]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d106      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d103      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ac2:	e011      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004ac4:	4b78      	ldr	r3, [pc, #480]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ac6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004aca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ad2:	d106      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d103      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004ada:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ae0:	e002      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004ae6:	e3f6      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004ae8:	e3f5      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004aea:	4b6f      	ldr	r3, [pc, #444]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004aec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004af0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004af4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d103      	bne.n	8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004afc:	f7fe fb78 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004b00:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b02:	e3e8      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0a:	d107      	bne.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b0c:	f107 030c 	add.w	r3, r7, #12
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff fb3f 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b1a:	e3dc      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004b1c:	4b62      	ldr	r3, [pc, #392]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d10d      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b2e:	d109      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b30:	4b5d      	ldr	r3, [pc, #372]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	08db      	lsrs	r3, r3, #3
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	4a5c      	ldr	r2, [pc, #368]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b42:	e010      	b.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004b44:	4b58      	ldr	r3, [pc, #352]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b50:	d106      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b58:	d102      	bne.n	8004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004b5a:	4b55      	ldr	r3, [pc, #340]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b5e:	e002      	b.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b64:	e3b7      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004b66:	e3b6      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004b68:	4b4f      	ldr	r3, [pc, #316]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b6e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b72:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d103      	bne.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b7a:	f7fe fb39 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004b7e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b80:	e3a9      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b88:	d107      	bne.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b8a:	f107 030c 	add.w	r3, r7, #12
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff fb00 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b98:	e39d      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004b9a:	4b43      	ldr	r3, [pc, #268]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d10d      	bne.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004bac:	d109      	bne.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bae:	4b3e      	ldr	r3, [pc, #248]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	08db      	lsrs	r3, r3, #3
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	4a3c      	ldr	r2, [pc, #240]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004bba:	fa22 f303 	lsr.w	r3, r2, r3
 8004bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bc0:	e010      	b.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8004bc2:	4b39      	ldr	r3, [pc, #228]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bce:	d106      	bne.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8004bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004bd6:	d102      	bne.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004bd8:	4b35      	ldr	r3, [pc, #212]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bdc:	e002      	b.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004be2:	e378      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004be4:	e377      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004be6:	4b30      	ldr	r3, [pc, #192]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004be8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004bec:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004bf0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d103      	bne.n	8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bf8:	f7fe fafa 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004bfc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004bfe:	e36a      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c06:	d107      	bne.n	8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c08:	f107 030c 	add.w	r3, r7, #12
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff fac1 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c16:	e35e      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004c18:	4b23      	ldr	r3, [pc, #140]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d10d      	bne.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c2a:	d109      	bne.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	08db      	lsrs	r3, r3, #3
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	4a1d      	ldr	r2, [pc, #116]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004c38:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c3e:	e34a      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c44:	e347      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004c46:	4b18      	ldr	r3, [pc, #96]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004c4c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004c50:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d103      	bne.n	8004c60 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004c58:	f7fe faf6 	bl	8003248 <HAL_RCC_GetPCLK3Freq>
 8004c5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c5e:	e33a      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c66:	d107      	bne.n	8004c78 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c68:	f107 030c 	add.w	r3, r7, #12
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7ff fa91 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c76:	e32e      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004c78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d10d      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c8a:	d109      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	08db      	lsrs	r3, r3, #3
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	4a05      	ldr	r2, [pc, #20]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004c98:	fa22 f303 	lsr.w	r3, r2, r3
 8004c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c9e:	e31a      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ca4:	e317      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004ca6:	bf00      	nop
 8004ca8:	44020c00 	.word	0x44020c00
 8004cac:	03d09000 	.word	0x03d09000
 8004cb0:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004cb4:	4b9b      	ldr	r3, [pc, #620]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cb6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004cba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004cc6:	d044      	beq.n	8004d52 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cca:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004cce:	d879      	bhi.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd6:	d02d      	beq.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8004cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cde:	d871      	bhi.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ce6:	d017      	beq.n	8004d18 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8004ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cee:	d869      	bhi.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d004      	beq.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cfc:	d004      	beq.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8004cfe:	e061      	b.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8004d00:	f7fe faa2 	bl	8003248 <HAL_RCC_GetPCLK3Freq>
 8004d04:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004d06:	e060      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d08:	f107 030c 	add.w	r3, r7, #12
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff fa41 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004d16:	e058      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d18:	4b82      	ldr	r3, [pc, #520]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d103      	bne.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004d2c:	e04d      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004d32:	e04a      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004d34:	4b7b      	ldr	r3, [pc, #492]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d42:	d103      	bne.n	8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004d44:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004d4a:	e03e      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004d50:	e03b      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d52:	4b74      	ldr	r3, [pc, #464]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d58:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004d5c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d5e:	4b71      	ldr	r3, [pc, #452]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d10c      	bne.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d109      	bne.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d70:	4b6c      	ldr	r3, [pc, #432]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	08db      	lsrs	r3, r3, #3
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	4a6b      	ldr	r2, [pc, #428]	@ (8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d82:	e01e      	b.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d84:	4b67      	ldr	r3, [pc, #412]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d90:	d106      	bne.n	8004da0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d98:	d102      	bne.n	8004da0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004d9a:	4b64      	ldr	r3, [pc, #400]	@ (8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d9e:	e010      	b.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004da0:	4b60      	ldr	r3, [pc, #384]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dac:	d106      	bne.n	8004dbc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004db4:	d102      	bne.n	8004dbc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004db6:	4b5e      	ldr	r3, [pc, #376]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dba:	e002      	b.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004dc0:	e003      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8004dc2:	e002      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004dc8:	bf00      	nop
          }
        }
        break;
 8004dca:	e284      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004dcc:	4b55      	ldr	r3, [pc, #340]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004dce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004dd2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dda:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004dde:	d044      	beq.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8004de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004de6:	d879      	bhi.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dee:	d02d      	beq.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8004df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004df6:	d871      	bhi.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dfa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dfe:	d017      	beq.n	8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8004e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e06:	d869      	bhi.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d004      	beq.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8004e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e14:	d004      	beq.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004e16:	e061      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004e18:	f7fe f9ea 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004e1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004e1e:	e060      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e20:	f107 030c 	add.w	r3, r7, #12
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff f9b5 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e2e:	e058      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e30:	4b3c      	ldr	r3, [pc, #240]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d103      	bne.n	8004e46 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8004e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004e44:	e04d      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004e46:	2300      	movs	r3, #0
 8004e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e4a:	e04a      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004e4c:	4b35      	ldr	r3, [pc, #212]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e5a:	d103      	bne.n	8004e64 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004e5c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004e62:	e03e      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004e64:	2300      	movs	r3, #0
 8004e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e68:	e03b      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e70:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004e74:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004e76:	4b2b      	ldr	r3, [pc, #172]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d10c      	bne.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d109      	bne.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e88:	4b26      	ldr	r3, [pc, #152]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	08db      	lsrs	r3, r3, #3
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	4a25      	ldr	r2, [pc, #148]	@ (8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
 8004e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e9a:	e01e      	b.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004e9c:	4b21      	ldr	r3, [pc, #132]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ea8:	d106      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eb0:	d102      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eb6:	e010      	b.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ec4:	d106      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ecc:	d102      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004ece:	4b18      	ldr	r3, [pc, #96]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ed2:	e002      	b.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004ed8:	e003      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004eda:	e002      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8004edc:	2300      	movs	r3, #0
 8004ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ee0:	bf00      	nop
          }
        }
        break;
 8004ee2:	e1f8      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004ee6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eee:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8004ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004efc:	d105      	bne.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8004efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d102      	bne.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004f04:	4b0a      	ldr	r3, [pc, #40]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004f08:	e1e5      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f10:	d110      	bne.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f12:	f107 0318 	add.w	r3, r7, #24
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7fe ffd0 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f20:	e1d9      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f22:	bf00      	nop
 8004f24:	44020c00 	.word	0x44020c00
 8004f28:	03d09000 	.word	0x03d09000
 8004f2c:	003d0900 	.word	0x003d0900
 8004f30:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f3c:	f107 030c 	add.w	r3, r7, #12
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff f927 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f4a:	e1c4      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f50:	e1c1      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004f52:	4b9d      	ldr	r3, [pc, #628]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d859      	bhi.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004f64:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004f81 	.word	0x08004f81
 8004f70:	08004f91 	.word	0x08004f91
 8004f74:	08005019 	.word	0x08005019
 8004f78:	08004fa1 	.word	0x08004fa1
 8004f7c:	08004fa7 	.word	0x08004fa7
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f80:	f107 0318 	add.w	r3, r7, #24
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fe ff99 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f8e:	e046      	b.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f90:	f107 030c 	add.w	r3, r7, #12
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7ff f8fd 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f9e:	e03e      	b.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004fa0:	4b8a      	ldr	r3, [pc, #552]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004fa4:	e03b      	b.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004fa6:	4b88      	ldr	r3, [pc, #544]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fa8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004fb2:	4b85      	ldr	r3, [pc, #532]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d109      	bne.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004fc4:	4b80      	ldr	r3, [pc, #512]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	08db      	lsrs	r3, r3, #3
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	4a80      	ldr	r2, [pc, #512]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fd6:	e01e      	b.n	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004fd8:	4b7b      	ldr	r3, [pc, #492]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fe4:	d106      	bne.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fec:	d102      	bne.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004fee:	4b79      	ldr	r3, [pc, #484]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ff2:	e010      	b.n	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004ff4:	4b74      	ldr	r3, [pc, #464]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005000:	d106      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005004:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005008:	d102      	bne.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800500a:	4b73      	ldr	r3, [pc, #460]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800500c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800500e:	e002      	b.n	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005010:	2300      	movs	r3, #0
 8005012:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005014:	e003      	b.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8005016:	e002      	b.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8005018:	2300      	movs	r3, #0
 800501a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800501c:	bf00      	nop
          }
        }
        break;
 800501e:	e15a      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005020:	4b69      	ldr	r3, [pc, #420]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005026:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800502a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800502c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502e:	2b20      	cmp	r3, #32
 8005030:	d022      	beq.n	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	2b20      	cmp	r3, #32
 8005036:	d858      	bhi.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503a:	2b18      	cmp	r3, #24
 800503c:	d019      	beq.n	8005072 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800503e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005040:	2b18      	cmp	r3, #24
 8005042:	d852      	bhi.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	2b08      	cmp	r3, #8
 800504e:	d008      	beq.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005050:	e04b      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005052:	f107 0318 	add.w	r3, r7, #24
 8005056:	4618      	mov	r0, r3
 8005058:	f7fe ff30 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005060:	e046      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005062:	f107 030c 	add.w	r3, r7, #12
 8005066:	4618      	mov	r0, r3
 8005068:	f7ff f894 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005070:	e03e      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005072:	4b56      	ldr	r3, [pc, #344]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005074:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005076:	e03b      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005078:	4b53      	ldr	r3, [pc, #332]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800507a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800507e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005084:	4b50      	ldr	r3, [pc, #320]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b02      	cmp	r3, #2
 800508e:	d10c      	bne.n	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	2b00      	cmp	r3, #0
 8005094:	d109      	bne.n	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005096:	4b4c      	ldr	r3, [pc, #304]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	08db      	lsrs	r3, r3, #3
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	4a4b      	ldr	r2, [pc, #300]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80050a2:	fa22 f303 	lsr.w	r3, r2, r3
 80050a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050a8:	e01e      	b.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80050aa:	4b47      	ldr	r3, [pc, #284]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b6:	d106      	bne.n	80050c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050be:	d102      	bne.n	80050c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80050c0:	4b44      	ldr	r3, [pc, #272]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80050c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050c4:	e010      	b.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80050c6:	4b40      	ldr	r3, [pc, #256]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050d2:	d106      	bne.n	80050e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80050d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050da:	d102      	bne.n	80050e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80050dc:	4b3e      	ldr	r3, [pc, #248]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80050de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050e0:	e002      	b.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80050e6:	e003      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80050e8:	e002      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80050ea:	2300      	movs	r3, #0
 80050ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050ee:	bf00      	nop
          }
        }
        break;
 80050f0:	e0f1      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80050f2:	4b35      	ldr	r3, [pc, #212]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80050f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050f8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80050fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005104:	d023      	beq.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8005106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800510c:	d858      	bhi.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800510e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005110:	2bc0      	cmp	r3, #192	@ 0xc0
 8005112:	d019      	beq.n	8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	2bc0      	cmp	r3, #192	@ 0xc0
 8005118:	d852      	bhi.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800511a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	2b40      	cmp	r3, #64	@ 0x40
 8005124:	d008      	beq.n	8005138 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8005126:	e04b      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005128:	f107 0318 	add.w	r3, r7, #24
 800512c:	4618      	mov	r0, r3
 800512e:	f7fe fec5 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005136:	e046      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005138:	f107 030c 	add.w	r3, r7, #12
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff f829 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005146:	e03e      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005148:	4b20      	ldr	r3, [pc, #128]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800514a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800514c:	e03b      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800514e:	4b1e      	ldr	r3, [pc, #120]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005150:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005154:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005158:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800515a:	4b1b      	ldr	r3, [pc, #108]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b02      	cmp	r3, #2
 8005164:	d10c      	bne.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005168:	2b00      	cmp	r3, #0
 800516a:	d109      	bne.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800516c:	4b16      	ldr	r3, [pc, #88]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	08db      	lsrs	r3, r3, #3
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	4a16      	ldr	r2, [pc, #88]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005178:	fa22 f303 	lsr.w	r3, r2, r3
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800517e:	e01e      	b.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005180:	4b11      	ldr	r3, [pc, #68]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800518c:	d106      	bne.n	800519c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005194:	d102      	bne.n	800519c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005196:	4b0f      	ldr	r3, [pc, #60]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800519a:	e010      	b.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800519c:	4b0a      	ldr	r3, [pc, #40]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051a8:	d106      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051b0:	d102      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80051b2:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051b6:	e002      	b.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80051b8:	2300      	movs	r3, #0
 80051ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80051bc:	e003      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80051be:	e002      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80051c0:	2300      	movs	r3, #0
 80051c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80051c4:	bf00      	nop
          }
        }
        break;
 80051c6:	e086      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80051c8:	44020c00 	.word	0x44020c00
 80051cc:	00bb8000 	.word	0x00bb8000
 80051d0:	03d09000 	.word	0x03d09000
 80051d4:	003d0900 	.word	0x003d0900
 80051d8:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80051dc:	4b40      	ldr	r3, [pc, #256]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80051de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051e2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051e6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80051e8:	4b3d      	ldr	r3, [pc, #244]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f4:	d105      	bne.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80051f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d102      	bne.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80051fc:	4b39      	ldr	r3, [pc, #228]	@ (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80051fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005200:	e031      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005202:	4b37      	ldr	r3, [pc, #220]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800520e:	d10a      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005212:	2b10      	cmp	r3, #16
 8005214:	d107      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005216:	f107 0318 	add.w	r3, r7, #24
 800521a:	4618      	mov	r0, r3
 800521c:	f7fe fe4e 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005224:	e01f      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8005226:	4b2e      	ldr	r3, [pc, #184]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b02      	cmp	r3, #2
 8005232:	d106      	bne.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005236:	2b20      	cmp	r3, #32
 8005238:	d103      	bne.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800523a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800523e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005240:	e011      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005242:	4b27      	ldr	r3, [pc, #156]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005244:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005248:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800524c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005250:	d106      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	2b30      	cmp	r3, #48	@ 0x30
 8005256:	d103      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8005258:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800525c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800525e:	e002      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005264:	e037      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005266:	e036      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005268:	4b1d      	ldr	r3, [pc, #116]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800526a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800526e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005272:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005276:	2b10      	cmp	r3, #16
 8005278:	d107      	bne.n	800528a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800527a:	f107 0318 	add.w	r3, r7, #24
 800527e:	4618      	mov	r0, r3
 8005280:	f7fe fe1c 	bl	8003ebc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005288:	e025      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800528a:	4b15      	ldr	r3, [pc, #84]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005296:	d10a      	bne.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529a:	2b20      	cmp	r3, #32
 800529c:	d107      	bne.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800529e:	f107 030c 	add.w	r3, r7, #12
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe ff76 	bl	8004194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052ac:	e00f      	b.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80052ae:	4b0c      	ldr	r3, [pc, #48]	@ (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052ba:	d105      	bne.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80052bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052be:	2b30      	cmp	r3, #48	@ 0x30
 80052c0:	d102      	bne.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80052c2:	4b08      	ldr	r3, [pc, #32]	@ (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052c6:	e002      	b.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 80052cc:	e003      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80052ce:	e002      	b.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052d4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80052d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3730      	adds	r7, #48	@ 0x30
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	44020c00 	.word	0x44020c00
 80052e4:	02dc6c00 	.word	0x02dc6c00

080052e8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80052f0:	4b48      	ldr	r3, [pc, #288]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a47      	ldr	r2, [pc, #284]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80052f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80052fc:	f7fb fe34 	bl	8000f68 <HAL_GetTick>
 8005300:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005302:	e008      	b.n	8005316 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005304:	f7fb fe30 	bl	8000f68 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d901      	bls.n	8005316 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e07a      	b.n	800540c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005316:	4b3f      	ldr	r3, [pc, #252]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005322:	4b3c      	ldr	r3, [pc, #240]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005326:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800532a:	f023 0303 	bic.w	r3, r3, #3
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6811      	ldr	r1, [r2, #0]
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6852      	ldr	r2, [r2, #4]
 8005336:	0212      	lsls	r2, r2, #8
 8005338:	430a      	orrs	r2, r1
 800533a:	4936      	ldr	r1, [pc, #216]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 800533c:	4313      	orrs	r3, r2
 800533e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	3b01      	subs	r3, #1
 8005346:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	3b01      	subs	r3, #1
 8005350:	025b      	lsls	r3, r3, #9
 8005352:	b29b      	uxth	r3, r3
 8005354:	431a      	orrs	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	3b01      	subs	r3, #1
 800535c:	041b      	lsls	r3, r3, #16
 800535e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	3b01      	subs	r3, #1
 800536a:	061b      	lsls	r3, r3, #24
 800536c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005370:	4928      	ldr	r1, [pc, #160]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005372:	4313      	orrs	r3, r2
 8005374:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005376:	4b27      	ldr	r3, [pc, #156]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537a:	f023 020c 	bic.w	r2, r3, #12
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	4924      	ldr	r1, [pc, #144]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005384:	4313      	orrs	r3, r2
 8005386:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005388:	4b22      	ldr	r3, [pc, #136]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 800538a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538c:	f023 0220 	bic.w	r2, r3, #32
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	491f      	ldr	r1, [pc, #124]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005396:	4313      	orrs	r3, r2
 8005398:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800539a:	4b1e      	ldr	r3, [pc, #120]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 800539c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	491c      	ldr	r1, [pc, #112]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80053a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ac:	4a19      	ldr	r2, [pc, #100]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053ae:	f023 0310 	bic.w	r3, r3, #16
 80053b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80053b4:	4b17      	ldr	r3, [pc, #92]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6a12      	ldr	r2, [r2, #32]
 80053c4:	00d2      	lsls	r2, r2, #3
 80053c6:	4913      	ldr	r1, [pc, #76]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80053cc:	4b11      	ldr	r3, [pc, #68]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d0:	4a10      	ldr	r2, [pc, #64]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053d2:	f043 0310 	orr.w	r3, r3, #16
 80053d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80053d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 80053de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80053e4:	f7fb fdc0 	bl	8000f68 <HAL_GetTick>
 80053e8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053ea:	e008      	b.n	80053fe <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053ec:	f7fb fdbc 	bl	8000f68 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e006      	b.n	800540c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053fe:	4b05      	ldr	r3, [pc, #20]	@ (8005414 <RCCEx_PLL2_Config+0x12c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d0f0      	beq.n	80053ec <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800540a:	2300      	movs	r3, #0

}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	44020c00 	.word	0x44020c00

08005418 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e042      	b.n	80054b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005430:	2b00      	cmp	r3, #0
 8005432:	d106      	bne.n	8005442 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f7fb fb37 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2224      	movs	r2, #36	@ 0x24
 8005446:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0201 	bic.w	r2, r2, #1
 8005458:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fcb4 	bl	8005dd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 fb33 	bl	8005ad4 <UART_SetConfig>
 800546e:	4603      	mov	r3, r0
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e01b      	b.n	80054b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005486:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005496:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0201 	orr.w	r2, r2, #1
 80054a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fd33 	bl	8005f14 <UART_CheckIdleState>
 80054ae:	4603      	mov	r3, r0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b0ae      	sub	sp, #184	@ 0xb8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80054e6:	4013      	ands	r3, r2
 80054e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 80054ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d11b      	bne.n	800552c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80054f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80054f8:	f003 0320 	and.w	r3, r3, #32
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d015      	beq.n	800552c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005500:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d105      	bne.n	8005518 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800550c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d009      	beq.n	800552c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 82ac 	beq.w	8005a7a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	4798      	blx	r3
      }
      return;
 800552a:	e2a6      	b.n	8005a7a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800552c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 80fd 	beq.w	8005730 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005536:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800553a:	4b7a      	ldr	r3, [pc, #488]	@ (8005724 <HAL_UART_IRQHandler+0x26c>)
 800553c:	4013      	ands	r3, r2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005542:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005546:	4b78      	ldr	r3, [pc, #480]	@ (8005728 <HAL_UART_IRQHandler+0x270>)
 8005548:	4013      	ands	r3, r2
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 80f0 	beq.w	8005730 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005550:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d011      	beq.n	8005580 <HAL_UART_IRQHandler+0xc8>
 800555c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00b      	beq.n	8005580 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2201      	movs	r2, #1
 800556e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005576:	f043 0201 	orr.w	r2, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005580:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d011      	beq.n	80055b0 <HAL_UART_IRQHandler+0xf8>
 800558c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2202      	movs	r2, #2
 800559e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a6:	f043 0204 	orr.w	r2, r3, #4
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d011      	beq.n	80055e0 <HAL_UART_IRQHandler+0x128>
 80055bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00b      	beq.n	80055e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2204      	movs	r2, #4
 80055ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d6:	f043 0202 	orr.w	r2, r3, #2
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80055e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d017      	beq.n	800561c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80055ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80055f0:	f003 0320 	and.w	r3, r3, #32
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d105      	bne.n	8005604 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80055f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80055fc:	4b49      	ldr	r3, [pc, #292]	@ (8005724 <HAL_UART_IRQHandler+0x26c>)
 80055fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2208      	movs	r2, #8
 800560a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005612:	f043 0208 	orr.w	r2, r3, #8
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800561c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005624:	2b00      	cmp	r3, #0
 8005626:	d012      	beq.n	800564e <HAL_UART_IRQHandler+0x196>
 8005628:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800562c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00c      	beq.n	800564e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800563c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005644:	f043 0220 	orr.w	r2, r3, #32
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 8212 	beq.w	8005a7e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800565a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800565e:	f003 0320 	and.w	r3, r3, #32
 8005662:	2b00      	cmp	r3, #0
 8005664:	d013      	beq.n	800568e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005666:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b00      	cmp	r3, #0
 8005670:	d105      	bne.n	800567e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d007      	beq.n	800568e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005694:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a2:	2b40      	cmp	r3, #64	@ 0x40
 80056a4:	d005      	beq.n	80056b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80056aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d02e      	beq.n	8005710 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fd45 	bl	8006142 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c2:	2b40      	cmp	r3, #64	@ 0x40
 80056c4:	d120      	bne.n	8005708 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d017      	beq.n	8005700 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d6:	4a15      	ldr	r2, [pc, #84]	@ (800572c <HAL_UART_IRQHandler+0x274>)
 80056d8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fb fe59 	bl	8001398 <HAL_DMA_Abort_IT>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d019      	beq.n	8005720 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80056fa:	4610      	mov	r0, r2
 80056fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056fe:	e00f      	b.n	8005720 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f9d1 	bl	8005aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005706:	e00b      	b.n	8005720 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f9cd 	bl	8005aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800570e:	e007      	b.n	8005720 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f9c9 	bl	8005aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800571e:	e1ae      	b.n	8005a7e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005720:	bf00      	nop
    return;
 8005722:	e1ac      	b.n	8005a7e <HAL_UART_IRQHandler+0x5c6>
 8005724:	10000001 	.word	0x10000001
 8005728:	04000120 	.word	0x04000120
 800572c:	0800620f 	.word	0x0800620f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005734:	2b01      	cmp	r3, #1
 8005736:	f040 8142 	bne.w	80059be <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800573a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800573e:	f003 0310 	and.w	r3, r3, #16
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 813b 	beq.w	80059be <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005748:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800574c:	f003 0310 	and.w	r3, r3, #16
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8134 	beq.w	80059be <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2210      	movs	r2, #16
 800575c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005768:	2b40      	cmp	r3, #64	@ 0x40
 800576a:	f040 80aa 	bne.w	80058c2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005778:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800577c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 8084 	beq.w	800588e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800578c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005790:	429a      	cmp	r2, r3
 8005792:	d27c      	bcs.n	800588e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800579a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a6:	2b81      	cmp	r3, #129	@ 0x81
 80057a8:	d060      	beq.n	800586c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057b2:	e853 3f00 	ldrex	r3, [r3]
 80057b6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057d0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e2      	bne.n	80057aa <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3308      	adds	r3, #8
 80057ea:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057f6:	f023 0301 	bic.w	r3, r3, #1
 80057fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3308      	adds	r3, #8
 8005804:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005808:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800580a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800580e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005816:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e3      	bne.n	80057e4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800583a:	f023 0310 	bic.w	r3, r3, #16
 800583e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800584c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800584e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005852:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800585a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e4      	bne.n	800582a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005866:	4618      	mov	r0, r3
 8005868:	f7fb fd1a 	bl	80012a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800587e:	b29b      	uxth	r3, r3
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	b29b      	uxth	r3, r3
 8005884:	4619      	mov	r1, r3
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f918 	bl	8005abc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800588c:	e0f9      	b.n	8005a82 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005894:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005898:	429a      	cmp	r2, r3
 800589a:	f040 80f2 	bne.w	8005a82 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058a6:	2b81      	cmp	r3, #129	@ 0x81
 80058a8:	f040 80eb 	bne.w	8005a82 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80058b8:	4619      	mov	r1, r3
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f8fe 	bl	8005abc <HAL_UARTEx_RxEventCallback>
      return;
 80058c0:	e0df      	b.n	8005a82 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 80d1 	beq.w	8005a86 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 80058e4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 80cc 	beq.w	8005a86 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f6:	e853 3f00 	ldrex	r3, [r3]
 80058fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005902:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	461a      	mov	r2, r3
 800590c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005910:	647b      	str	r3, [r7, #68]	@ 0x44
 8005912:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005914:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005916:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005918:	e841 2300 	strex	r3, r2, [r1]
 800591c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800591e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1e4      	bne.n	80058ee <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3308      	adds	r3, #8
 800592a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592e:	e853 3f00 	ldrex	r3, [r3]
 8005932:	623b      	str	r3, [r7, #32]
   return(result);
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800593a:	f023 0301 	bic.w	r3, r3, #1
 800593e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800594c:	633a      	str	r2, [r7, #48]	@ 0x30
 800594e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800595a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e1      	bne.n	8005924 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2220      	movs	r2, #32
 8005964:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	e853 3f00 	ldrex	r3, [r3]
 8005980:	60fb      	str	r3, [r7, #12]
   return(result);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f023 0310 	bic.w	r3, r3, #16
 8005988:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	461a      	mov	r2, r3
 8005992:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005996:	61fb      	str	r3, [r7, #28]
 8005998:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	69b9      	ldr	r1, [r7, #24]
 800599c:	69fa      	ldr	r2, [r7, #28]
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	617b      	str	r3, [r7, #20]
   return(result);
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e4      	bne.n	8005974 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2202      	movs	r2, #2
 80059ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059b0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80059b4:	4619      	mov	r1, r3
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 f880 	bl	8005abc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059bc:	e063      	b.n	8005a86 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00e      	beq.n	80059e8 <HAL_UART_IRQHandler+0x530>
 80059ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d008      	beq.n	80059e8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80059de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 fc51 	bl	8006288 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059e6:	e051      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d014      	beq.n	8005a1e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80059f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d105      	bne.n	8005a0c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d03a      	beq.n	8005a8a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4798      	blx	r3
    }
    return;
 8005a1c:	e035      	b.n	8005a8a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d009      	beq.n	8005a3e <HAL_UART_IRQHandler+0x586>
 8005a2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fbfb 	bl	8006232 <UART_EndTransmit_IT>
    return;
 8005a3c:	e026      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d009      	beq.n	8005a5e <HAL_UART_IRQHandler+0x5a6>
 8005a4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a4e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fc2a 	bl	80062b0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a5c:	e016      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d010      	beq.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
 8005a6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	da0c      	bge.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fc12 	bl	800629c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a78:	e008      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
      return;
 8005a7a:	bf00      	nop
 8005a7c:	e006      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
    return;
 8005a7e:	bf00      	nop
 8005a80:	e004      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
      return;
 8005a82:	bf00      	nop
 8005a84:	e002      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
      return;
 8005a86:	bf00      	nop
 8005a88:	e000      	b.n	8005a8c <HAL_UART_IRQHandler+0x5d4>
    return;
 8005a8a:	bf00      	nop
  }
}
 8005a8c:	37b8      	adds	r7, #184	@ 0xb8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop

08005a94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad8:	b094      	sub	sp, #80	@ 0x50
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	431a      	orrs	r2, r3
 8005aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	431a      	orrs	r2, r3
 8005af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	498a      	ldr	r1, [pc, #552]	@ (8005d2c <UART_SetConfig+0x258>)
 8005b04:	4019      	ands	r1, r3
 8005b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b0c:	430b      	orrs	r3, r1
 8005b0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b1c:	68d9      	ldr	r1, [r3, #12]
 8005b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	ea40 0301 	orr.w	r3, r0, r1
 8005b26:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4b7f      	ldr	r3, [pc, #508]	@ (8005d30 <UART_SetConfig+0x25c>)
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d004      	beq.n	8005b42 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3a:	6a1a      	ldr	r2, [r3, #32]
 8005b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005b4c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b56:	430b      	orrs	r3, r1
 8005b58:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b60:	f023 000f 	bic.w	r0, r3, #15
 8005b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b66:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	ea40 0301 	orr.w	r3, r0, r1
 8005b70:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	4b6f      	ldr	r3, [pc, #444]	@ (8005d34 <UART_SetConfig+0x260>)
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d102      	bne.n	8005b82 <UART_SetConfig+0xae>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b80:	e01a      	b.n	8005bb8 <UART_SetConfig+0xe4>
 8005b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b6c      	ldr	r3, [pc, #432]	@ (8005d38 <UART_SetConfig+0x264>)
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d102      	bne.n	8005b92 <UART_SetConfig+0xbe>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b90:	e012      	b.n	8005bb8 <UART_SetConfig+0xe4>
 8005b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	4b69      	ldr	r3, [pc, #420]	@ (8005d3c <UART_SetConfig+0x268>)
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d102      	bne.n	8005ba2 <UART_SetConfig+0xce>
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ba0:	e00a      	b.n	8005bb8 <UART_SetConfig+0xe4>
 8005ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	4b62      	ldr	r3, [pc, #392]	@ (8005d30 <UART_SetConfig+0x25c>)
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d103      	bne.n	8005bb4 <UART_SetConfig+0xe0>
 8005bac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bb2:	e001      	b.n	8005bb8 <UART_SetConfig+0xe4>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8005d30 <UART_SetConfig+0x25c>)
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d171      	bne.n	8005ca6 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005bc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	623b      	str	r3, [r7, #32]
 8005bc8:	627a      	str	r2, [r7, #36]	@ 0x24
 8005bca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005bce:	f7fe fc4d 	bl	800446c <HAL_RCCEx_GetPeriphCLKFreq>
 8005bd2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 80e2 	beq.w	8005da0 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	4a57      	ldr	r2, [pc, #348]	@ (8005d40 <UART_SetConfig+0x26c>)
 8005be2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005be6:	461a      	mov	r2, r3
 8005be8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bea:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bee:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	005b      	lsls	r3, r3, #1
 8005bf8:	4413      	add	r3, r2
 8005bfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d305      	bcc.n	8005c0c <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d903      	bls.n	8005c14 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005c12:	e0c5      	b.n	8005da0 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c16:	2200      	movs	r2, #0
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	61fa      	str	r2, [r7, #28]
 8005c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	4a47      	ldr	r2, [pc, #284]	@ (8005d40 <UART_SetConfig+0x26c>)
 8005c22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2200      	movs	r2, #0
 8005c2a:	613b      	str	r3, [r7, #16]
 8005c2c:	617a      	str	r2, [r7, #20]
 8005c2e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005c32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005c36:	f7fa fb2f 	bl	8000298 <__aeabi_uldivmod>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4610      	mov	r0, r2
 8005c40:	4619      	mov	r1, r3
 8005c42:	f04f 0200 	mov.w	r2, #0
 8005c46:	f04f 0300 	mov.w	r3, #0
 8005c4a:	020b      	lsls	r3, r1, #8
 8005c4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005c50:	0202      	lsls	r2, r0, #8
 8005c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c54:	6849      	ldr	r1, [r1, #4]
 8005c56:	0849      	lsrs	r1, r1, #1
 8005c58:	2000      	movs	r0, #0
 8005c5a:	460c      	mov	r4, r1
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	eb12 0804 	adds.w	r8, r2, r4
 8005c62:	eb43 0905 	adc.w	r9, r3, r5
 8005c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	60bb      	str	r3, [r7, #8]
 8005c6e:	60fa      	str	r2, [r7, #12]
 8005c70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c74:	4640      	mov	r0, r8
 8005c76:	4649      	mov	r1, r9
 8005c78:	f7fa fb0e 	bl	8000298 <__aeabi_uldivmod>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4613      	mov	r3, r2
 8005c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c8a:	d308      	bcc.n	8005c9e <UART_SetConfig+0x1ca>
 8005c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c92:	d204      	bcs.n	8005c9e <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8005c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c9a:	60da      	str	r2, [r3, #12]
 8005c9c:	e080      	b.n	8005da0 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005ca4:	e07c      	b.n	8005da0 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca8:	69db      	ldr	r3, [r3, #28]
 8005caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cae:	d149      	bne.n	8005d44 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005cb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	603b      	str	r3, [r7, #0]
 8005cb6:	607a      	str	r2, [r7, #4]
 8005cb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005cbc:	f7fe fbd6 	bl	800446c <HAL_RCCEx_GetPeriphCLKFreq>
 8005cc0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d06b      	beq.n	8005da0 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8005d40 <UART_SetConfig+0x26c>)
 8005cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cda:	005a      	lsls	r2, r3, #1
 8005cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	085b      	lsrs	r3, r3, #1
 8005ce2:	441a      	add	r2, r3
 8005ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf0:	2b0f      	cmp	r3, #15
 8005cf2:	d916      	bls.n	8005d22 <UART_SetConfig+0x24e>
 8005cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cfa:	d212      	bcs.n	8005d22 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	f023 030f 	bic.w	r3, r3, #15
 8005d04:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d08:	085b      	lsrs	r3, r3, #1
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005d14:	4313      	orrs	r3, r2
 8005d16:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005d1e:	60da      	str	r2, [r3, #12]
 8005d20:	e03e      	b.n	8005da0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005d28:	e03a      	b.n	8005da0 <UART_SetConfig+0x2cc>
 8005d2a:	bf00      	nop
 8005d2c:	cfff69f3 	.word	0xcfff69f3
 8005d30:	44002400 	.word	0x44002400
 8005d34:	40013800 	.word	0x40013800
 8005d38:	40004400 	.word	0x40004400
 8005d3c:	40004800 	.word	0x40004800
 8005d40:	08006564 	.word	0x08006564
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005d44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d46:	2200      	movs	r2, #0
 8005d48:	469a      	mov	sl, r3
 8005d4a:	4693      	mov	fp, r2
 8005d4c:	4650      	mov	r0, sl
 8005d4e:	4659      	mov	r1, fp
 8005d50:	f7fe fb8c 	bl	800446c <HAL_RCCEx_GetPeriphCLKFreq>
 8005d54:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8005d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d021      	beq.n	8005da0 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d60:	4a1a      	ldr	r2, [pc, #104]	@ (8005dcc <UART_SetConfig+0x2f8>)
 8005d62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d66:	461a      	mov	r2, r3
 8005d68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d6a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	085b      	lsrs	r3, r3, #1
 8005d74:	441a      	add	r2, r3
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d82:	2b0f      	cmp	r3, #15
 8005d84:	d909      	bls.n	8005d9a <UART_SetConfig+0x2c6>
 8005d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d8c:	d205      	bcs.n	8005d9a <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60da      	str	r2, [r3, #12]
 8005d98:	e002      	b.n	8005da0 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da2:	2201      	movs	r2, #1
 8005da4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005daa:	2201      	movs	r2, #1
 8005dac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db2:	2200      	movs	r2, #0
 8005db4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db8:	2200      	movs	r2, #0
 8005dba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005dbc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3750      	adds	r7, #80	@ 0x50
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dca:	bf00      	nop
 8005dcc:	08006564 	.word	0x08006564

08005dd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ddc:	f003 0308 	and.w	r3, r3, #8
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00a      	beq.n	8005dfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00a      	beq.n	8005e1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00a      	beq.n	8005e3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e42:	f003 0304 	and.w	r3, r3, #4
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00a      	beq.n	8005e82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e86:	f003 0320 	and.w	r3, r3, #32
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00a      	beq.n	8005ea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d01a      	beq.n	8005ee6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ece:	d10a      	bne.n	8005ee6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00a      	beq.n	8005f08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	605a      	str	r2, [r3, #4]
  }
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b098      	sub	sp, #96	@ 0x60
 8005f18:	af02      	add	r7, sp, #8
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f24:	f7fb f820 	bl	8000f68 <HAL_GetTick>
 8005f28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0308 	and.w	r3, r3, #8
 8005f34:	2b08      	cmp	r3, #8
 8005f36:	d12f      	bne.n	8005f98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f40:	2200      	movs	r2, #0
 8005f42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f88e 	bl	8006068 <UART_WaitOnFlagUntilTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d022      	beq.n	8005f98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5a:	e853 3f00 	ldrex	r3, [r3]
 8005f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f66:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f70:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f72:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f78:	e841 2300 	strex	r3, r2, [r1]
 8005f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e6      	bne.n	8005f52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e063      	b.n	8006060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0304 	and.w	r3, r3, #4
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	d149      	bne.n	800603a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fa6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f857 	bl	8006068 <UART_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d03c      	beq.n	800603a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc8:	e853 3f00 	ldrex	r3, [r3]
 8005fcc:	623b      	str	r3, [r7, #32]
   return(result);
 8005fce:	6a3b      	ldr	r3, [r7, #32]
 8005fd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fde:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fe6:	e841 2300 	strex	r3, r2, [r1]
 8005fea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1e6      	bne.n	8005fc0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	3308      	adds	r3, #8
 8005ff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	60fb      	str	r3, [r7, #12]
   return(result);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f023 0301 	bic.w	r3, r3, #1
 8006008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3308      	adds	r3, #8
 8006010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006012:	61fa      	str	r2, [r7, #28]
 8006014:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	69b9      	ldr	r1, [r7, #24]
 8006018:	69fa      	ldr	r2, [r7, #28]
 800601a:	e841 2300 	strex	r3, r2, [r1]
 800601e:	617b      	str	r3, [r7, #20]
   return(result);
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1e5      	bne.n	8005ff2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2220      	movs	r2, #32
 800602a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e012      	b.n	8006060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2220      	movs	r2, #32
 800603e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2220      	movs	r2, #32
 8006046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3758      	adds	r7, #88	@ 0x58
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	603b      	str	r3, [r7, #0]
 8006074:	4613      	mov	r3, r2
 8006076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006078:	e04f      	b.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006080:	d04b      	beq.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006082:	f7fa ff71 	bl	8000f68 <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	429a      	cmp	r2, r3
 8006090:	d302      	bcc.n	8006098 <UART_WaitOnFlagUntilTimeout+0x30>
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006098:	2303      	movs	r3, #3
 800609a:	e04e      	b.n	800613a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0304 	and.w	r3, r3, #4
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d037      	beq.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	2b80      	cmp	r3, #128	@ 0x80
 80060ae:	d034      	beq.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	2b40      	cmp	r3, #64	@ 0x40
 80060b4:	d031      	beq.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d110      	bne.n	80060e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2208      	movs	r2, #8
 80060ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f000 f838 	bl	8006142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2208      	movs	r2, #8
 80060d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e029      	b.n	800613a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060f4:	d111      	bne.n	800611a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 f81e 	bl	8006142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2220      	movs	r2, #32
 800610a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e00f      	b.n	800613a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	4013      	ands	r3, r2
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	429a      	cmp	r2, r3
 8006128:	bf0c      	ite	eq
 800612a:	2301      	moveq	r3, #1
 800612c:	2300      	movne	r3, #0
 800612e:	b2db      	uxtb	r3, r3
 8006130:	461a      	mov	r2, r3
 8006132:	79fb      	ldrb	r3, [r7, #7]
 8006134:	429a      	cmp	r2, r3
 8006136:	d0a0      	beq.n	800607a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006142:	b480      	push	{r7}
 8006144:	b095      	sub	sp, #84	@ 0x54
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006152:	e853 3f00 	ldrex	r3, [r3]
 8006156:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800615e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	461a      	mov	r2, r3
 8006166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006168:	643b      	str	r3, [r7, #64]	@ 0x40
 800616a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800616e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006170:	e841 2300 	strex	r3, r2, [r1]
 8006174:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1e6      	bne.n	800614a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3308      	adds	r3, #8
 8006182:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	e853 3f00 	ldrex	r3, [r3]
 800618a:	61fb      	str	r3, [r7, #28]
   return(result);
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006192:	f023 0301 	bic.w	r3, r3, #1
 8006196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3308      	adds	r3, #8
 800619e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061a8:	e841 2300 	strex	r3, r2, [r1]
 80061ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1e3      	bne.n	800617c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d118      	bne.n	80061ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f023 0310 	bic.w	r3, r3, #16
 80061d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061da:	61bb      	str	r3, [r7, #24]
 80061dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	6979      	ldr	r1, [r7, #20]
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	613b      	str	r3, [r7, #16]
   return(result);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e6      	bne.n	80061bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006202:	bf00      	nop
 8006204:	3754      	adds	r7, #84	@ 0x54
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800621a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f7ff fc3f 	bl	8005aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800622a:	bf00      	nop
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b088      	sub	sp, #32
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	e853 3f00 	ldrex	r3, [r3]
 8006246:	60bb      	str	r3, [r7, #8]
   return(result);
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800624e:	61fb      	str	r3, [r7, #28]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	461a      	mov	r2, r3
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6979      	ldr	r1, [r7, #20]
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	613b      	str	r3, [r7, #16]
   return(result);
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e6      	bne.n	800623a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2220      	movs	r2, #32
 8006270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff fc0a 	bl	8005a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006280:	bf00      	nop
 8006282:	3720      	adds	r7, #32
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d101      	bne.n	80062da <HAL_UARTEx_DisableFifoMode+0x16>
 80062d6:	2302      	movs	r3, #2
 80062d8:	e027      	b.n	800632a <HAL_UARTEx_DisableFifoMode+0x66>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2224      	movs	r2, #36	@ 0x24
 80062e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f022 0201 	bic.w	r2, r2, #1
 8006300:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006308:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2220      	movs	r2, #32
 800631c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3714      	adds	r7, #20
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b084      	sub	sp, #16
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
 800633e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006346:	2b01      	cmp	r3, #1
 8006348:	d101      	bne.n	800634e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800634a:	2302      	movs	r3, #2
 800634c:	e02d      	b.n	80063aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2224      	movs	r2, #36	@ 0x24
 800635a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0201 	bic.w	r2, r2, #1
 8006374:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	430a      	orrs	r2, r1
 8006388:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f850 	bl	8006430 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2220      	movs	r2, #32
 800639c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d101      	bne.n	80063ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063c6:	2302      	movs	r3, #2
 80063c8:	e02d      	b.n	8006426 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2224      	movs	r2, #36	@ 0x24
 80063d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 0201 	bic.w	r2, r2, #1
 80063f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f812 	bl	8006430 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2220      	movs	r2, #32
 8006418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
	...

08006430 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800643c:	2b00      	cmp	r3, #0
 800643e:	d108      	bne.n	8006452 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006450:	e031      	b.n	80064b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006452:	2308      	movs	r3, #8
 8006454:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006456:	2308      	movs	r3, #8
 8006458:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	0e5b      	lsrs	r3, r3, #25
 8006462:	b2db      	uxtb	r3, r3
 8006464:	f003 0307 	and.w	r3, r3, #7
 8006468:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	0f5b      	lsrs	r3, r3, #29
 8006472:	b2db      	uxtb	r3, r3
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800647a:	7bbb      	ldrb	r3, [r7, #14]
 800647c:	7b3a      	ldrb	r2, [r7, #12]
 800647e:	4911      	ldr	r1, [pc, #68]	@ (80064c4 <UARTEx_SetNbDataToProcess+0x94>)
 8006480:	5c8a      	ldrb	r2, [r1, r2]
 8006482:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006486:	7b3a      	ldrb	r2, [r7, #12]
 8006488:	490f      	ldr	r1, [pc, #60]	@ (80064c8 <UARTEx_SetNbDataToProcess+0x98>)
 800648a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800648c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006490:	b29a      	uxth	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	7b7a      	ldrb	r2, [r7, #13]
 800649c:	4909      	ldr	r1, [pc, #36]	@ (80064c4 <UARTEx_SetNbDataToProcess+0x94>)
 800649e:	5c8a      	ldrb	r2, [r1, r2]
 80064a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80064a4:	7b7a      	ldrb	r2, [r7, #13]
 80064a6:	4908      	ldr	r1, [pc, #32]	@ (80064c8 <UARTEx_SetNbDataToProcess+0x98>)
 80064a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80064b6:	bf00      	nop
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	0800657c 	.word	0x0800657c
 80064c8:	08006584 	.word	0x08006584

080064cc <memset>:
 80064cc:	4402      	add	r2, r0
 80064ce:	4603      	mov	r3, r0
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d100      	bne.n	80064d6 <memset+0xa>
 80064d4:	4770      	bx	lr
 80064d6:	f803 1b01 	strb.w	r1, [r3], #1
 80064da:	e7f9      	b.n	80064d0 <memset+0x4>

080064dc <__libc_init_array>:
 80064dc:	b570      	push	{r4, r5, r6, lr}
 80064de:	4d0d      	ldr	r5, [pc, #52]	@ (8006514 <__libc_init_array+0x38>)
 80064e0:	2600      	movs	r6, #0
 80064e2:	4c0d      	ldr	r4, [pc, #52]	@ (8006518 <__libc_init_array+0x3c>)
 80064e4:	1b64      	subs	r4, r4, r5
 80064e6:	10a4      	asrs	r4, r4, #2
 80064e8:	42a6      	cmp	r6, r4
 80064ea:	d109      	bne.n	8006500 <__libc_init_array+0x24>
 80064ec:	4d0b      	ldr	r5, [pc, #44]	@ (800651c <__libc_init_array+0x40>)
 80064ee:	2600      	movs	r6, #0
 80064f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006520 <__libc_init_array+0x44>)
 80064f2:	f000 f817 	bl	8006524 <_init>
 80064f6:	1b64      	subs	r4, r4, r5
 80064f8:	10a4      	asrs	r4, r4, #2
 80064fa:	42a6      	cmp	r6, r4
 80064fc:	d105      	bne.n	800650a <__libc_init_array+0x2e>
 80064fe:	bd70      	pop	{r4, r5, r6, pc}
 8006500:	f855 3b04 	ldr.w	r3, [r5], #4
 8006504:	3601      	adds	r6, #1
 8006506:	4798      	blx	r3
 8006508:	e7ee      	b.n	80064e8 <__libc_init_array+0xc>
 800650a:	f855 3b04 	ldr.w	r3, [r5], #4
 800650e:	3601      	adds	r6, #1
 8006510:	4798      	blx	r3
 8006512:	e7f2      	b.n	80064fa <__libc_init_array+0x1e>
 8006514:	08006594 	.word	0x08006594
 8006518:	08006594 	.word	0x08006594
 800651c:	08006594 	.word	0x08006594
 8006520:	08006598 	.word	0x08006598

08006524 <_init>:
 8006524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006526:	bf00      	nop
 8006528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800652a:	bc08      	pop	{r3}
 800652c:	469e      	mov	lr, r3
 800652e:	4770      	bx	lr

08006530 <_fini>:
 8006530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006532:	bf00      	nop
 8006534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006536:	bc08      	pop	{r3}
 8006538:	469e      	mov	lr, r3
 800653a:	4770      	bx	lr
