<div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Field</th><th class="confluenceTh">eval_cfg0</th></tr><tr><td colspan="1" class="confluenceTd">Notes</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue1">Clocks (2.2, 1.6, 800 &amp; 400) and different data widths</span></p><p><span class="legacy-color-text-blue1">does not have any CHI-A </span></p><p><span class="legacy-color-text-blue1">CSR network at 400MHz</span></p></td></tr><tr><td class="confluenceTd">Network</td><td class="confluenceTd"><p>Auto generated Mesh</p><p>with 3 control networks and one data network</p></td></tr><tr><td colspan="1" class="confluenceTd">System</td><td colspan="1" class="confluenceTd"><p>wSysAddr: 50</p><p>nSnoopFilters: 3</p><p>nGPRA: 6</p><p>nDce: 8</p><p>DcePrimarySelBits: 8,7,6</p><p>nDmi: 9</p><p>MIGS0: (0,1,2,3), (4,5,6,7), (8)</p><p>MIGS1: (0,1), (2,3), (4,5), (6,7), (8)</p><p>Dmi2WayPrimaryBits: {6}, {20}</p><p>Dmi4WayPrimaryBits: {7,6}, {21,20}</p><p>Boot HUT: DII</p><p>Boot HUI: 1</p><p>Boot Address: 0x0</p><p>Boot size: 16MB</p><p>CSR Base Address: 0x8000000</p><p>nDvmCmdCredits: 4</p><p>nDvmSnpCredits: 4</p><p><span class="legacy-color-text-default">Error Info: SECDED (only for MemType: SYNOPSYS)</span></p><p><span class="legacy-color-text-default">EnableQos: Yes</span></p><p><span class="legacy-color-text-default">QosMap: [{15,14,13,11,12,10},{9,8,7},{6,5,4},{3,2,,1,0}]</span></p><p><span class="legacy-color-text-default">QosEventThreshold: 64</span></p><p><span class="legacy-color-text-default">Clock Gating: Yes</span></p><p><span class="legacy-color-text-default">Time out threshold: 10000</span></p><p><span class="legacy-color-text-default">External time out reference: Yes</span></p><p><span class="legacy-color-text-default">PMA: Yes</span></p></td></tr><tr><td colspan="1" class="confluenceTd">Snoop Filter</td><td colspan="1" class="confluenceTd"><p>Assign SF0 : 0,1 (CHI-B - 8MB)</p><p>Assign SF1: 2,3 (ACE - 4MB)</p><p>Assign SF2: 4,5 (proxy$ - 2MB)</p><p>SF0:</p><p>Sets: 2048</p><p>Ways: 16</p><p>SfPrimarySelBits: 19, 18,17,16,15, 14, 13, 12, 11, 10, 9</p><p>nVictimBuffers: 28</p><p>MemType: SYNOPSYS</p><p>SF1:</p><p>Sets: 1024</p><p>Ways: 20</p><p>SfPrimarySelBits: 18,17,16,15, 14, 13, 12, 11, 10, 9</p><p>nVictimBuffers: 2</p><p>MemType: SYNOPSYS</p><p>SF2:</p><p>Sets: 512</p><p>Ways: 16</p><p>SfPrimarySelBits: 17,16,15, 14, 13, 12, 11, 10, 9</p><p>nVictimBuffers: 20</p><p>MemType: SYNOPSYS</p></td></tr><tr><td class="confluenceTd"><p>CAIU</p></td><td class="confluenceTd"><p>1x CHI_B_AIU</p><p>Frequency: 1.6GHz (CHI Interface at 2.2 GHz)</p><p>wData: 256</p><p>wAddr: 50</p><p>Procs: 4</p><p>user bits: 4</p><p>nNativeCredits: 15</p><p>nDceCmdCredits: 8</p><p>nDmiCmdCredits: 4</p><p>nDiiCmdCredits: 4</p><p>nStashSnpCredits: 4</p><p>nOttCtrlEntires: 31</p></td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>1x CHI_B_AIU</p><p>Frequency: 1.6GHz <span>(CHI Interface at 1.6 GHz)</span></p><p>wData: 128</p><p>wAddr: 50</p><p><span>Procs: 4</span></p><p><span>user bits: 4</span></p><p>nNativeCredits: 15</p><p>nDceCmdCredits: 8</p><p>nDmiCmdCredits: 4</p><p>nDiiCmdCredits: 4</p><p>nStashSnpCredits: 6</p><p>nOttCtrlEntires: 31</p></td></tr><tr><td rowspan="7" class="confluenceTd"><p>NCAIU</p><p> </p></td><td class="confluenceTd"><p>1x ACE</p><p>Frequency: 1.6GHz</p><p>wData: 128</p><p>WAddr: 48</p><p><span>user bits 4</span></p><p>Procs: 2</p><p>Proc bits: 5,3</p><p>user bits: 4</p><p>AXI ID bits: 7</p><p>nDceCmdCredits: 7</p><p>nDmiCmdCredits: 5</p><p>nDiiCmdCredits: 5</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 32</p><p>MemType: SYNOPSYS</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>1x ACE</p><p>Frequency: 1.6GHz</p><p>wData: 256</p><p>WAddr: 48</p><p>user bits 4</p><p>Procs: 2</p><p>Proc bits: 5,3</p><p>user bits: 4</p><p>AXI ID bits: 7</p><p>nDceCmdCredits: 7</p><p>nDmiCmdCredits: 5</p><p>nDiiCmdCredits: 5</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 32</p><p>MemType: SYNOPSYS</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>2x ACE_Lite E</p><p>Frequency: 1.6GHz</p><p>wData: 256</p><p>WAddr: 44</p><p>user bits 4</p><p>AXI ID bits: 7</p><p>nDceCmdCredits: 7</p><p>nDmiCmdCredits: 5</p><p>nDiiCmdCredits: 5</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 32</p><p>MemType: SYNOPSYS</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>3x ACE_Lite</p><p>Frequency: 1.6GHz</p><p>wData: 128</p><p>WAddr: 46</p><p>user bits 4</p><p>AXI ID bits: 7</p><p>nDceCmdCredits: 7</p><p>nDmiCmdCredits: 5</p><p>nDiiCmdCredits: 5</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 32</p><p>DVM: Yes</p><p>MemType: SYNOPSYS</p></td></tr><tr><td class="confluenceTd"><p>1x AXI (Non-coherent)</p><p>Frequency: 1.6GHz</p><p>wData: 64</p><p>WAddr: 48</p><p>user bits 4</p><p>AXI ID bits: 4</p><p>nDceCmdCredits: 2</p><p>nDmiCmdCredits: 2</p><p>nDiiCmdCredits: 4</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 8</p><p>MemType: NONE</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>1x AXI (coherent)</p><p>Frequency: 1.6GHz</p><p>wData: 128</p><p>WAddr: 48</p><p>user bits 4</p><p>AXI ID bits: 5</p><p>nDceCmdCredits: 4</p><p>nDmiCmdCredits: 4</p><p>nDiiCmdCredits: 2</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires: 20</p><p>MemType: SYNOPSYS</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>2x AXI (coherent w $)</p><p>Frequency: 1.6GHz</p><p>wData: 256</p><p>WAddr: 48</p><p>user bits 4</p><p>AXI ID bits: 5</p><p>nDceCmdCredits: 4</p><p>nDmiCmdCredits: 4</p><p>nDiiCmdCredits: 2</p><p>nDceWrCmdCredits: 1</p><p>nDmiWrCmdCredits: 1</p><p>nDiiWrCmdCredits: 1</p><p>nOttCtrlEntires:32</p><p>useCache: true</p><p>useAtomics: false</p><p>nSets: 4096</p><p>nWays: 8</p><p>nTagBanks: 2</p><p>nDataBanks: 4</p><p>PrimarySelBits: 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8</p><p>TagBankSelBits: 8</p><p>DataBankSelBits: 8 9</p><p>MemType: SYNOPSYS</p></td></tr><tr><td class="confluenceTd">DCE</td><td class="confluenceTd"><p>8x DCE</p><p>Frequency: 1.6GHz</p><p>nTaggedMonitors: 4</p><p>nAttCtrlEntries: 32</p><p>nDceRbCredits: 10</p><p>nAiuSnpCredits: 6</p><p>nDmiMrdCredits: 4</p></td></tr><tr><td rowspan="3" class="confluenceTd"> DMI</td><td class="confluenceTd"><p>4x DMI</p><p>Frequency: 1.6GHz</p><p>wData: 256</p><p>WAddr: 50</p><p>user bits 4</p><p>AXI ID bits: 6</p><p>nWttCtrlEntries: 24</p><p>nRttCtrlEntries: 30</p><p>useCache: true</p><p>useAtomics: true</p><p>nSets: 2048</p><p>nWays: 16</p><p>nTagBanks: 2</p><p>nDataBanks: 4</p><p>PrimarySelBits: 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8</p><p>TagBankSelBits: 8</p><p>DataBankSelBits: 8 9</p><p>ScratchPad: Yes</p><p>Way Partitioning Registers: 8</p><p>Address translation registers: 4</p><p>MemType: <span class="legacy-color-text-default">SYNOPSYS</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><p>4x DMI</p><p>Frequency: 1.6GHz</p><p>wData: 128</p><p>WAddr: 50</p><p>user bits 4</p><p>AXI ID bits: 3</p><p>nWttCtrlEntries: 16</p><p>nRttCtrlEntries: 24</p><p>useCache: true</p><p>useAtomics: false</p><p>nSets: 4096</p><p>nWays: 16</p><p>nTagBanks: 2</p><p>nDataBanks: 4</p><p>PrimarySelBits: 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8</p><p>TagBankSelBits: 8</p><p>DataBankSelBits: 8 9</p><p>ScratchPad: Yes</p><p>Way Partitioning Registers: 8</p><p><span>Address translation registers: 4</span></p><p>MemType: <span class="legacy-color-text-default">SYNOPSYS</span></p></td></tr><tr><td class="confluenceTd"><p>1x DMI</p><p>Frequency: 1.6GHz</p><p>wData: 256</p><p>WAddr: 50</p><p>user bits 4</p><p>AXI ID bits: 6</p><p>nWttCtrlEntries: 8</p><p>nRttCtrlEntries: 16</p><p>useCache: false</p><p>useAtomics: false</p><p><span>MemType: </span><span class="legacy-color-text-default">SYNOPSYS</span></p></td></tr><tr><td class="confluenceTd"> DII</td><td class="confluenceTd"><p><span class="legacy-color-text-default">1x DII (PCIe)</span></p><p><span class="legacy-color-text-default">Frequency: 1.6GHz</span></p><p><span class="legacy-color-text-default">wData: 256</span></p><p><span class="legacy-color-text-default">WAddr: 44</span></p><p>user bits 4</p><p>AXI ID bits: 4</p><p><span class="legacy-color-text-default">nWttCtrlEntries: 16</span></p><p><span class="legacy-color-text-default">nRttCtrlEntries: 32</span></p><p><span class="legacy-color-text-default">wLargestEndPoint: 40</span></p><p><span class="legacy-color-text-default"><span>Address translation registers: 4</span></span></p><p><span class="legacy-color-text-default">MemType: NONE</span></p></td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">1x DII (TRGT)</span></p><p><span class="legacy-color-text-default">Frequency: 800MHz</span></p><p><span class="legacy-color-text-default">wData: 128</span></p><p><span class="legacy-color-text-default">WAddr: 44</span></p><p>user bits 4</p><p>AXI ID bits: 3</p><p><span class="legacy-color-text-default">nWttCtrlEntries: 8</span></p><p><span class="legacy-color-text-default">nRttCtrlEntries: 16</span></p><p><span class="legacy-color-text-default">wLargestEndPoint: 36</span></p><p><span class="legacy-color-text-default">MemType: NONE</span></p></td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">1x DII (TRGT)</span></p><p><span class="legacy-color-text-default">Frequency: 800MHz</span></p><p><span class="legacy-color-text-default">wData: 64</span></p><p><span class="legacy-color-text-default">WAddr: 40</span></p><p>user bits 4</p><p>AXI ID bits: 3</p><p><span class="legacy-color-text-default">nWttCtrlEntries: 8</span></p><p><span class="legacy-color-text-default">nRttCtrlEntries: 16</span></p><p><span class="legacy-color-text-default">wLargestEndPoint: 20</span></p><p><span class="legacy-color-text-default"><span class="legacy-color-text-default">Address translation registers: 4</span></span></p><p><span class="legacy-color-text-default">MemType: NONE</span></p></td></tr></tbody></table></div>