/*
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 * The full GNU General Public License is included in this distribution
 * in the file called LICENSE.GPL.
 *
 * BSD LICENSE
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *   distribution.
 * * Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef _ABE_CM_ADDR_H_
#define _ABE_CM_ADDR_H_
#define init_CM_ADDR                                        0
#define init_CM_ADDR_END                                    313
#define init_CM_sizeof                                      314
#define C_Data_LSB_2_ADDR                                   314
#define C_Data_LSB_2_ADDR_END                               314
#define C_Data_LSB_2_sizeof                                 1
#define C_1_Alpha_ADDR                                      315
#define C_1_Alpha_ADDR_END                                  332
#define C_1_Alpha_sizeof                                    18
#define C_Alpha_ADDR                                        333
#define C_Alpha_ADDR_END                                    350
#define C_Alpha_sizeof                                      18
#define C_GainsWRamp_ADDR                                   351
#define C_GainsWRamp_ADDR_END                               364
#define C_GainsWRamp_sizeof                                 14
#define C_Gains_DL1M_ADDR                                   365
#define C_Gains_DL1M_ADDR_END                               368
#define C_Gains_DL1M_sizeof                                 4
#define C_Gains_DL2M_ADDR                                   369
#define C_Gains_DL2M_ADDR_END                               372
#define C_Gains_DL2M_sizeof                                 4
#define C_Gains_EchoM_ADDR                                  373
#define C_Gains_EchoM_ADDR_END                              374
#define C_Gains_EchoM_sizeof                                2
#define C_Gains_SDTM_ADDR                                   375
#define C_Gains_SDTM_ADDR_END                               376
#define C_Gains_SDTM_sizeof                                 2
#define C_Gains_VxRecM_ADDR                                 377
#define C_Gains_VxRecM_ADDR_END                             380
#define C_Gains_VxRecM_sizeof                               4
#define C_Gains_ULM_ADDR                                    381
#define C_Gains_ULM_ADDR_END                                384
#define C_Gains_ULM_sizeof                                  4
#define C_Gains_BTUL_ADDR                                   385
#define C_Gains_BTUL_ADDR_END                               386
#define C_Gains_BTUL_sizeof                                 2
#define C_SDT_Coefs_ADDR                                    387
#define C_SDT_Coefs_ADDR_END                                395
#define C_SDT_Coefs_sizeof                                  9
#define C_CoefASRC1_VX_ADDR                                 396
#define C_CoefASRC1_VX_ADDR_END                             414
#define C_CoefASRC1_VX_sizeof                               19
#define C_CoefASRC2_VX_ADDR                                 415
#define C_CoefASRC2_VX_ADDR_END                             433
#define C_CoefASRC2_VX_sizeof                               19
#define C_CoefASRC3_VX_ADDR                                 434
#define C_CoefASRC3_VX_ADDR_END                             452
#define C_CoefASRC3_VX_sizeof                               19
#define C_CoefASRC4_VX_ADDR                                 453
#define C_CoefASRC4_VX_ADDR_END                             471
#define C_CoefASRC4_VX_sizeof                               19
#define C_CoefASRC5_VX_ADDR                                 472
#define C_CoefASRC5_VX_ADDR_END                             490
#define C_CoefASRC5_VX_sizeof                               19
#define C_CoefASRC6_VX_ADDR                                 491
#define C_CoefASRC6_VX_ADDR_END                             509
#define C_CoefASRC6_VX_sizeof                               19
#define C_CoefASRC7_VX_ADDR                                 510
#define C_CoefASRC7_VX_ADDR_END                             528
#define C_CoefASRC7_VX_sizeof                               19
#define C_CoefASRC8_VX_ADDR                                 529
#define C_CoefASRC8_VX_ADDR_END                             547
#define C_CoefASRC8_VX_sizeof                               19
#define C_CoefASRC9_VX_ADDR                                 548
#define C_CoefASRC9_VX_ADDR_END                             566
#define C_CoefASRC9_VX_sizeof                               19
#define C_CoefASRC10_VX_ADDR                                567
#define C_CoefASRC10_VX_ADDR_END                            585
#define C_CoefASRC10_VX_sizeof                              19
#define C_CoefASRC11_VX_ADDR                                586
#define C_CoefASRC11_VX_ADDR_END                            604
#define C_CoefASRC11_VX_sizeof                              19
#define C_CoefASRC12_VX_ADDR                                605
#define C_CoefASRC12_VX_ADDR_END                            623
#define C_CoefASRC12_VX_sizeof                              19
#define C_CoefASRC13_VX_ADDR                                624
#define C_CoefASRC13_VX_ADDR_END                            642
#define C_CoefASRC13_VX_sizeof                              19
#define C_CoefASRC14_VX_ADDR                                643
#define C_CoefASRC14_VX_ADDR_END                            661
#define C_CoefASRC14_VX_sizeof                              19
#define C_CoefASRC15_VX_ADDR                                662
#define C_CoefASRC15_VX_ADDR_END                            680
#define C_CoefASRC15_VX_sizeof                              19
#define C_CoefASRC16_VX_ADDR                                681
#define C_CoefASRC16_VX_ADDR_END                            699
#define C_CoefASRC16_VX_sizeof                              19
#define C_AlphaCurrent_UL_VX_ADDR                           700
#define C_AlphaCurrent_UL_VX_ADDR_END                       700
#define C_AlphaCurrent_UL_VX_sizeof                         1
#define C_BetaCurrent_UL_VX_ADDR                            701
#define C_BetaCurrent_UL_VX_ADDR_END                        701
#define C_BetaCurrent_UL_VX_sizeof                          1
#define C_AlphaCurrent_DL_VX_ADDR                           702
#define C_AlphaCurrent_DL_VX_ADDR_END                       702
#define C_AlphaCurrent_DL_VX_sizeof                         1
#define C_BetaCurrent_DL_VX_ADDR                            703
#define C_BetaCurrent_DL_VX_ADDR_END                        703
#define C_BetaCurrent_DL_VX_sizeof                          1
#define C_CoefASRC1_MM_ADDR                                 704
#define C_CoefASRC1_MM_ADDR_END                             721
#define C_CoefASRC1_MM_sizeof                               18
#define C_CoefASRC2_MM_ADDR                                 722
#define C_CoefASRC2_MM_ADDR_END                             739
#define C_CoefASRC2_MM_sizeof                               18
#define C_CoefASRC3_MM_ADDR                                 740
#define C_CoefASRC3_MM_ADDR_END                             757
#define C_CoefASRC3_MM_sizeof                               18
#define C_CoefASRC4_MM_ADDR                                 758
#define C_CoefASRC4_MM_ADDR_END                             775
#define C_CoefASRC4_MM_sizeof                               18
#define C_CoefASRC5_MM_ADDR                                 776
#define C_CoefASRC5_MM_ADDR_END                             793
#define C_CoefASRC5_MM_sizeof                               18
#define C_CoefASRC6_MM_ADDR                                 794
#define C_CoefASRC6_MM_ADDR_END                             811
#define C_CoefASRC6_MM_sizeof                               18
#define C_CoefASRC7_MM_ADDR                                 812
#define C_CoefASRC7_MM_ADDR_END                             829
#define C_CoefASRC7_MM_sizeof                               18
#define C_CoefASRC8_MM_ADDR                                 830
#define C_CoefASRC8_MM_ADDR_END                             847
#define C_CoefASRC8_MM_sizeof                               18
#define C_CoefASRC9_MM_ADDR                                 848
#define C_CoefASRC9_MM_ADDR_END                             865
#define C_CoefASRC9_MM_sizeof                               18
#define C_CoefASRC10_MM_ADDR                                866
#define C_CoefASRC10_MM_ADDR_END                            883
#define C_CoefASRC10_MM_sizeof                              18
#define C_CoefASRC11_MM_ADDR                                884
#define C_CoefASRC11_MM_ADDR_END                            901
#define C_CoefASRC11_MM_sizeof                              18
#define C_CoefASRC12_MM_ADDR                                902
#define C_CoefASRC12_MM_ADDR_END                            919
#define C_CoefASRC12_MM_sizeof                              18
#define C_CoefASRC13_MM_ADDR                                920
#define C_CoefASRC13_MM_ADDR_END                            937
#define C_CoefASRC13_MM_sizeof                              18
#define C_CoefASRC14_MM_ADDR                                938
#define C_CoefASRC14_MM_ADDR_END                            955
#define C_CoefASRC14_MM_sizeof                              18
#define C_CoefASRC15_MM_ADDR                                956
#define C_CoefASRC15_MM_ADDR_END                            973
#define C_CoefASRC15_MM_sizeof                              18
#define C_CoefASRC16_MM_ADDR                                974
#define C_CoefASRC16_MM_ADDR_END                            991
#define C_CoefASRC16_MM_sizeof                              18
#define C_AlphaCurrent_MM_EXT_IN_ADDR                       992
#define C_AlphaCurrent_MM_EXT_IN_ADDR_END                   992
#define C_AlphaCurrent_MM_EXT_IN_sizeof                     1
#define C_BetaCurrent_MM_EXT_IN_ADDR                        993
#define C_BetaCurrent_MM_EXT_IN_ADDR_END                    993
#define C_BetaCurrent_MM_EXT_IN_sizeof                      1
#define C_DL2_L_Coefs_ADDR                                  994
#define C_DL2_L_Coefs_ADDR_END                              1018
#define C_DL2_L_Coefs_sizeof                                25
#define C_DL2_R_Coefs_ADDR                                  1019
#define C_DL2_R_Coefs_ADDR_END                              1043
#define C_DL2_R_Coefs_sizeof                                25
#define C_DL1_Coefs_ADDR                                    1044
#define C_DL1_Coefs_ADDR_END                                1068
#define C_DL1_Coefs_sizeof                                  25
#define C_SRC_3_LP_Coefs_ADDR                               1069
#define C_SRC_3_LP_Coefs_ADDR_END                           1081
#define C_SRC_3_LP_Coefs_sizeof                             13
#define C_SRC_3_LP_GAIN_Coefs_ADDR                          1082
#define C_SRC_3_LP_GAIN_Coefs_ADDR_END                      1094
#define C_SRC_3_LP_GAIN_Coefs_sizeof                        13
#define C_SRC_3_HP_Coefs_ADDR                               1095
#define C_SRC_3_HP_Coefs_ADDR_END                           1099
#define C_SRC_3_HP_Coefs_sizeof                             5
#define C_SRC_6_LP_Coefs_ADDR                               1100
#define C_SRC_6_LP_Coefs_ADDR_END                           1112
#define C_SRC_6_LP_Coefs_sizeof                             13
#define C_SRC_6_LP_GAIN_Coefs_ADDR                          1113
#define C_SRC_6_LP_GAIN_Coefs_ADDR_END                      1125
#define C_SRC_6_LP_GAIN_Coefs_sizeof                        13
#define C_SRC_6_HP_Coefs_ADDR                               1126
#define C_SRC_6_HP_Coefs_ADDR_END                           1132
#define C_SRC_6_HP_Coefs_sizeof                             7
#define C_APS_DL1_coeffs1_ADDR                              1133
#define C_APS_DL1_coeffs1_ADDR_END                          1141
#define C_APS_DL1_coeffs1_sizeof                            9
#define C_APS_DL1_M_coeffs2_ADDR                            1142
#define C_APS_DL1_M_coeffs2_ADDR_END                        1144
#define C_APS_DL1_M_coeffs2_sizeof                          3
#define C_APS_DL1_C_coeffs2_ADDR                            1145
#define C_APS_DL1_C_coeffs2_ADDR_END                        1147
#define C_APS_DL1_C_coeffs2_sizeof                          3
#define C_APS_DL2_L_coeffs1_ADDR                            1148
#define C_APS_DL2_L_coeffs1_ADDR_END                        1156
#define C_APS_DL2_L_coeffs1_sizeof                          9
#define C_APS_DL2_R_coeffs1_ADDR                            1157
#define C_APS_DL2_R_coeffs1_ADDR_END                        1165
#define C_APS_DL2_R_coeffs1_sizeof                          9
#define C_APS_DL2_L_M_coeffs2_ADDR                          1166
#define C_APS_DL2_L_M_coeffs2_ADDR_END                      1168
#define C_APS_DL2_L_M_coeffs2_sizeof                        3
#define C_APS_DL2_R_M_coeffs2_ADDR                          1169
#define C_APS_DL2_R_M_coeffs2_ADDR_END                      1171
#define C_APS_DL2_R_M_coeffs2_sizeof                        3
#define C_APS_DL2_L_C_coeffs2_ADDR                          1172
#define C_APS_DL2_L_C_coeffs2_ADDR_END                      1174
#define C_APS_DL2_L_C_coeffs2_sizeof                        3
#define C_APS_DL2_R_C_coeffs2_ADDR                          1175
#define C_APS_DL2_R_C_coeffs2_ADDR_END                      1177
#define C_APS_DL2_R_C_coeffs2_sizeof                        3
#define C_AlphaCurrent_ECHO_REF_ADDR                        1178
#define C_AlphaCurrent_ECHO_REF_ADDR_END                    1178
#define C_AlphaCurrent_ECHO_REF_sizeof                      1
#define C_BetaCurrent_ECHO_REF_ADDR                         1179
#define C_BetaCurrent_ECHO_REF_ADDR_END                     1179
#define C_BetaCurrent_ECHO_REF_sizeof                       1
#define C_APS_DL1_EQ_ADDR                                   1180
#define C_APS_DL1_EQ_ADDR_END                               1188
#define C_APS_DL1_EQ_sizeof                                 9
#define C_APS_DL2_L_EQ_ADDR                                 1189
#define C_APS_DL2_L_EQ_ADDR_END                             1197
#define C_APS_DL2_L_EQ_sizeof                               9
#define C_APS_DL2_R_EQ_ADDR                                 1198
#define C_APS_DL2_R_EQ_ADDR_END                             1206
#define C_APS_DL2_R_EQ_sizeof                               9
#define C_Vibra2_consts_ADDR                                1207
#define C_Vibra2_consts_ADDR_END                            1210
#define C_Vibra2_consts_sizeof                              4
#define C_Vibra1_coeffs_ADDR                                1211
#define C_Vibra1_coeffs_ADDR_END                            1221
#define C_Vibra1_coeffs_sizeof                              11
#define C_48_96_LP_Coefs_ADDR                               1222
#define C_48_96_LP_Coefs_ADDR_END                           1236
#define C_48_96_LP_Coefs_sizeof                             15
#define C_96_48_AMIC_Coefs_ADDR                             1237
#define C_96_48_AMIC_Coefs_ADDR_END                         1255
#define C_96_48_AMIC_Coefs_sizeof                           19
#define C_96_48_DMIC_Coefs_ADDR                             1256
#define C_96_48_DMIC_Coefs_ADDR_END                         1274
#define C_96_48_DMIC_Coefs_sizeof                           19
#define C_INPUT_SCALE_ADDR                                  1275
#define C_INPUT_SCALE_ADDR_END                              1275
#define C_INPUT_SCALE_sizeof                                1
#define C_OUTPUT_SCALE_ADDR                                 1276
#define C_OUTPUT_SCALE_ADDR_END                             1276
#define C_OUTPUT_SCALE_sizeof                               1
#define C_MUTE_SCALING_ADDR                                 1277
#define C_MUTE_SCALING_ADDR_END                             1277
#define C_MUTE_SCALING_sizeof                               1
#define C_GAINS_0DB_ADDR                                    1278
#define C_GAINS_0DB_ADDR_END                                1279
#define C_GAINS_0DB_sizeof                                  2
#define C_AlphaCurrent_BT_DL_ADDR                           1280
#define C_AlphaCurrent_BT_DL_ADDR_END                       1280
#define C_AlphaCurrent_BT_DL_sizeof                         1
#define C_BetaCurrent_BT_DL_ADDR                            1281
#define C_BetaCurrent_BT_DL_ADDR_END                        1281
#define C_BetaCurrent_BT_DL_sizeof                          1
#define C_AlphaCurrent_BT_UL_ADDR                           1282
#define C_AlphaCurrent_BT_UL_ADDR_END                       1282
#define C_AlphaCurrent_BT_UL_sizeof                         1
#define C_BetaCurrent_BT_UL_ADDR                            1283
#define C_BetaCurrent_BT_UL_ADDR_END                        1283
#define C_BetaCurrent_BT_UL_sizeof                          1
#define C_SRC_FIR6_LP_GAIN_Coefs_ADDR                       1284
#define C_SRC_FIR6_LP_GAIN_Coefs_ADDR_END                   1451
#define C_SRC_FIR6_LP_GAIN_Coefs_sizeof                     168
#endif /* _ABECM_ADDR_H_ */
