<stg><name>lineIntersectsPlane</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %plane_read = call float @_ssdm_op_Read.ap_auto.float(float %plane)

]]></Node>
<StgValue><ssdm name="plane_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %PR_z = fsub float %plane_read, %plane_read

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %PR_z = fsub float %plane_read, %plane_read

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %PR_z = fsub float %plane_read, %plane_read

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %PR_z = fsub float %plane_read, %plane_read

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:9  %bitcast_ln20 = bitcast float %PR_z to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xor_ln20 = xor i32 %bitcast_ln20, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln20_1 = bitcast i32 %xor_ln20 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln20_1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %norm_y = fsub float %tmp_i, %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %norm_y = fsub float %tmp_i, %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %norm_y = fsub float %tmp_i, %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %norm_y = fsub float %tmp_i, %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i9 = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i1 = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_6"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i9 = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i1 = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_6"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i9 = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i1 = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_6"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_i = fadd float %tmp_i9, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_15_i = fadd float %tmp_i1, %tmp_i1_6

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_i = fadd float %tmp_i9, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_15_i = fadd float %tmp_i1, %tmp_i1_6

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_20_i = fmul float %tmp_19_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_22_i = fmul float %tmp_21_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="90" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_i = fadd float %tmp_i9, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_15_i = fadd float %tmp_i1, %tmp_i1_6

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_20_i = fmul float %tmp_19_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_22_i = fmul float %tmp_21_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="94" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_i = fadd float %tmp_i9, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_15_i = fadd float %tmp_i1, %tmp_i1_6

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_20_i = fmul float %tmp_19_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_22_i = fmul float %tmp_21_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %dot = fadd float %tmp_28_i, %plane_read

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_23_i = fadd float %tmp_20_i, %tmp_22_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="102" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %dot = fadd float %tmp_28_i, %plane_read

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="104" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_23_i = fadd float %tmp_20_i, %tmp_22_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %dot = fadd float %tmp_28_i, %plane_read

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="107" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="108" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_23_i = fadd float %tmp_20_i, %tmp_22_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="109" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="110" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %dot = fadd float %tmp_28_i, %plane_read

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="111" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="112" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_23_i = fadd float %tmp_20_i, %tmp_22_i

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="113" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_18_i = fsub float %dot, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_26_i = fadd float %tmp_23_i, %tmp_24_i

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_18_i = fsub float %dot, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_26_i = fadd float %tmp_23_i, %tmp_24_i

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="118" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_18_i = fsub float %dot, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_26_i = fadd float %tmp_23_i, %tmp_24_i

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_18_i = fsub float %dot, %tmp_17_i

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_26_i = fadd float %tmp_23_i, %tmp_24_i

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="122" st_id="27" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="123" st_id="28" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="124" st_id="29" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="125" st_id="30" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="126" st_id="31" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="127" st_id="32" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="128" st_id="33" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="129" st_id="34" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="130" st_id="35" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="131" st_id="36" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="132" st_id="37" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="133" st_id="38" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %T = fdiv float %tmp_18_i, %tmp_26_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="134" st_id="39" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_i2 = fmul float %tmp_19_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="135" st_id="39" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12_i = fmul float %tmp_21_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="136" st_id="39" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_14_i = fmul float %tmp_24_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="137" st_id="40" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_i2 = fmul float %tmp_19_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="138" st_id="40" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12_i = fmul float %tmp_21_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="139" st_id="40" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_14_i = fmul float %tmp_24_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="140" st_id="41" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_i2 = fmul float %tmp_19_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="141" st_id="41" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_12_i = fmul float %tmp_21_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="142" st_id="41" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_14_i = fmul float %tmp_24_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="143" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="agg_result_x_write_a"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="agg_result_y_write_a"/></StgValue>
</operation>

<operation id="145" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="agg_result_z_write_a"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="146" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="agg_result_x_write_a"/></StgValue>
</operation>

<operation id="147" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="agg_result_y_write_a"/></StgValue>
</operation>

<operation id="148" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="agg_result_z_write_a"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="149" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="agg_result_x_write_a"/></StgValue>
</operation>

<operation id="150" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="agg_result_y_write_a"/></StgValue>
</operation>

<operation id="151" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="agg_result_z_write_a"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="152" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="agg_result_x_write_a"/></StgValue>
</operation>

<operation id="153" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="agg_result_y_write_a"/></StgValue>
</operation>

<operation id="154" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="agg_result_z_write_a"/></StgValue>
</operation>

<operation id="155" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
:35  %mrv_i = insertvalue { float, float, float } undef, float %agg_result_x_write_a, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="156" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
:36  %mrv_1_i = insertvalue { float, float, float } %mrv_i, float %agg_result_y_write_a, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="157" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
:37  %mrv_2_i = insertvalue { float, float, float } %mrv_1_i, float %agg_result_z_write_a, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="158" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="96">
<![CDATA[
:38  ret { float, float, float } %mrv_2_i

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
