Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: psddivide_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "psddivide_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "psddivide_top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : psddivide_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide_ctrl.v" into library work
Parsing module <psddivide_ctrl>.
Analyzing Verilog file "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide.v" into library work
Parsing module <psddivide>.
Analyzing Verilog file "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide_top.v" into library work
Parsing module <psddivide_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <psddivide_top>.

Elaborating module <psddivide>.
WARNING:HDLCompiler:1127 - "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide.v" Line 41: Assignment to rdivisor ignored, since the identifier is never used

Elaborating module <psddivide_ctrl>.
WARNING:HDLCompiler:413 - "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide_ctrl.v" Line 53: Result of 7-bit expression is truncated to fit in 6-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <psddivide_top>.
    Related source file is "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide_top.v".
    Summary:
	no macro.
Unit <psddivide_top> synthesized.

Synthesizing Unit <psddivide>.
    Related source file is "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide.v".
    Found 32-bit register for signal <quotient_r>.
    Found 64-bit register for signal <rdiv>.
    Found 32-bit register for signal <rest_r>.
    Found 33-bit subtractor for signal <prest> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <psddivide> synthesized.

Synthesizing Unit <psddivide_ctrl>.
    Related source file is "C:\usr\jca\FEUP\FEUP\Aulas\2022-2023\ProjetoSistemasDigitais\AulasPL\Lab2\PSD2122-LAB2\src\verilog-rtl\psddivide_ctrl.v".
        IDLE = 0
        RUN = 1
    Found 6-bit register for signal <counter>.
    Found 1-bit register for signal <state>.
    Found 6-bit adder for signal <counter[5]_GND_3_o_add_3_OUT> created at line 53.
    Found 6-bit comparator lessequal for signal <n0011> created at line 61
    Found 6-bit comparator lessequal for signal <n0013> created at line 61
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <psddivide_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit subtractor                                     : 1
 6-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 32-bit register                                       : 2
 6-bit register                                        : 1
 64-bit register                                       : 1
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 32
 31-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <psddivide_ctrl>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <psddivide_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 63
 33-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <psddivide_top> ...

Optimizing unit <psddivide> ...

Optimizing unit <psddivide_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block psddivide_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : psddivide_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 175
#      INV                         : 1
#      LUT2                        : 33
#      LUT3                        : 35
#      LUT4                        : 33
#      LUT5                        : 2
#      LUT6                        : 5
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 135
#      FDR                         : 66
#      FDRE                        : 69
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 131
#      IBUF                        : 66
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  54576     0%  
 Number of Slice LUTs:                  109  out of  27288     0%  
    Number used as Logic:               109  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    109
   Number with an unused Flip Flop:      38  out of    109    34%  
   Number with an unused LUT:             0  out of    109     0%  
   Number of fully used LUT-FF pairs:    71  out of    109    65%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         132
 Number of bonded IOBs:                 132  out of    218    60%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 135   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.858ns (Maximum Frequency: 259.225MHz)
   Minimum input arrival time before clock: 4.663ns
   Maximum output required time after clock: 4.974ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.858ns (frequency: 259.225MHz)
  Total number of paths / destination ports: 3735 / 209
-------------------------------------------------------------------------
Delay:               3.858ns (Levels of Logic = 35)
  Source:            psddivide_1/rdiv_31 (FF)
  Destination:       psddivide_1/rdiv_63 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: psddivide_1/rdiv_31 to psddivide_1/rdiv_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.651  psddivide_1/rdiv_31 (psddivide_1/rdiv_31)
     LUT2:I1->O            1   0.205   0.000  psddivide_1/Msub_prest_lut<0> (psddivide_1/Msub_prest_lut<0>)
     MUXCY:S->O            1   0.172   0.000  psddivide_1/Msub_prest_cy<0> (psddivide_1/Msub_prest_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<1> (psddivide_1/Msub_prest_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<2> (psddivide_1/Msub_prest_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<3> (psddivide_1/Msub_prest_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<4> (psddivide_1/Msub_prest_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<5> (psddivide_1/Msub_prest_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<6> (psddivide_1/Msub_prest_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<7> (psddivide_1/Msub_prest_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<8> (psddivide_1/Msub_prest_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<9> (psddivide_1/Msub_prest_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<10> (psddivide_1/Msub_prest_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<11> (psddivide_1/Msub_prest_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<12> (psddivide_1/Msub_prest_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<13> (psddivide_1/Msub_prest_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<14> (psddivide_1/Msub_prest_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<15> (psddivide_1/Msub_prest_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<16> (psddivide_1/Msub_prest_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<17> (psddivide_1/Msub_prest_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<18> (psddivide_1/Msub_prest_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<19> (psddivide_1/Msub_prest_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<20> (psddivide_1/Msub_prest_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<21> (psddivide_1/Msub_prest_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<22> (psddivide_1/Msub_prest_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<23> (psddivide_1/Msub_prest_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<24> (psddivide_1/Msub_prest_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<25> (psddivide_1/Msub_prest_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<26> (psddivide_1/Msub_prest_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<27> (psddivide_1/Msub_prest_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<28> (psddivide_1/Msub_prest_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<29> (psddivide_1/Msub_prest_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<30> (psddivide_1/Msub_prest_cy<30>)
     MUXCY:CI->O           0   0.019   0.000  psddivide_1/Msub_prest_cy<31> (psddivide_1/Msub_prest_cy<31>)
     XORCY:CI->O          33   0.180   1.306  psddivide_1/Msub_prest_xor<32> (psddivide_1/prest<32>)
     LUT4:I3->O            1   0.205   0.000  psddivide_1/Mmux_left_mux_output_r210 (psddivide_1/left_mux_output_r<10>)
     FDR:D                     0.102          psddivide_1/rdiv_41
    ----------------------------------------
    Total                      3.858ns (1.900ns logic, 1.958ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1823 / 201
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 36)
  Source:            divisor<0> (PAD)
  Destination:       psddivide_1/rdiv_63 (FF)
  Destination Clock: clock rising

  Data Path: divisor<0> to psddivide_1/rdiv_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  divisor_0_IBUF (divisor_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  psddivide_1/Msub_prest_lut<0> (psddivide_1/Msub_prest_lut<0>)
     MUXCY:S->O            1   0.172   0.000  psddivide_1/Msub_prest_cy<0> (psddivide_1/Msub_prest_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<1> (psddivide_1/Msub_prest_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<2> (psddivide_1/Msub_prest_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<3> (psddivide_1/Msub_prest_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<4> (psddivide_1/Msub_prest_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<5> (psddivide_1/Msub_prest_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<6> (psddivide_1/Msub_prest_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<7> (psddivide_1/Msub_prest_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<8> (psddivide_1/Msub_prest_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<9> (psddivide_1/Msub_prest_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<10> (psddivide_1/Msub_prest_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<11> (psddivide_1/Msub_prest_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<12> (psddivide_1/Msub_prest_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<13> (psddivide_1/Msub_prest_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<14> (psddivide_1/Msub_prest_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<15> (psddivide_1/Msub_prest_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<16> (psddivide_1/Msub_prest_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<17> (psddivide_1/Msub_prest_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<18> (psddivide_1/Msub_prest_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<19> (psddivide_1/Msub_prest_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<20> (psddivide_1/Msub_prest_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<21> (psddivide_1/Msub_prest_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<22> (psddivide_1/Msub_prest_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<23> (psddivide_1/Msub_prest_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<24> (psddivide_1/Msub_prest_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<25> (psddivide_1/Msub_prest_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<26> (psddivide_1/Msub_prest_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<27> (psddivide_1/Msub_prest_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<28> (psddivide_1/Msub_prest_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<29> (psddivide_1/Msub_prest_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  psddivide_1/Msub_prest_cy<30> (psddivide_1/Msub_prest_cy<30>)
     MUXCY:CI->O           0   0.019   0.000  psddivide_1/Msub_prest_cy<31> (psddivide_1/Msub_prest_cy<31>)
     XORCY:CI->O          33   0.180   1.306  psddivide_1/Msub_prest_xor<32> (psddivide_1/prest<32>)
     LUT4:I3->O            1   0.205   0.000  psddivide_1/Mmux_left_mux_output_r210 (psddivide_1/left_mux_output_r<10>)
     FDR:D                     0.102          psddivide_1/rdiv_41
    ----------------------------------------
    Total                      4.663ns (2.673ns logic, 1.990ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 70 / 65
-------------------------------------------------------------------------
Offset:              4.974ns (Levels of Logic = 2)
  Source:            psddivde_ctrl_1/counter_1 (FF)
  Destination:       busy (PAD)
  Source Clock:      clock rising

  Data Path: psddivde_ctrl_1/counter_1 to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.174  psddivde_ctrl_1/counter_1 (psddivde_ctrl_1/counter_1)
     LUT6:I1->O            1   0.203   0.579  psddivde_ctrl_1/busy1 (busy_OBUF)
     OBUF:I->O                 2.571          busy_OBUF (busy)
    ----------------------------------------
    Total                      4.974ns (3.221ns logic, 1.753ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.858|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 4486540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

