#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c4a71a910 .scope module, "ID" "ID" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "instruction";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memToReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 5 "reg_read1";
    .port_info 9 /OUTPUT 5 "reg_read2";
    .port_info 10 /OUTPUT 5 "reg_write";
    .port_info 11 /OUTPUT 32 "imm";
P_0000021c4a71aaa0 .param/l "INST_B" 0 2 7, C4<1100011>;
P_0000021c4a71aad8 .param/l "INST_I" 0 2 5, C4<0000011>;
P_0000021c4a71ab10 .param/l "INST_J" 0 2 8, C4<1101111>;
P_0000021c4a71ab48 .param/l "INST_R" 0 2 4, C4<0110011>;
P_0000021c4a71ab80 .param/l "INST_S" 0 2 6, C4<0100011>;
P_0000021c4a71abb8 .param/l "INST_U" 0 2 9, C4<0010011>;
v0000021c4a712f60_0 .net "ALUOp", 1 0, v0000021c4a6e2d10_0;  1 drivers
v0000021c4a7135a0_0 .net "ALUSrc", 0 0, v0000021c4a6e2db0_0;  1 drivers
L_0000021c4a7770f0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0000021c4a713640_0 .net *"_ivl_7", 1 0, L_0000021c4a7770f0;  1 drivers
v0000021c4a713820_0 .net *"_ivl_9", 4 0, L_0000021c4a7131e0;  1 drivers
v0000021c4a712ec0_0 .net "branch", 0 0, v0000021c4a6e2e50_0;  1 drivers
v0000021c4a712ce0_0 .var "imm", 31 0;
o0000021c4a726318 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000021c4a712d80_0 .net "instruction", 4 0, o0000021c4a726318;  0 drivers
v0000021c4a712e20_0 .net "memRead", 0 0, v0000021c4a6e2ef0_0;  1 drivers
v0000021c4a713000_0 .net "memToReg", 0 0, v0000021c4a6e2f90_0;  1 drivers
v0000021c4a7136e0_0 .net "memWrite", 0 0, v0000021c4a712970_0;  1 drivers
v0000021c4a7130a0_0 .net "regWrite", 0 0, v0000021c4a712c40_0;  1 drivers
L_0000021c4a777018 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0000021c4a713a00_0 .net "reg_read1", 4 0, L_0000021c4a777018;  1 drivers
L_0000021c4a777060 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0000021c4a713140_0 .net "reg_read2", 4 0, L_0000021c4a777060;  1 drivers
L_0000021c4a7770a8 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0000021c4a712b00_0 .net "reg_write", 4 0, L_0000021c4a7770a8;  1 drivers
E_0000021c4a707e80 .event anyedge, v0000021c4a712d80_0;
L_0000021c4a7131e0 .part o0000021c4a726318, 0, 5;
L_0000021c4a713460 .concat [ 5 2 0 0], L_0000021c4a7131e0, L_0000021c4a7770f0;
S_0000021c4a71ac00 .scope module, "control" "CONTROL" 2 35, 3 1 0, S_0000021c4a71a910;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memToReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regWrite";
P_0000021c4a6e2bb0 .param/l "INST_B" 0 3 5, C4<1100011>;
P_0000021c4a6e2be8 .param/l "INST_I" 0 3 3, C4<0000011>;
P_0000021c4a6e2c20 .param/l "INST_J" 0 3 6, C4<1101111>;
P_0000021c4a6e2c58 .param/l "INST_R" 0 3 2, C4<0110011>;
P_0000021c4a6e2c90 .param/l "INST_S" 0 3 4, C4<0100011>;
P_0000021c4a6e2cc8 .param/l "INST_U" 0 3 7, C4<0010011>;
v0000021c4a6e2d10_0 .var "ALUOp", 1 0;
v0000021c4a6e2db0_0 .var "ALUSrc", 0 0;
v0000021c4a6e2e50_0 .var "branch", 0 0;
v0000021c4a6e2ef0_0 .var "memRead", 0 0;
v0000021c4a6e2f90_0 .var "memToReg", 0 0;
v0000021c4a712970_0 .var "memWrite", 0 0;
v0000021c4a712a10_0 .net "opcode", 6 0, L_0000021c4a713460;  1 drivers
v0000021c4a712c40_0 .var "regWrite", 0 0;
E_0000021c4a7080c0 .event anyedge, v0000021c4a712a10_0;
    .scope S_0000021c4a71ac00;
T_0 ;
    %wait E_0000021c4a7080c0;
    %load/vec4 v0000021c4a712a10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 3 66 "$finish" {0 0 0};
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2f90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021c4a6e2d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a712970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a712c40_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a6e2ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a6e2f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021c4a6e2d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a712970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a6e2db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a712c40_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021c4a6e2d10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a712970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a6e2db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a712c40_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c4a6e2e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2f90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021c4a6e2d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a712970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a6e2db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c4a712c40_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %vpi_call 3 62 "$finish" {0 0 0};
    %jmp T_0.7;
T_0.5 ;
    %vpi_call 3 64 "$finish" {0 0 0};
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021c4a71a910;
T_1 ;
    %wait E_0000021c4a707e80;
    %load/vec4 v0000021c4a712d80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %vpi_call 2 70 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c4a712ce0_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021c4a712ce0_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021c4a712ce0_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4294967294, 4294967294, 32;
    %store/vec4 v0000021c4a712ce0_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %vpi_call 2 66 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.5 ;
    %vpi_call 2 68 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "id.v";
    "./control.v";
