Sklanski, “Conditional-sum addition logic”, IRE Trans. Electron. Computers, EC-9, 226–231, 1960.
C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electron. Computers, EC-13, 14–17, 1964.
S. Waser and M. Flynn, Introduction to Arithmetic for Digital Systems Designers, New York: Holt, 1982.
Weinberger and J. L. Smith, “A logic for high-speed addition”, National Bureau of Standards, Circulation 591,