{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 25.4,
        "techmap_time(ms)": 5.1,
        "Pi": 7,
        "Po": 4,
        "logic element": 6,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 6.2,
        "techmap_time(ms)": 5.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 16,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 25,
        "techmap_time(ms)": 5.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 11,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 11,
        "Total Node": 20
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 7.3,
        "techmap_time(ms)": 6.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 24.2,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 17,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 17,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 3.2,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.3,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 19.4,
        "techmap_time(ms)": 2.6,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 36.5,
        "techmap_time(ms)": 11.4,
        "Pi": 65,
        "Po": 34,
        "logic element": 49,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 5,
        "Estimated LUTs": 49,
        "Total Node": 115
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 10.3,
        "Pi": 65,
        "Po": 34,
        "logic element": 175,
        "Longest Path": 46,
        "Average Path": 5,
        "Estimated LUTs": 175,
        "Total Node": 175
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 35.3,
        "techmap_time(ms)": 11,
        "Pi": 65,
        "Po": 34,
        "logic element": 43,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 43,
        "Total Node": 111
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 10.8,
        "Pi": 65,
        "Po": 34,
        "logic element": 173,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 173,
        "Total Node": 173
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 23.6,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 15,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 18
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 15,
        "latch": 2,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 18
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 16,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 18
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 16,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 18
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 57.2,
        "techmap_time(ms)": 29.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 704,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 704,
        "Total Node": 704
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 36.3,
        "techmap_time(ms)": 26.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 704,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 704,
        "Total Node": 704
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 2.7,
        "Pi": 9,
        "Po": 3,
        "logic element": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 3,
        "logic element": 238,
        "latch": 48,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 238,
        "Total Node": 287
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 1.1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 1.6,
        "techmap_time(ms)": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 36.7,
        "techmap_time(ms)": 12.7,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 105
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 686.5,
        "exec_time(ms)": 6012.9,
        "techmap_time(ms)": 2492.4,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 155983,
        "latch": 49192,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 155983,
        "Total Node": 205176
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 136.8,
        "exec_time(ms)": 2833,
        "techmap_time(ms)": 2316,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 32676,
        "latch": 6273,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 405,
        "Average Path": 7,
        "Estimated LUTs": 36039,
        "Total Node": 40183
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 361.2,
        "exec_time(ms)": 3450.3,
        "techmap_time(ms)": 2609.7,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 85048,
        "latch": 6273,
        "Longest Path": 855,
        "Average Path": 7,
        "Estimated LUTs": 85048,
        "Total Node": 91322
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 4.9,
        "Pi": 9,
        "Po": 4,
        "logic element": 10,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 19
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 5.9,
        "Pi": 9,
        "Po": 4,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 172,
        "latch": 68,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 172,
        "Total Node": 241
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 58.2,
        "techmap_time(ms)": 21.9,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 133.9,
        "techmap_time(ms)": 63.8,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1462,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 81,
        "techmap_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 165.8,
        "techmap_time(ms)": 81.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 27.8,
        "techmap_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 54
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 53,
        "latch": 20,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 53,
        "Total Node": 74
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 0.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.8,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 2.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.6,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 18,
        "techmap_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 25
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 24.7,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 42,
        "latch": 3,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 15,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 15,
        "latch": 7,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 33.3,
        "techmap_time(ms)": 12.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 13.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 37.1,
        "techmap_time(ms)": 14.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 33.1,
        "techmap_time(ms)": 17.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 34.5,
        "techmap_time(ms)": 16.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 24.4,
        "techmap_time(ms)": 12.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 31.9,
        "techmap_time(ms)": 9,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 161
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 64.1,
        "techmap_time(ms)": 23.5,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 1752,
        "latch": 576,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1752,
        "Total Node": 2329
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 52.6,
        "techmap_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 160,
        "latch": 96,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 160,
        "Total Node": 353
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 212.4,
        "techmap_time(ms)": 61.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 6607,
        "latch": 3168,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 6607,
        "Total Node": 9776
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 21.3,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 23.9,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 6.1,
        "techmap_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 40.6,
        "techmap_time(ms)": 15.6,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 96,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 193
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 53.2,
        "techmap_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1188,
        "latch": 576,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 1188,
        "Total Node": 1765
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 52.3,
        "techmap_time(ms)": 24.9,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 114,
        "latch": 33,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 182
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 119.4,
        "exec_time(ms)": 859,
        "techmap_time(ms)": 271.7,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 26019,
        "latch": 8225,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 26019,
        "Total Node": 34245
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 3.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 23.9,
        "techmap_time(ms)": 3.2,
        "Pi": 4,
        "Po": 8,
        "logic element": 9,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 14
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 3.6,
        "Pi": 4,
        "Po": 8,
        "logic element": 22,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 4.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 27,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 3,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 31.7,
        "techmap_time(ms)": 10.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 177,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 177,
        "Total Node": 212
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 9.9,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 177,
        "latch": 33,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 177,
        "Total Node": 212
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 26.1,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 7.4,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 150,
        "latch": 36,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 150,
        "Total Node": 187
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 32.2,
        "techmap_time(ms)": 11,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 16.3,
        "techmap_time(ms)": 11.8,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 26.4,
        "techmap_time(ms)": 6.5,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 7.1,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 37,
        "techmap_time(ms)": 12.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 28.7,
        "techmap_time(ms)": 16.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 0.7,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.6,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 18.1,
        "techmap_time(ms)": 0.5,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.7
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 0.5,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.5
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 18.6,
        "techmap_time(ms)": 0.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.6,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 21.3,
        "techmap_time(ms)": 1,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 1.6,
        "techmap_time(ms)": 1,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 21.1,
        "exec_time(ms)": 256.7,
        "techmap_time(ms)": 182.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3416,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 940,
        "Average Path": 8,
        "Estimated LUTs": 3523,
        "Total Node": 3978
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 22,
        "exec_time(ms)": 252.6,
        "techmap_time(ms)": 193.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3863,
        "latch": 517,
        "Longest Path": 1282,
        "Average Path": 8,
        "Estimated LUTs": 3863,
        "Total Node": 4381
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 682.4,
        "techmap_time(ms)": 476.9,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 11082,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1132,
        "Average Path": 9,
        "Estimated LUTs": 13022,
        "Total Node": 11749
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 662.4,
        "techmap_time(ms)": 477.5,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 12127,
        "latch": 616,
        "Longest Path": 1523,
        "Average Path": 9,
        "Estimated LUTs": 12127,
        "Total Node": 12744
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 31.4,
        "techmap_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 114,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 116
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 9.5,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 114,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 116
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 32.1,
        "techmap_time(ms)": 11.6,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 24,
        "latch": 24,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 74
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 338.5,
        "techmap_time(ms)": 106.6,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8767,
        "latch": 4120,
        "Longest Path": 42,
        "Average Path": 6,
        "Estimated LUTs": 8767,
        "Total Node": 12888
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.7,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 20.4,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 1.6,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 2.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 7,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 0.5,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.6
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 2.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 0.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
