vendor_name = ModelSim
source_file = 1, /home/annt/Workspace/FPGA/Test/Test.vhd
source_file = 1, /root/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /root/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /root/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /root/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/annt/Workspace/FPGA/Test/db/Test.cbx.xml
design_name = Test
instance = comp, \led_0[0]~output\, led_0[0]~output, Test, 1
instance = comp, \led_0[1]~output\, led_0[1]~output, Test, 1
instance = comp, \led_0[2]~output\, led_0[2]~output, Test, 1
instance = comp, \led_0[3]~output\, led_0[3]~output, Test, 1
instance = comp, \led_0[4]~output\, led_0[4]~output, Test, 1
instance = comp, \led_0[5]~output\, led_0[5]~output, Test, 1
instance = comp, \led_0[6]~output\, led_0[6]~output, Test, 1
instance = comp, \sw1~input\, sw1~input, Test, 1
instance = comp, \sw1~inputCLKENA0\, sw1~inputCLKENA0, Test, 1
instance = comp, \value[0]~3\, value[0]~3, Test, 1
instance = comp, \value[0]\, value[0], Test, 1
instance = comp, \value[2]~DUPLICATE\, value[2]~DUPLICATE, Test, 1
instance = comp, \value[3]\, value[3], Test, 1
instance = comp, \value~2\, value~2, Test, 1
instance = comp, \value[3]~DUPLICATE\, value[3]~DUPLICATE, Test, 1
instance = comp, \value~0\, value~0, Test, 1
instance = comp, \value[1]\, value[1], Test, 1
instance = comp, \value[2]~1\, value[2]~1, Test, 1
instance = comp, \value[2]\, value[2], Test, 1
instance = comp, \Mux6~0\, Mux6~0, Test, 1
instance = comp, \Mux5~0\, Mux5~0, Test, 1
instance = comp, \Mux4~0\, Mux4~0, Test, 1
instance = comp, \Mux3~0\, Mux3~0, Test, 1
instance = comp, \Mux2~0\, Mux2~0, Test, 1
instance = comp, \Mux1~0\, Mux1~0, Test, 1
instance = comp, \Mux0~0\, Mux0~0, Test, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Test, 1
