$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module basic_axi4_lite_slave $end
$var wire 1 n0 i_ACLK $end
$var wire 1 n1 i_ARESETN $end
$var wire 2 n2 i_M_ARADDR $end
$var wire 1 n3 i_M_ARVALID $end
$var wire 2 n4 i_M_AWADDR $end
$var wire 1 n5 i_M_AWVALID $end
$var wire 1 n6 i_M_BREADY $end
$var wire 1 n7 i_M_RREADY $end
$var wire 8 n8 i_M_WDATA $end
$var wire 1 n9 i_M_WVALID $end
$var wire 1 n10 o_S_ARREADY $end
$var wire 1 n11 o_S_AWREADY $end
$var wire 2 n12 o_S_BRESP $end
$var wire 1 n13 o_S_BVALID $end
$var wire 8 n14 o_S_RDATA $end
$var wire 1 n15 o_S_RVALID $end
$var wire 1 n16 o_S_WREADY $end
$var wire 8 n19 r_MEMORY<0> $end
$var wire 8 n18 r_MEMORY<2> $end
$var wire 1 n17 r_PAST_VALID $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b1 n1
b10 n2
b0 n3
b10 n4
b0 n5
b0 n6
b0 n7
b00000000 n8
b0 n9
b0 n10
b0 n11
b00 n12
b0 n13
b00001001 n14
b0 n15
b0 n16
b0 n17
b00000000 n18
b00001001 n19
#5
#10
1!
b00000000000000000000000000000001 t
b1 n0
b0 n1
b00 n2
b0 n3
b00 n4
b0 n5
b0 n6
b0 n7
b00000000 n8
b0 n9
b1 n10
b1 n11
b00 n12
b0 n13
b00001001 n14
b0 n15
b1 n16
b1 n17
b00000000 n18
b00001001 n19
#15
#20
1!
b00000000000000000000000000000010 t
b0 n0
b0 n1
b00 n2
b0 n3
b00 n4
b0 n5
b0 n6
b0 n7
b00000000 n8
b0 n9
b1 n10
b1 n11
b00 n12
b0 n13
b00001001 n14
b0 n15
b1 n16
b1 n17
b00000000 n18
b00001001 n19
#25
#30
1!
b00000000000000000000000000000011 t
