{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699179309349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699179309379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 19:15:09 2023 " "Processing started: Sun Nov 05 19:15:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699179309379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179309379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179309379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699179310696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699179310696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_8 " "Found entity 1: register32_8" {  } { { "register32_8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/register32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326912 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_8_to_1_MUX.v(20) " "Verilog HDL warning at _8_to_1_MUX.v(20): extended using \"x\" or \"z\"" {  } { { "_8_to_1_MUX.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_8_to_1_MUX.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699179326921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8_to_1_MUX " "Found entity 1: _8_to_1_MUX" {  } { { "_8_to_1_MUX.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_8_to_1_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326926 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_3_to_8_decoder.v(21) " "Verilog HDL warning at _3_to_8_decoder.v(21): extended using \"x\" or \"z\"" {  } { { "_3_to_8_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_3_to_8_decoder.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699179326934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3_to_8_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3_to_8_decoder " "Found entity 1: _3_to_8_decoder" {  } { { "_3_to_8_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_3_to_8_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file write_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_operation " "Found entity 1: write_operation" {  } { { "write_operation.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/write_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_r_en " "Found entity 1: register32_r_en" {  } { { "register32_r_en.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/register32_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file read_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_operation " "Found entity 1: read_operation" {  } { { "read_operation.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/read_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179326993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179326993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_ns.v(120) " "Verilog HDL warning at fifo_ns.v(120): extended using \"x\" or \"z\"" {  } { { "fifo_ns.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo_ns.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699179327000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ns " "Found entity 1: fifo_ns" {  } { { "fifo_ns.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo_ns.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register3_r " "Found entity 1: _register3_r" {  } { { "_register3_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_register3_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32bits " "Found entity 1: mx2_32bits" {  } { { "mx2_32bits.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/mx2_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register4_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register4_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register4_r " "Found entity 1: _register4_r" {  } { { "_register4_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/_register4_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327030 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_cal_addr.v(76) " "Verilog HDL warning at fifo_cal_addr.v(76): extended using \"x\" or \"z\"" {  } { { "fifo_cal_addr.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo_cal_addr.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699179327037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cal_addr " "Found entity 1: fifo_cal_addr" {  } { { "fifo_cal_addr.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo_cal_addr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/tb_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_out " "Found entity 1: tb_fifo_out" {  } { { "tb_fifo_out.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/tb_fifo_out.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_ns " "Found entity 1: tb_fifo_ns" {  } { { "tb_fifo_ns.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/tb_fifo_ns.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_cal_addr " "Found entity 1: tb_fifo_cal_addr" {  } { { "tb_fifo_cal_addr.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment8/tb_fifo_cal_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699179327081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179327081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699179327185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ns fifo_ns:fifo_next_instance " "Elaborating entity \"fifo_ns\" for hierarchy \"fifo_ns:fifo_next_instance\"" {  } { { "fifo.v" "fifo_next_instance" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register3_r _register3_r:fifo_state " "Elaborating entity \"_register3_r\" for hierarchy \"_register3_r:fifo_state\"" {  } { { "fifo.v" "fifo_state" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r _register3_r:fifo_state\|_dff_r:u0 " "Elaborating entity \"_dff_r\" for hierarchy \"_register3_r:fifo_state\|_dff_r:u0\"" {  } { { "_register3_r.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment8/_register3_r.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register4_r _register4_r:fifo_data_count " "Elaborating entity \"_register4_r\" for hierarchy \"_register4_r:fifo_data_count\"" {  } { { "fifo.v" "fifo_data_count" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_cal_addr fifo_cal_addr:fifo_cal_instance " "Elaborating entity \"fifo_cal_addr\" for hierarchy \"fifo_cal_addr:fifo_cal_instance\"" {  } { { "fifo.v" "fifo_cal_instance" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out fifo_out:fifo_out_instance " "Elaborating entity \"fifo_out\" for hierarchy \"fifo_out:fifo_out_instance\"" {  } { { "fifo.v" "fifo_out_instance" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:fifo_reg_file " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:fifo_reg_file\"" {  } { { "fifo.v" "fifo_reg_file" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_8 Register_file:fifo_reg_file\|register32_8:sub_register32_8 " "Elaborating entity \"register32_8\" for hierarchy \"Register_file:fifo_reg_file\|register32_8:sub_register32_8\"" {  } { { "Register_file.v" "sub_register32_8" { Text "C:/intelFPGA_lite/18.1/Assignment8/Register_file.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_r_en Register_file:fifo_reg_file\|register32_8:sub_register32_8\|register32_r_en:u0 " "Elaborating entity \"register32_r_en\" for hierarchy \"Register_file:fifo_reg_file\|register32_8:sub_register32_8\|register32_r_en:u0\"" {  } { { "register32_8.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment8/register32_8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_operation Register_file:fifo_reg_file\|write_operation:sub_write_operation " "Elaborating entity \"write_operation\" for hierarchy \"Register_file:fifo_reg_file\|write_operation:sub_write_operation\"" {  } { { "Register_file.v" "sub_write_operation" { Text "C:/intelFPGA_lite/18.1/Assignment8/Register_file.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3_to_8_decoder Register_file:fifo_reg_file\|write_operation:sub_write_operation\|_3_to_8_decoder:u0_decoder " "Elaborating entity \"_3_to_8_decoder\" for hierarchy \"Register_file:fifo_reg_file\|write_operation:sub_write_operation\|_3_to_8_decoder:u0_decoder\"" {  } { { "write_operation.v" "u0_decoder" { Text "C:/intelFPGA_lite/18.1/Assignment8/write_operation.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 Register_file:fifo_reg_file\|write_operation:sub_write_operation\|_and2:u0 " "Elaborating entity \"_and2\" for hierarchy \"Register_file:fifo_reg_file\|write_operation:sub_write_operation\|_and2:u0\"" {  } { { "write_operation.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment8/write_operation.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_operation Register_file:fifo_reg_file\|read_operation:sub_read_operation " "Elaborating entity \"read_operation\" for hierarchy \"Register_file:fifo_reg_file\|read_operation:sub_read_operation\"" {  } { { "Register_file.v" "sub_read_operation" { Text "C:/intelFPGA_lite/18.1/Assignment8/Register_file.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8_to_1_MUX Register_file:fifo_reg_file\|read_operation:sub_read_operation\|_8_to_1_MUX:u0 " "Elaborating entity \"_8_to_1_MUX\" for hierarchy \"Register_file:fifo_reg_file\|read_operation:sub_read_operation\|_8_to_1_MUX:u0\"" {  } { { "read_operation.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment8/read_operation.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_32bits mx2_32bits:fifo_mx2_32 " "Elaborating entity \"mx2_32bits\" for hierarchy \"mx2_32bits:fifo_mx2_32\"" {  } { { "fifo.v" "fifo_mx2_32" { Text "C:/intelFPGA_lite/18.1/Assignment8/fifo.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179327585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699179328913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Assignment8/output_files/fifo.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Assignment8/output_files/fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179329440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699179329710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699179329710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "481 " "Implemented 481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699179329877 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699179329877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699179329877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699179329877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699179329903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 19:15:29 2023 " "Processing ended: Sun Nov 05 19:15:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699179329903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699179329903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699179329903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699179329903 ""}
