
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104255                       # Number of seconds simulated
sim_ticks                                104255479797                       # Number of ticks simulated
final_tick                               631249377075                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143182                       # Simulator instruction rate (inst/s)
host_op_rate                                   180674                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6785810                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885616                       # Number of bytes of host memory used
host_seconds                                 15363.75                       # Real time elapsed on the host
sim_insts                                  2199810958                       # Number of instructions simulated
sim_ops                                    2775835110                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8650112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4762880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13416448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1790336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1790336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        67579                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        37210                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                104816                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13987                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13987                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82970334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45684697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128688180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17172584                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17172584                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17172584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82970334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45684697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145860765                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250013142                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21940935                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17778176                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014135                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9003161                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8287688                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91280                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185576694                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121944775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21940935                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751809                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26713286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6163270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4910995                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11614689                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221306572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194593286     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2481722      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958621      0.89%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594568      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998757      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554625      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186566      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742613      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13195814      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221306572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087759                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487753                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183480101                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7067696                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26605567                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89141                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4064061                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780064                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42243                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149541893                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75461                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4064061                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183987613                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2160819                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3426808                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26154824                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1512441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149410431                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        40257                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278007                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       250221                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210210861                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697179786                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697179786                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39515343                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35634                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19092                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4773961                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14521766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7203187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133304                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148339573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139382590                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142645                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24720021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51341178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221306572                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161195409     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25773134     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12503914      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337066      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7718725      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591801      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678431      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378797      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129295      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221306572                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400340     59.37%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136375     20.23%     79.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137549     20.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117078527     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2114080      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025661      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147788      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139382590                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             674264                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500888659                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173095689                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135805157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140056854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351993                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3287829                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       177461                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4064061                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1373712                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98021                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148375190                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14521766                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7203187                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19083                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82646                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237870                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840157                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12577235                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2542431                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19723720                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19403859                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146485                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547332                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135805841                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135805157                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80443679                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222017527                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543192                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362330                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25567145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015813                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217242511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565310                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165667962     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273101     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602265      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018446      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358413      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710812      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324236      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954922      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332354      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217242511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332354                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363286685                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300817190                       # The number of ROB writes
system.switch_cpus0.timesIdled                3018400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28706570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.500131                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.500131                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399979                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399979                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616397427                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189155883                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138109197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250013142                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21915149                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17783313                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2017763                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8879160                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8300870                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2379308                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95131                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    189878473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122226931                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21915149                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10680178                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26913322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6160173                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5333249                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11733900                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2016260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226241425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199328103     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1872443      0.83%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3417591      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3151920      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2001489      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1645758      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          942401      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          957002      0.42%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12924718      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226241425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087656                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488882                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       187951951                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7277347                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26850284                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45683                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4116156                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3788478                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150049100                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4116156                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188432852                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1297514                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4881849                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26385626                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1127417                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149923736                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        181140                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       488810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    212633901                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    698410832                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    698410832                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175000852                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37633015                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34463                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17232                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4178559                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14171203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7320369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83833                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1616201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148920915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140581796                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       117835                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22525129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47488121                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    226241425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165606850     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25674229     11.35%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13810051      6.10%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6997015      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8326519      3.68%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2706365      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2528636      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       447377      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       144383      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226241425                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         423652     59.51%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147540     20.73%     80.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140698     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118213377     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2016248      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17231      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13037683      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297257      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140581796                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562298                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             711890                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005064                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    508234742                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171480723                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137543174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141293686                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273908                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2762878                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93265                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4116156                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         911143                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115878                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148955379                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14171203                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7320369                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17232                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1076037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200814                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138559996                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12580266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2021800                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19877365                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19556982                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7297099                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.554211                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137543218                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137543174                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79399231                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221175221                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.550144                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101919754                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125493257                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23462472                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2043386                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222125269                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169274816     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24330465     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12619090      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4053634      1.82%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5573738      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1868248      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1079913      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954880      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2370485      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222125269                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101919754                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125493257                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18635423                       # Number of memory references committed
system.switch_cpus1.commit.loads             11408323                       # Number of loads committed
system.switch_cpus1.commit.membars              17232                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18113542                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113059907                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2370485                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           368710513                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302027681                       # The number of ROB writes
system.switch_cpus1.timesIdled                2941737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23771717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101919754                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125493257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101919754                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.453039                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.453039                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407658                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407658                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623231332                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192494298                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138455668                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34464                       # number of misc regfile writes
system.l2.replacements                         109927                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            18835                       # Total number of references to valid blocks.
system.l2.sampled_refs                         110439                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.170547                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            24.861411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.050628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    291.137254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.056697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    194.284993                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.870134                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.738883                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.568627                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.379463                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001699                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001443                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2342                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8126                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15726                       # number of Writeback hits
system.l2.Writeback_hits::total                 15726                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2342                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8126                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5784                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2342                       # number of overall hits
system.l2.overall_hits::total                    8126                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        67579                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        37210                       # number of ReadReq misses
system.l2.ReadReq_misses::total                104816                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        67579                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        37210                       # number of demand (read+write) misses
system.l2.demand_misses::total                 104816                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        67579                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        37210                       # number of overall misses
system.l2.overall_misses::total                104816                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1971344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  11195241201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2064957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6127730969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17327008471                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1971344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  11195241201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2064957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6127730969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17327008471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1971344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  11195241201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2064957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6127730969                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17327008471                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39552                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15726                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15726                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39552                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112942                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39552                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112942                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.921159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.940787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.928052                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.921159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.940787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928052                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.921159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.940787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928052                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151641.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165661.539842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147496.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164679.682048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165308.812309                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151641.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165661.539842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147496.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164679.682048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165308.812309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151641.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165661.539842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147496.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164679.682048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165308.812309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13987                       # number of writebacks
system.l2.writebacks::total                     13987                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        67579                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        37210                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           104816                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        67579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        37210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            104816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        67579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        37210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           104816                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1212570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7257362937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1250623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3959490714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11219316844                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1212570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7257362937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1250623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3959490714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11219316844                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1212570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7257362937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1250623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3959490714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11219316844                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.921159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.940787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.928052                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.921159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.940787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.921159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.940787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928052                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93274.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107390.800944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89330.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106409.317764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107038.208327                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93274.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107390.800944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89330.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106409.317764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107038.208327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93274.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107390.800944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89330.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106409.317764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107038.208327                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996668                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011622298                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060330.545825                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996668                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11614674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11614674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11614674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11614674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11614674                       # number of overall hits
system.cpu0.icache.overall_hits::total       11614674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2470752                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2470752                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2470752                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2470752                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2470752                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2470752                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11614689                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11614689                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11614689                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11614689                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11614689                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11614689                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164716.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164716.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164716.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164716.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164716.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164716.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2079244                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2079244                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2079244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2079244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2079244                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2079244                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159941.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159941.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159941.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159941.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159941.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159941.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73363                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482724                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73619                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2437.994594                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.001876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.998124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902351                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097649                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419302                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18829                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18829                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411960                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411960                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411960                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411960                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181133                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181133                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181133                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181133                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181133                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32013404503                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32013404503                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32013404503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32013404503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32013404503                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32013404503                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16593093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16593093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16593093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16593093                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018867                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010916                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010916                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010916                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010916                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 176739.768584                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 176739.768584                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 176739.768584                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 176739.768584                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 176739.768584                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 176739.768584                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7306                       # number of writebacks
system.cpu0.dcache.writebacks::total             7306                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107770                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107770                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107770                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107770                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73363                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73363                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12148608793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12148608793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12148608793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12148608793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12148608793                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12148608793                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004421                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004421                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004421                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004421                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165595.856126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165595.856126                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165595.856126                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165595.856126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165595.856126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165595.856126                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997032                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009632734                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180632.254860                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997032                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11733884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11733884                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11733884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11733884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11733884                       # number of overall hits
system.cpu1.icache.overall_hits::total       11733884                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2552704                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2552704                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2552704                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2552704                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2552704                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2552704                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11733900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11733900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11733900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11733900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11733900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11733900                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       159544                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       159544                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       159544                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       159544                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       159544                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       159544                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2181357                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2181357                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2181357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2181357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2181357                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2181357                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155811.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155811.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155811.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155811.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155811.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155811.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39552                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168085000                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39808                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4222.392484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.240855                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.759145                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907191                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092809                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9453646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9453646                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7194362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7194362                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17232                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17232                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16648008                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16648008                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16648008                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16648008                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119186                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119186                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119186                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21695692724                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21695692724                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21695692724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21695692724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21695692724                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21695692724                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9572832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9572832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7194362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7194362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16767194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16767194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16767194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16767194                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012450                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 182032.224624                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 182032.224624                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182032.224624                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182032.224624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182032.224624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182032.224624                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8420                       # number of writebacks
system.cpu1.dcache.writebacks::total             8420                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79634                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79634                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79634                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39552                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39552                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39552                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39552                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6601434848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6601434848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6601434848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6601434848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6601434848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6601434848                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166905.209547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 166905.209547                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 166905.209547                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 166905.209547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 166905.209547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 166905.209547                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
