$date
	Mon Feb 27 00:38:08 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_JK_ff $end
$var wire 1 ! Q $end
$var wire 1 " Qb $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module UUT $end
$var wire 1 ' J $end
$var wire 1 ( K $end
$var wire 1 ) clk $end
$var reg 1 * Q $end
$var reg 1 + Qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
0*
0)
1(
1'
1&
0%
1$
1#
1"
0!
$end
#1000
0$
0(
#10000
0+
0"
1*
1!
1%
1)
#20000
0%
0)
#21000
1$
1(
#30000
1+
1"
0*
0!
1%
1)
#40000
0%
0)
#50000
0+
0"
1*
1!
1%
1)
#60000
0%
0)
#70000
1+
1"
0*
0!
1%
1)
#80000
0%
0)
#90000
0+
0"
1*
1!
1%
1)
#100000
0%
0)
#110000
1+
1"
0*
0!
1%
1)
#111000
