// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Fri Jul 18 01:14:00 2025
// Host        : DESKTOP-LCSLA16 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ processor_Control_Unit_0_0_stub.v
// Design      : processor_Control_Unit_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "Control_Unit,Vivado 2022.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, S, F, R, RI, F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F12, F13, 
  F14, F15, F16, F17, F18, F19, F20, F21, F22, F23, F24, F25, F26, F27, F28, F29, F30, F31, F32, F33, F34, F35, F36, F37, F38, F39, 
  F40, F41, F42, F43, F44, F45, F46, F47, F48, F49)
/* synthesis syn_black_box black_box_pad_pin="clk,S,F,R,RI[15:0],F1,F2,F3,F4,F5,F6,F7,F8,F9,F10,F11,F12,F13,F14,F15,F16,F17,F18,F19,F20,F21,F22,F23,F24,F25,F26,F27,F28,F29,F30,F31,F32,F33,F34,F35,F36,F37,F38,F39,F40,F41,F42,F43,F44,F45,F46,F47,F48,F49" */;
  input clk;
  input S;
  input F;
  input R;
  input [15:0]RI;
  output F1;
  output F2;
  output F3;
  output F4;
  output F5;
  output F6;
  output F7;
  output F8;
  output F9;
  output F10;
  output F11;
  output F12;
  output F13;
  output F14;
  output F15;
  output F16;
  output F17;
  output F18;
  output F19;
  output F20;
  output F21;
  output F22;
  output F23;
  output F24;
  output F25;
  output F26;
  output F27;
  output F28;
  output F29;
  output F30;
  output F31;
  output F32;
  output F33;
  output F34;
  output F35;
  output F36;
  output F37;
  output F38;
  output F39;
  output F40;
  output F41;
  output F42;
  output F43;
  output F44;
  output F45;
  output F46;
  output F47;
  output F48;
  output F49;
endmodule
