{
	"inputtext" : ["<NAME>", "<INPUT1>", "<INPUT2>", "<OUTPUT1>", "<OUTPUT2>", "<SIGNAL1>", "<SIGNAL2>", "<NUMBER_OF_BITS>"],
	"moduleName" : "Main",
	"moduleCode" : "-- NOVA VHDL CONFIGURATOR\n-- Main\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\n-- Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values\n--use IEEE.NUMERIC_STD.ALL;\n\nentity <NAME> is\n\tPort ( <INPUT1> : in STD_LOGIC;\n\t\t--<INPUT2> : in STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0);\n\t\t--<OUTPUT2> : out STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0);\n\t\t<OUTPUT1> : out STD_LOGIC);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\n--place your signals here, for example:\n--signal <SIGNAL1> : STD_LOGIC := '0';\n--signal <SIGNAL2> : STD_LOGIC_VECTOR (<NUMBER_OF_BITS_MINUS_1> downto 0) := (others => '0');\n--signal signal3 : STD_LOGIC := '0';\n--signal signal4 : STD_LOGIC := '0';\n\n--Declare your component here\n--COMPONENT example\n--Port ( x : in STD_LOGIC;\n--\ty : out STD_LOGIC);\n--END COMPONENT;\n\nbegin\n\n--\tInstance, processes, assign here\n--\tInst_component_example: example PORT MAP(\n--\t\tx => signal3,\n--\t\ty => signal4\n--\t);\n\n--\tproc1: process(signal1)\n--\t\tvariable your_int : INTEGER := 5;\n--\tbegin\n--\t\tif signal = 1 then\n--\t\t\tsignal3 <= '0';\n--\t\telse\n--\t\t\tsignal3 <= '1';\n--\t\tend if;\n--\tend process;\n\n--\t<SIGNAL2> <= <INPUT2>;\n\n--\tsignal2 <= not signal1;\n\n--\t<OUTPUT1> <= signal4;\n\nend Behavioral;"
}
