ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB71:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "mpu6050.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** MPU6050_t my_mpu = 
  47:Core/Src/main.c **** {
  48:Core/Src/main.c ****   .address = MPU6050_ADDR_LOW
  49:Core/Src/main.c **** };
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_I2C1_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 3


  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_I2C1_Init();
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c ****   MPU6050_Handle_t handle =
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     .rate_div = Rate_1KHz_Div,
  97:Core/Src/main.c ****     .gyro_range = Gyro_Range_250s,
  98:Core/Src/main.c ****     .accel_range = Accel_Range_4g
  99:Core/Src/main.c ****   };
 100:Core/Src/main.c ****   status_t stat = MPU6050_Init(&hi2c1, &my_mpu, handle, 0);
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Infinite loop */
 104:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 105:Core/Src/main.c ****   while (1)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c ****     HAL_Delay(50);
 111:Core/Src/main.c ****     MPU6050_ReadAccelerometer(&hi2c1, &my_mpu);
 112:Core/Src/main.c ****     MPU6050_ReadGyroscope(&hi2c1, &my_mpu);
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     Error_Handler();
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 4


 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 155:Core/Src/main.c ****   * @param None
 156:Core/Src/main.c ****   * @retval None
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c **** static void MX_I2C1_Init(void)
 159:Core/Src/main.c **** {
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 168:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 169:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 170:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 171:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 172:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 173:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 174:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 175:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 176:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 177:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /**
 188:Core/Src/main.c ****   * @brief GPIO Initialization Function
 189:Core/Src/main.c ****   * @param None
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** static void MX_GPIO_Init(void)
 193:Core/Src/main.c **** {
  26              		.loc 1 193 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              		.cfi_def_cfa_offset 48
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 5


 194:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 194 3 view .LVU1
  38              		.loc 1 194 20 is_stmt 0 view .LVU2
  39 0004 0024     		movs	r4, #0
  40 0006 0494     		str	r4, [sp, #16]
  41 0008 0594     		str	r4, [sp, #20]
  42 000a 0694     		str	r4, [sp, #24]
  43 000c 0794     		str	r4, [sp, #28]
 195:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 196:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 199:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  44              		.loc 1 199 3 is_stmt 1 view .LVU3
  45              	.LBB4:
  46              		.loc 1 199 3 view .LVU4
  47              		.loc 1 199 3 view .LVU5
  48 000e 1D4B     		ldr	r3, .L3
  49 0010 9A69     		ldr	r2, [r3, #24]
  50 0012 42F01002 		orr	r2, r2, #16
  51 0016 9A61     		str	r2, [r3, #24]
  52              		.loc 1 199 3 view .LVU6
  53 0018 9A69     		ldr	r2, [r3, #24]
  54 001a 02F01002 		and	r2, r2, #16
  55 001e 0092     		str	r2, [sp]
  56              		.loc 1 199 3 view .LVU7
  57 0020 009A     		ldr	r2, [sp]
  58              	.LBE4:
  59              		.loc 1 199 3 view .LVU8
 200:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  60              		.loc 1 200 3 view .LVU9
  61              	.LBB5:
  62              		.loc 1 200 3 view .LVU10
  63              		.loc 1 200 3 view .LVU11
  64 0022 9A69     		ldr	r2, [r3, #24]
  65 0024 42F02002 		orr	r2, r2, #32
  66 0028 9A61     		str	r2, [r3, #24]
  67              		.loc 1 200 3 view .LVU12
  68 002a 9A69     		ldr	r2, [r3, #24]
  69 002c 02F02002 		and	r2, r2, #32
  70 0030 0192     		str	r2, [sp, #4]
  71              		.loc 1 200 3 view .LVU13
  72 0032 019A     		ldr	r2, [sp, #4]
  73              	.LBE5:
  74              		.loc 1 200 3 view .LVU14
 201:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  75              		.loc 1 201 3 view .LVU15
  76              	.LBB6:
  77              		.loc 1 201 3 view .LVU16
  78              		.loc 1 201 3 view .LVU17
  79 0034 9A69     		ldr	r2, [r3, #24]
  80 0036 42F00402 		orr	r2, r2, #4
  81 003a 9A61     		str	r2, [r3, #24]
  82              		.loc 1 201 3 view .LVU18
  83 003c 9A69     		ldr	r2, [r3, #24]
  84 003e 02F00402 		and	r2, r2, #4
  85 0042 0292     		str	r2, [sp, #8]
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 6


  86              		.loc 1 201 3 view .LVU19
  87 0044 029A     		ldr	r2, [sp, #8]
  88              	.LBE6:
  89              		.loc 1 201 3 view .LVU20
 202:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  90              		.loc 1 202 3 view .LVU21
  91              	.LBB7:
  92              		.loc 1 202 3 view .LVU22
  93              		.loc 1 202 3 view .LVU23
  94 0046 9A69     		ldr	r2, [r3, #24]
  95 0048 42F00802 		orr	r2, r2, #8
  96 004c 9A61     		str	r2, [r3, #24]
  97              		.loc 1 202 3 view .LVU24
  98 004e 9B69     		ldr	r3, [r3, #24]
  99 0050 03F00803 		and	r3, r3, #8
 100 0054 0393     		str	r3, [sp, #12]
 101              		.loc 1 202 3 view .LVU25
 102 0056 039B     		ldr	r3, [sp, #12]
 103              	.LBE7:
 104              		.loc 1 202 3 view .LVU26
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 205:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 105              		.loc 1 205 3 view .LVU27
 106 0058 0B4D     		ldr	r5, .L3+4
 107 005a 2246     		mov	r2, r4
 108 005c 4FF40051 		mov	r1, #8192
 109 0060 2846     		mov	r0, r5
 110 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 111              	.LVL0:
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 208:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 112              		.loc 1 208 3 view .LVU28
 113              		.loc 1 208 23 is_stmt 0 view .LVU29
 114 0066 4FF40053 		mov	r3, #8192
 115 006a 0493     		str	r3, [sp, #16]
 209:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 116              		.loc 1 209 3 is_stmt 1 view .LVU30
 117              		.loc 1 209 24 is_stmt 0 view .LVU31
 118 006c 0123     		movs	r3, #1
 119 006e 0593     		str	r3, [sp, #20]
 210:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 120              		.loc 1 210 3 is_stmt 1 view .LVU32
 121              		.loc 1 210 24 is_stmt 0 view .LVU33
 122 0070 0694     		str	r4, [sp, #24]
 211:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 123              		.loc 1 211 3 is_stmt 1 view .LVU34
 124              		.loc 1 211 25 is_stmt 0 view .LVU35
 125 0072 0223     		movs	r3, #2
 126 0074 0793     		str	r3, [sp, #28]
 212:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 127              		.loc 1 212 3 is_stmt 1 view .LVU36
 128 0076 04A9     		add	r1, sp, #16
 129 0078 2846     		mov	r0, r5
 130 007a FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL1:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 7


 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 215:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 216:Core/Src/main.c **** }
 132              		.loc 1 216 1 is_stmt 0 view .LVU37
 133 007e 09B0     		add	sp, sp, #36
 134              		.cfi_def_cfa_offset 12
 135              		@ sp needed
 136 0080 30BD     		pop	{r4, r5, pc}
 137              	.L4:
 138 0082 00BF     		.align	2
 139              	.L3:
 140 0084 00100240 		.word	1073876992
 141 0088 00100140 		.word	1073811456
 142              		.cfi_endproc
 143              	.LFE71:
 145              		.section	.text.Error_Handler,"ax",%progbits
 146              		.align	1
 147              		.global	Error_Handler
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	Error_Handler:
 153              	.LFB72:
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /* USER CODE END 4 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 224:Core/Src/main.c ****   * @retval None
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c **** void Error_Handler(void)
 227:Core/Src/main.c **** {
 154              		.loc 1 227 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ Volatile: function does not return.
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 228:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 229:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 230:Core/Src/main.c ****   __disable_irq();
 160              		.loc 1 230 3 view .LVU39
 161              	.LBB8:
 162              	.LBI8:
 163              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 8


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 9


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 10


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 164              		.loc 2 140 27 view .LVU40
 165              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 166              		.loc 2 142 3 view .LVU41
 167              		.syntax unified
 168              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 169 0000 72B6     		cpsid i
 170              	@ 0 "" 2
 171              		.thumb
 172              		.syntax unified
 173              	.L6:
 174              	.LBE9:
 175              	.LBE8:
 231:Core/Src/main.c ****   while (1)
 176              		.loc 1 231 3 discriminator 1 view .LVU42
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****   }
 177              		.loc 1 233 3 discriminator 1 view .LVU43
 231:Core/Src/main.c ****   while (1)
 178              		.loc 1 231 9 discriminator 1 view .LVU44
 179 0002 FEE7     		b	.L6
 180              		.cfi_endproc
 181              	.LFE72:
 183              		.section	.text.MX_I2C1_Init,"ax",%progbits
 184              		.align	1
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 189              	MX_I2C1_Init:
 190              	.LFB70:
 159:Core/Src/main.c **** 
 191              		.loc 1 159 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195 0000 08B5     		push	{r3, lr}
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 3, -8
 198              		.cfi_offset 14, -4
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 11


 168:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 199              		.loc 1 168 3 view .LVU46
 168:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 200              		.loc 1 168 18 is_stmt 0 view .LVU47
 201 0002 0A48     		ldr	r0, .L11
 202 0004 0A4B     		ldr	r3, .L11+4
 203 0006 0360     		str	r3, [r0]
 169:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 204              		.loc 1 169 3 is_stmt 1 view .LVU48
 169:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 205              		.loc 1 169 25 is_stmt 0 view .LVU49
 206 0008 0A4B     		ldr	r3, .L11+8
 207 000a 4360     		str	r3, [r0, #4]
 170:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 208              		.loc 1 170 3 is_stmt 1 view .LVU50
 170:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 209              		.loc 1 170 24 is_stmt 0 view .LVU51
 210 000c 0023     		movs	r3, #0
 211 000e 8360     		str	r3, [r0, #8]
 171:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 212              		.loc 1 171 3 is_stmt 1 view .LVU52
 171:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 213              		.loc 1 171 26 is_stmt 0 view .LVU53
 214 0010 C360     		str	r3, [r0, #12]
 172:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 215              		.loc 1 172 3 is_stmt 1 view .LVU54
 172:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 216              		.loc 1 172 29 is_stmt 0 view .LVU55
 217 0012 4FF48042 		mov	r2, #16384
 218 0016 0261     		str	r2, [r0, #16]
 173:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 219              		.loc 1 173 3 is_stmt 1 view .LVU56
 173:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 220              		.loc 1 173 30 is_stmt 0 view .LVU57
 221 0018 4361     		str	r3, [r0, #20]
 174:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 222              		.loc 1 174 3 is_stmt 1 view .LVU58
 174:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 223              		.loc 1 174 26 is_stmt 0 view .LVU59
 224 001a 8361     		str	r3, [r0, #24]
 175:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 225              		.loc 1 175 3 is_stmt 1 view .LVU60
 175:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 226              		.loc 1 175 30 is_stmt 0 view .LVU61
 227 001c C361     		str	r3, [r0, #28]
 176:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 228              		.loc 1 176 3 is_stmt 1 view .LVU62
 176:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 229              		.loc 1 176 28 is_stmt 0 view .LVU63
 230 001e 0362     		str	r3, [r0, #32]
 177:Core/Src/main.c ****   {
 231              		.loc 1 177 3 is_stmt 1 view .LVU64
 177:Core/Src/main.c ****   {
 232              		.loc 1 177 7 is_stmt 0 view .LVU65
 233 0020 FFF7FEFF 		bl	HAL_I2C_Init
 234              	.LVL2:
 177:Core/Src/main.c ****   {
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 12


 235              		.loc 1 177 6 view .LVU66
 236 0024 00B9     		cbnz	r0, .L10
 185:Core/Src/main.c **** 
 237              		.loc 1 185 1 view .LVU67
 238 0026 08BD     		pop	{r3, pc}
 239              	.L10:
 179:Core/Src/main.c ****   }
 240              		.loc 1 179 5 is_stmt 1 view .LVU68
 241 0028 FFF7FEFF 		bl	Error_Handler
 242              	.LVL3:
 243              	.L12:
 244              		.align	2
 245              	.L11:
 246 002c 00000000 		.word	.LANCHOR0
 247 0030 00540040 		.word	1073763328
 248 0034 801A0600 		.word	400000
 249              		.cfi_endproc
 250              	.LFE70:
 252              		.section	.text.SystemClock_Config,"ax",%progbits
 253              		.align	1
 254              		.global	SystemClock_Config
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	SystemClock_Config:
 260              	.LFB69:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 261              		.loc 1 122 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 64
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265 0000 00B5     		push	{lr}
 266              		.cfi_def_cfa_offset 4
 267              		.cfi_offset 14, -4
 268 0002 91B0     		sub	sp, sp, #68
 269              		.cfi_def_cfa_offset 72
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 270              		.loc 1 123 3 view .LVU70
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 271              		.loc 1 123 22 is_stmt 0 view .LVU71
 272 0004 2822     		movs	r2, #40
 273 0006 0021     		movs	r1, #0
 274 0008 06A8     		add	r0, sp, #24
 275 000a FFF7FEFF 		bl	memset
 276              	.LVL4:
 124:Core/Src/main.c **** 
 277              		.loc 1 124 3 is_stmt 1 view .LVU72
 124:Core/Src/main.c **** 
 278              		.loc 1 124 22 is_stmt 0 view .LVU73
 279 000e 0023     		movs	r3, #0
 280 0010 0193     		str	r3, [sp, #4]
 281 0012 0293     		str	r3, [sp, #8]
 282 0014 0393     		str	r3, [sp, #12]
 283 0016 0493     		str	r3, [sp, #16]
 284 0018 0593     		str	r3, [sp, #20]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 285              		.loc 1 129 3 is_stmt 1 view .LVU74
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 13


 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 286              		.loc 1 129 36 is_stmt 0 view .LVU75
 287 001a 0223     		movs	r3, #2
 288 001c 0693     		str	r3, [sp, #24]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 289              		.loc 1 130 3 is_stmt 1 view .LVU76
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 290              		.loc 1 130 30 is_stmt 0 view .LVU77
 291 001e 0123     		movs	r3, #1
 292 0020 0A93     		str	r3, [sp, #40]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 293              		.loc 1 131 3 is_stmt 1 view .LVU78
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 294              		.loc 1 131 41 is_stmt 0 view .LVU79
 295 0022 1023     		movs	r3, #16
 296 0024 0B93     		str	r3, [sp, #44]
 132:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 297              		.loc 1 132 3 is_stmt 1 view .LVU80
 133:Core/Src/main.c ****   {
 298              		.loc 1 133 3 view .LVU81
 133:Core/Src/main.c ****   {
 299              		.loc 1 133 7 is_stmt 0 view .LVU82
 300 0026 06A8     		add	r0, sp, #24
 301 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 302              	.LVL5:
 133:Core/Src/main.c ****   {
 303              		.loc 1 133 6 view .LVU83
 304 002c 68B9     		cbnz	r0, .L17
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 305              		.loc 1 140 3 is_stmt 1 view .LVU84
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 306              		.loc 1 140 31 is_stmt 0 view .LVU85
 307 002e 0F23     		movs	r3, #15
 308 0030 0193     		str	r3, [sp, #4]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309              		.loc 1 142 3 is_stmt 1 view .LVU86
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 310              		.loc 1 142 34 is_stmt 0 view .LVU87
 311 0032 0021     		movs	r1, #0
 312 0034 0291     		str	r1, [sp, #8]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 313              		.loc 1 143 3 is_stmt 1 view .LVU88
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 314              		.loc 1 143 35 is_stmt 0 view .LVU89
 315 0036 0391     		str	r1, [sp, #12]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316              		.loc 1 144 3 is_stmt 1 view .LVU90
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 317              		.loc 1 144 36 is_stmt 0 view .LVU91
 318 0038 0491     		str	r1, [sp, #16]
 145:Core/Src/main.c **** 
 319              		.loc 1 145 3 is_stmt 1 view .LVU92
 145:Core/Src/main.c **** 
 320              		.loc 1 145 36 is_stmt 0 view .LVU93
 321 003a 0591     		str	r1, [sp, #20]
 147:Core/Src/main.c ****   {
 322              		.loc 1 147 3 is_stmt 1 view .LVU94
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 14


 147:Core/Src/main.c ****   {
 323              		.loc 1 147 7 is_stmt 0 view .LVU95
 324 003c 01A8     		add	r0, sp, #4
 325 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 326              	.LVL6:
 147:Core/Src/main.c ****   {
 327              		.loc 1 147 6 view .LVU96
 328 0042 20B9     		cbnz	r0, .L18
 151:Core/Src/main.c **** 
 329              		.loc 1 151 1 view .LVU97
 330 0044 11B0     		add	sp, sp, #68
 331              		.cfi_remember_state
 332              		.cfi_def_cfa_offset 4
 333              		@ sp needed
 334 0046 5DF804FB 		ldr	pc, [sp], #4
 335              	.L17:
 336              		.cfi_restore_state
 135:Core/Src/main.c ****   }
 337              		.loc 1 135 5 is_stmt 1 view .LVU98
 338 004a FFF7FEFF 		bl	Error_Handler
 339              	.LVL7:
 340              	.L18:
 149:Core/Src/main.c ****   }
 341              		.loc 1 149 5 view .LVU99
 342 004e FFF7FEFF 		bl	Error_Handler
 343              	.LVL8:
 344              		.cfi_endproc
 345              	.LFE69:
 347              		.section	.text.main,"ax",%progbits
 348              		.align	1
 349              		.global	main
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	main:
 355              	.LFB68:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 356              		.loc 1 70 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 8
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 30B5     		push	{r4, r5, lr}
 361              		.cfi_def_cfa_offset 12
 362              		.cfi_offset 4, -12
 363              		.cfi_offset 5, -8
 364              		.cfi_offset 14, -4
 365 0002 83B0     		sub	sp, sp, #12
 366              		.cfi_def_cfa_offset 24
  78:Core/Src/main.c **** 
 367              		.loc 1 78 3 view .LVU101
 368 0004 FFF7FEFF 		bl	HAL_Init
 369              	.LVL9:
  84:Core/Src/main.c **** 
 370              		.loc 1 84 3 view .LVU102
 371 0008 FFF7FEFF 		bl	SystemClock_Config
 372              	.LVL10:
  91:Core/Src/main.c ****   MX_I2C1_Init();
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 15


 373              		.loc 1 91 3 view .LVU103
 374 000c FFF7FEFF 		bl	MX_GPIO_Init
 375              	.LVL11:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 376              		.loc 1 92 3 view .LVU104
 377 0010 FFF7FEFF 		bl	MX_I2C1_Init
 378              	.LVL12:
  94:Core/Src/main.c ****   {
 379              		.loc 1 94 3 view .LVU105
  94:Core/Src/main.c ****   {
 380              		.loc 1 94 20 is_stmt 0 view .LVU106
 381 0014 0D4B     		ldr	r3, .L22
 382 0016 1B68     		ldr	r3, [r3]
 383 0018 ADF80430 		strh	r3, [sp, #4]	@ movhi
 384 001c 1B0C     		lsrs	r3, r3, #16
 385 001e 8DF80630 		strb	r3, [sp, #6]
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 386              		.loc 1 100 3 is_stmt 1 view .LVU107
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 387              		.loc 1 100 19 is_stmt 0 view .LVU108
 388 0022 0023     		movs	r3, #0
 389 0024 019A     		ldr	r2, [sp, #4]
 390 0026 0A49     		ldr	r1, .L22+4
 391 0028 0A48     		ldr	r0, .L22+8
 392 002a FFF7FEFF 		bl	MPU6050_Init
 393              	.LVL13:
 394              	.L20:
 105:Core/Src/main.c ****   {
 395              		.loc 1 105 3 is_stmt 1 discriminator 1 view .LVU109
 110:Core/Src/main.c ****     MPU6050_ReadAccelerometer(&hi2c1, &my_mpu);
 396              		.loc 1 110 5 discriminator 1 view .LVU110
 397 002e 3220     		movs	r0, #50
 398 0030 FFF7FEFF 		bl	HAL_Delay
 399              	.LVL14:
 111:Core/Src/main.c ****     MPU6050_ReadGyroscope(&hi2c1, &my_mpu);
 400              		.loc 1 111 5 discriminator 1 view .LVU111
 401 0034 064D     		ldr	r5, .L22+4
 402 0036 074C     		ldr	r4, .L22+8
 403 0038 2946     		mov	r1, r5
 404 003a 2046     		mov	r0, r4
 405 003c FFF7FEFF 		bl	MPU6050_ReadAccelerometer
 406              	.LVL15:
 112:Core/Src/main.c ****   }
 407              		.loc 1 112 5 discriminator 1 view .LVU112
 408 0040 2946     		mov	r1, r5
 409 0042 2046     		mov	r0, r4
 410 0044 FFF7FEFF 		bl	MPU6050_ReadGyroscope
 411              	.LVL16:
 105:Core/Src/main.c ****   {
 412              		.loc 1 105 9 discriminator 1 view .LVU113
 413 0048 F1E7     		b	.L20
 414              	.L23:
 415 004a 00BF     		.align	2
 416              	.L22:
 417 004c 00000000 		.word	.LANCHOR1
 418 0050 00000000 		.word	.LANCHOR2
 419 0054 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 16


 420              		.cfi_endproc
 421              	.LFE68:
 423              		.global	my_mpu
 424              		.global	hi2c1
 425              		.section	.rodata
 426              		.align	2
 427              		.set	.LANCHOR1,. + 0
 428              	.LC0:
 429 0000 07       		.byte	7
 430 0001 00       		.byte	0
 431 0002 01       		.byte	1
 432              		.section	.bss.hi2c1,"aw",%nobits
 433              		.align	2
 434              		.set	.LANCHOR0,. + 0
 437              	hi2c1:
 438 0000 00000000 		.space	84
 438      00000000 
 438      00000000 
 438      00000000 
 438      00000000 
 439              		.section	.data.my_mpu,"aw"
 440              		.align	2
 441              		.set	.LANCHOR2,. + 0
 444              	my_mpu:
 445 0000 D0       		.byte	-48
 446 0001 00000000 		.space	39
 446      00000000 
 446      00000000 
 446      00000000 
 446      00000000 
 447              		.text
 448              	.Letext0:
 449              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 450              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 451              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 452              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 453              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 454              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 455              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 456              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 457              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 458              		.file 12 "Core/Inc/operation_status.h"
 459              		.file 13 "Core/Inc/mpu6050.h"
 460              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 461              		.file 15 "<built-in>"
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:140    .text.MX_GPIO_Init:00000084 $d
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:146    .text.Error_Handler:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:152    .text.Error_Handler:00000000 Error_Handler
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:184    .text.MX_I2C1_Init:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:189    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:246    .text.MX_I2C1_Init:0000002c $d
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:253    .text.SystemClock_Config:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:259    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:348    .text.main:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:354    .text.main:00000000 main
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:417    .text.main:0000004c $d
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:444    .data.my_mpu:00000000 my_mpu
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:437    .bss.hi2c1:00000000 hi2c1
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:426    .rodata:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:433    .bss.hi2c1:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccqX9D5a.s:440    .data.my_mpu:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MPU6050_Init
HAL_Delay
MPU6050_ReadAccelerometer
MPU6050_ReadGyroscope
