m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/owner/Desktop/LiCy/VHDL/interleaver/simulation/modelsim
Einterleaver
Z1 w1474680859
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/owner/Desktop/LiCy/VHDL/interleaver/interleaver.vhd
Z6 FC:/Users/owner/Desktop/LiCy/VHDL/interleaver/interleaver.vhd
l0
L24
V>WBeSLV>=H8L?bhU`mEAH3
!s100 a2_iZF`EfTmkB1IQ=5SVe1
Z7 OV;C;10.4d;61
31
Z8 !s110 1474749330
!i10b 1
Z9 !s108 1474749330.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/owner/Desktop/LiCy/VHDL/interleaver/interleaver.vhd|
Z11 !s107 C:/Users/owner/Desktop/LiCy/VHDL/interleaver/interleaver.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abehavior
R2
R3
R4
DEx4 work 11 interleaver 0 22 >WBeSLV>=H8L?bhU`mEAH3
l73
L51
V1[4ACiS430nS0N5[giQE;2
!s100 C;N9iBP;:d^5WTThza0Zm1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Einterlv_tst
Z14 w1474680915
R3
R4
R0
Z15 8C:/Users/owner/Desktop/LiCy/VHDL/interleaver/simulation/modelsim/interleaver.vht
Z16 FC:/Users/owner/Desktop/LiCy/VHDL/interleaver/simulation/modelsim/interleaver.vht
l0
L31
V_fJDLIM<QaB^2N50f]oB03
!s100 <z5]Lm:MYRJWSBjRKX9h72
R7
31
Z17 !s110 1474749331
!i10b 1
Z18 !s108 1474749331.000000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/owner/Desktop/LiCy/VHDL/interleaver/simulation/modelsim/interleaver.vht|
Z20 !s107 C:/Users/owner/Desktop/LiCy/VHDL/interleaver/simulation/modelsim/interleaver.vht|
!i113 1
R12
R13
Ainterleaver_arch
R3
R4
DEx4 work 11 interlv_tst 0 22 _fJDLIM<QaB^2N50f]oB03
l70
L33
VN1bR6l^;Qc>0LZ=Bb<R:f1
!s100 gZc7F84TARS3=7Fjigi4?3
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Eram
Z21 w1474672574
Z22 DPx9 altera_mf 20 altera_mf_components 0 22 JIZVPUohD7dNa?8:C5^LG2
R3
R4
R0
Z23 8C:/Users/owner/Desktop/LiCy/VHDL/interleaver/ram.vhd
Z24 FC:/Users/owner/Desktop/LiCy/VHDL/interleaver/ram.vhd
l0
L43
V1[dMQl4>S6^@f_@Raha=00
!s100 ^m>;?:Qfc>A<bnDL5o`@R1
R7
31
R17
!i10b 1
R9
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/owner/Desktop/LiCy/VHDL/interleaver/ram.vhd|
Z26 !s107 C:/Users/owner/Desktop/LiCy/VHDL/interleaver/ram.vhd|
!i113 1
R12
R13
Asyn
R22
R3
R4
DEx4 work 3 ram 0 22 1[dMQl4>S6^@f_@Raha=00
l59
L55
VBm[0GkhggFgdaNb;?QD063
!s100 00O3aDK]EH`S?h^WP<1d`3
R7
31
R17
!i10b 1
R9
R25
R26
!i113 1
R12
R13
