# Day 12: Synchronous FIFO

## Objective
Implement a synchronous FIFO with read/write operations, full/empty flags, and test its behavior.

## Tools
- Icarus Verilog
- GTKWave

## Files
- `src/fifo.v` - RTL
- `src/fifo_tb.v` - Testbench
- `run.sh` - Run simulation

## Output
- `fifo.vcd` waveform
