Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep 12 01:40:59 2024
| Host         : DESKTOP-9UI98RB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blk_diag1_wrapper_control_sets_placed.rpt
| Design       : blk_diag1_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   236 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     5 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             414 |          115 |
| No           | No                    | Yes                    |             116 |           44 |
| No           | Yes                   | No                     |             219 |           73 |
| Yes          | No                    | No                     |             541 |          132 |
| Yes          | No                    | Yes                    |             161 |           44 |
| Yes          | Yes                   | No                     |             209 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                     Clock Signal                                    |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  blk_diag1_i/sck_divider/U0/clk_out                                                 |                                                                                                                                                                 | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N                                                                                                    |                1 |              1 |         1.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                 | blk_diag1_i/processing_system7_0/inst/FCLK_RESET1_N                                                                                                    |                1 |              1 |         1.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2                                    |                                                                                                                                                                 | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N                                                                                                    |                1 |              1 |         1.00 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG |                                                                                                                                                                 |                                                                                                                                                        |                1 |              2 |         2.00 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG |                                                                                                                                                                 | blk_diag1_i/util_vector_logic_0/Res[0]                                                                                                                 |                1 |              2 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                        |                1 |              2 |         2.00 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG |                                                                                                                                                                 | blk_diag1_i/midi_receiver_0/U0/status[2]_i_1_n_0                                                                                                       |                1 |              3 |         3.00 |
| ~blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 |                                                                                                                                                        |                3 |              3 |         1.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                 |                                                                                                                                                        |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                      | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                         | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                         |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/adsr_sel_reg_n_0_[0]                                                                                                                |                                                                                                                                                        |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                              | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                           | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                  |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                        |                3 |              4 |         1.33 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/adsr_sel_reg_n_0_[1]                                                                                                                |                                                                                                                                                        |                1 |              4 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                   |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              5 |         5.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | blk_diag1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                     |                3 |              6 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                           |                3 |              6 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                          | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                       |                3 |              7 |         2.33 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/rel_reg[7]_i_1__0_n_0                                                                           |                                                                                                                                                        |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/modify_reg_n_0_[1]                                                                              | clear_params_IBUF                                                                                                                                      |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/sustain_reg[7]_i_1__0_n_0                                                                       |                                                                                                                                                        |                3 |              8 |         2.67 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/midi_receiver_0/U0/packet_2_1                                                                                                                       | blk_diag1_i/util_vector_logic_0/Res[0]                                                                                                                 |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/modify_reg_n_0_[2]                                                                              | clear_params_IBUF                                                                                                                                      |                3 |              8 |         2.67 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/midi_receiver_0/U0/packet_1_0                                                                                                                       | blk_diag1_i/util_vector_logic_0/Res[0]                                                                                                                 |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/attack_reg[7]_i_1__0_n_0                                                                        |                                                                                                                                                        |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/oscillator_0/U0/vcf_envelope/envelope                                                                                                               | blk_diag1_i/oscillator_0/U0/wav/clear                                                                                                                  |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/oscillator_0/U0/vca_envelope/envelope                                                                                                               | blk_diag1_i/oscillator_0/U0/wav/clear                                                                                                                  |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            | blk_diag1_i/vcf_enc/U0/shift_register_0                                                                                                                         |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            | blk_diag1_i/vca_enc/U0/shift_register_0                                                                                                                         |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                          |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                               | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                     | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                4 |              8 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                               | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                5 |              8 |         1.60 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                        | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                         | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                |                5 |              8 |         1.60 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/decay_reg_0                                                                                     |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/modify_reg_n_0_[0]                                                                              | clear_params_IBUF                                                                                                                                      |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/modify_reg_n_0_[3]                                                                              | clear_params_IBUF                                                                                                                                      |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/attack_reg                                                                                      |                                                                                                                                                        |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/modify_reg_n_0_[2]                                                                              | clear_params_IBUF                                                                                                                                      |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/EN                                                                                              | clear_params_IBUF                                                                                                                                      |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/rel_reg_2                                                                                       |                                                                                                                                                        |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[0].adsr_config_inst/sustain_reg_1                                                                                   |                                                                                                                                                        |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/modify_reg_n_0_[0]                                                                              | clear_params_IBUF                                                                                                                                      |                2 |              8 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/decay_reg[7]_i_1__0_n_0                                                                         |                                                                                                                                                        |                3 |              8 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/param_file_0/U0/gen_adsr_config[1].adsr_config_inst/modify_reg_n_0_[3]                                                                              | clear_params_IBUF                                                                                                                                      |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                 |                3 |             10 |         3.33 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                |                                                                                                                                                        |                2 |             11 |         5.50 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 |                                                                                                                                                        |                7 |             12 |         1.71 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_RCLK.RCLK_CDC/rst_reg                                                                              | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                |                2 |             12 |         6.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |         3.25 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                          | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                7 |             14 |         2.00 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/midi_receiver_0/U0/param_change_i_1_n_0                                                                                                             | blk_diag1_i/util_vector_logic_0/Res[0]                                                                                                                 |                3 |             14 |         4.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                2 |             14 |         7.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                2 |             14 |         7.00 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/midi_receiver_0/U0/note_number[7]_i_1_n_0                                                                                                           | blk_diag1_i/util_vector_logic_0/Res[0]                                                                                                                 |                4 |             15 |         3.75 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/E[0]                                                                                   |                                                                                                                                                        |                6 |             16 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/oscillator_0/U0/wav/clear                                                                                                                  |                5 |             16 |         3.20 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                        |                6 |             17 |         2.83 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                |                6 |             18 |         3.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                        |                8 |             20 |         2.50 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                4 |             21 |         5.25 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |                3 |             21 |         7.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            | blk_diag1_i/audio_out_enc/U0/shift_register_0                                                                                                                   |                                                                                                                                                        |                5 |             24 |         4.80 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/audio_mixer_0/U0/sum[25]_i_1_n_0                                                                                                           |                7 |             26 |         3.71 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/sclr_i                                                                                             |                6 |             27 |         4.50 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                7 |             28 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                6 |             28 |         4.67 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 | blk_diag1_i/audio_out_enc/U0/shift_register_0                                                                                                          |                8 |             28 |         3.50 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                9 |             28 |         3.11 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                6 |             28 |         4.67 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 | blk_diag1_i/vca_enc/U0/shift_register_0                                                                                                                |                8 |             28 |         3.50 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 | blk_diag1_i/vcf_enc/U0/shift_register_0                                                                                                                |                8 |             28 |         3.50 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/midi_receiver_0/U0/data_receive.count[0]_i_2_n_0                                                                                                    | blk_diag1_i/midi_receiver_0/U0/data_receive.count[0]_i_1_n_0                                                                                           |                8 |             32 |         4.00 |
|  blk_diag1_i/clock_divider_1/U0/clk_out_BUFG                                        |                                                                                                                                                                 | blk_diag1_i/processing_system7_0/inst/FCLK_RESET1_N                                                                                                    |               13 |             33 |         2.54 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG                                            |                                                                                                                                                                 | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N                                                                                                    |               14 |             33 |         2.36 |
|  blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/GENERATING_EXTERNAL_XIN.XIN_CDC/xout_BUFG | blk_diag1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ip2intc_irpt                                                                                             | blk_diag1_i/midi_receiver_0/U0/status_data[7]_i_1_n_0                                                                                                  |               10 |             36 |         3.60 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 | blk_diag1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |               16 |             48 |         3.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    | blk_diag1_i/processing_system7_0/inst/FCLK_RESET0_N                                                                                                             |                                                                                                                                                        |               37 |            158 |         4.27 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                 |                                                                                                                                                        |              105 |            398 |         3.79 |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


