
---------- Begin Simulation Statistics ----------
simSeconds                                   0.016294                       # Number of seconds simulated (Second)
simTicks                                  16294367322                       # Number of ticks simulated (Tick)
finalTick                                 16294367322                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    985.32                       # Real time elapsed on the host (Second)
hostTickRate                                 16537175                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   77590076                       # Number of bytes of host memory used (Byte)
simInsts                                      6444945                       # Number of instructions simulated (Count)
simOps                                       12421386                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                     6541                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      12606                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l3cache.demandHits::writebacks      1082307                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::functional      1027271                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::interrupt      1029136                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.cc_l3cache.prefetcher      1028616                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher      1028736                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches1.prefetcher      1023687                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches2.prefetcher      1023466                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches3.prefetcher      1026509                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches4.prefetcher          225                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher          214                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches6.prefetcher          199                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches7.prefetcher          242                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l2cache.prefetcher          526                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.data          247                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores1.core.data          261                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores2.core.data          243                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores3.core.data          247                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores4.core.data          252                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores5.core.data          257                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores6.core.data          273                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores7.core.data          233                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::total      8273147                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::writebacks      1082307                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::functional      1027271                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::interrupt      1029136                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.cc_l3cache.prefetcher      1028616                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher      1028736                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches1.prefetcher      1023687                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches2.prefetcher      1023466                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches3.prefetcher      1026509                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches4.prefetcher          225                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher          214                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches6.prefetcher          199                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches7.prefetcher          242                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l2cache.prefetcher          526                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.data          247                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores1.core.data          261                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores2.core.data          243                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores3.core.data          247                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores4.core.data          252                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores5.core.data          257                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores6.core.data          273                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores7.core.data          233                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::total      8273147                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher        51365                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher        50665                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches2.prefetcher        51204                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches3.prefetcher        51123                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches4.prefetcher        51276                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches5.prefetcher        50649                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches6.prefetcher        50788                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher        50799                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l2cache.prefetcher        26793                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.inst         1209                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.data        74648                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.inst           40                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.data        73481                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.inst            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.data        73327                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.data        73242                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.data        73291                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.data        73546                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.data        73282                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.data        73449                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::total      1024189                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher        51365                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher        50665                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches2.prefetcher        51204                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches3.prefetcher        51123                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches4.prefetcher        51276                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches5.prefetcher        50649                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches6.prefetcher        50788                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher        50799                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l2cache.prefetcher        26793                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.inst         1209                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.data        74648                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.inst           40                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.data        73481                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.inst            4                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.data        73327                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.data        73242                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.data        73291                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.data        73546                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.data        73282                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.data        73449                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::total      1024189                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher  10226265061                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher  10106008542                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches2.prefetcher  10192488967                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches3.prefetcher  10210767328                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches4.prefetcher  10208307253                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches5.prefetcher  10157585086                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches6.prefetcher  10118971309                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher  10144178996                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l2cache.prefetcher   4880540168                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.inst     65999268                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.data  12718777453                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.inst      2611719                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.data  12662147776                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.inst       202131                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.data  12652260816                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.inst       156510                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.data  12642746870                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.data  12648209551                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.data  12662513274                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores6.core.data  12665008805                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.inst       300033                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.data  12648324255                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::total 187614371171                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher  10226265061                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher  10106008542                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches2.prefetcher  10192488967                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches3.prefetcher  10210767328                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches4.prefetcher  10208307253                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches5.prefetcher  10157585086                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches6.prefetcher  10118971309                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher  10144178996                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l2cache.prefetcher   4880540168                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.inst     65999268                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.data  12718777453                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.inst      2611719                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.data  12662147776                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.inst       202131                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.data  12652260816                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.inst       156510                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.data  12642746870                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.data  12648209551                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.data  12662513274                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores6.core.data  12665008805                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.inst       300033                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.data  12648324255                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::total 187614371171                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandAccesses::writebacks      1082307                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::functional      1027271                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::interrupt      1029136                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.cc_l3cache.prefetcher      1028616                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher      1080101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher      1074352                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches2.prefetcher      1074670                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches3.prefetcher      1077632                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches4.prefetcher        51501                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher        50863                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches6.prefetcher        50987                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher        51041                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l2cache.prefetcher        27319                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.inst         1209                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.data        74895                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.data        73742                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.inst            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.data        73570                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.inst            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.data        73489                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.data        73543                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.data        73803                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.data        73555                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.inst            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.data        73682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::total      9297336                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::writebacks      1082307                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::functional      1027271                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::interrupt      1029136                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.cc_l3cache.prefetcher      1028616                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher      1080101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher      1074352                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches2.prefetcher      1074670                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches3.prefetcher      1077632                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches4.prefetcher        51501                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher        50863                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches6.prefetcher        50987                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher        51041                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l2cache.prefetcher        27319                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.inst         1209                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.data        74895                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.data        73742                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.inst            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.data        73570                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.inst            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.data        73489                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.data        73543                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.data        73803                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.data        73555                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.inst            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.data        73682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::total      9297336                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.047556                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.047159                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.047646                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.047440                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995631                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.995793                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.996097                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995259                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l2cache.prefetcher     0.980746                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.data     0.996702                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.data     0.996461                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.data     0.996697                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.data     0.996639                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.data     0.996573                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.data     0.996518                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.data     0.996288                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.data     0.996838                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::total     0.110159                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.047556                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.047159                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.047646                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.047440                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995631                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.995793                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.996097                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995259                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l2cache.prefetcher     0.980746                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.data     0.996702                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.data     0.996461                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.data     0.996697                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.data     0.996639                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.data     0.996573                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.data     0.996518                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.data     0.996288                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.data     0.996838                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::total     0.110159                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 199090.140387                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199467.256331                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 199056.498848                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199729.423704                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 199085.483521                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200548.581137                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 199239.413031                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199692.493868                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l2cache.prefetcher 182157.286157                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.inst 54589.965261                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.data 170383.365301                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.inst 65292.975000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.data 172318.664362                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.inst 50532.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.data 172545.730986                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.inst        52170                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.data 172616.079162                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.data 172575.207747                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.data 172171.338672                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores6.core.data 172825.643473                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.inst 60006.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.data 172205.533840                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::total 183183.349139                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 199090.140387                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199467.256331                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 199056.498848                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199729.423704                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 199085.483521                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200548.581137                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 199239.413031                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199692.493868                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l2cache.prefetcher 182157.286157                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.inst 54589.965261                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.data 170383.365301                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.inst 65292.975000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.data 172318.664362                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.inst 50532.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.data 172545.730986                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.inst        52170                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.data 172616.079162                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.data 172575.207747                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.data 172171.338672                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores6.core.data 172825.643473                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.inst 60006.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.data 172205.533840                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::total 183183.349139                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.blockedCycles::no_mshrs      3327849                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_mshrs        53832                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.avgBlocked::no_mshrs    61.819160                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.writebacks::writebacks      1527971                       # number of writebacks (Count)
board.cache_hierarchy.cc_l3cache.writebacks::total      1527971                       # number of writebacks (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches2.prefetcher            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches3.prefetcher           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches5.prefetcher           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches6.prefetcher           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches7.prefetcher           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l2cache.prefetcher         6617                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores0.core.data            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores1.core.data            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores2.core.data            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores3.core.data            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores4.core.data            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores5.core.data            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores6.core.data            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::processor.cores7.core.data            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::total         6747                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches2.prefetcher            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches3.prefetcher           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches5.prefetcher           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches6.prefetcher           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches7.prefetcher           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l2cache.prefetcher         6617                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores0.core.data            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores1.core.data            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores2.core.data            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores3.core.data            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores4.core.data            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores5.core.data            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores6.core.data            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::processor.cores7.core.data            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::total         6747                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51362                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50657                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51196                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51113                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51267                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50636                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50776                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher        50785                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l2cache.prefetcher        20176                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.inst         1209                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.data        74644                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.data        73477                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.inst            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.data        73321                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.inst            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.data        73235                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.data        73283                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.data        73539                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores6.core.data        73273                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.data        73441                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::total      1017442                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.cc_l3cache.prefetcher        11171                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51362                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50657                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51196                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51113                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51267                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50636                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50776                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher        50785                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher        20176                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.inst         1209                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.data        74644                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.data        73477                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.inst            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.data        73321                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.inst            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.data        73235                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.data        73283                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.data        73539                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores6.core.data        73273                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.data        73441                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::total      1028613                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  10209041968                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  10088440793                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  10174698103                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  10193032414                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  10190673571                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  10140157198                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  10100989975                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  10126086440                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l2cache.prefetcher   4131201080                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.inst     65596671                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.data  12693615640                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.inst      2598399                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.data  12637257691                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.inst       200799                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.data  12627415686                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.inst       155511                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.data  12617776200                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.data  12623105107                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.data  12637124022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores6.core.data  12639651188                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.inst       298368                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.data  12623281228                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::total 186522398052                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher   1523150426                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  10209041968                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  10088440793                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  10174698103                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  10193032414                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  10190673571                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  10140157198                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  10100989975                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  10126086440                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher   4131201080                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.inst     65596671                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.data  12693615640                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.inst      2598399                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.data  12637257691                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.inst       200799                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.data  12627415686                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.inst       155511                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.data  12617776200                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.data  12623105107                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.data  12637124022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores6.core.data  12639651188                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.inst       298368                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.data  12623281228                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::total 188045548478                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.047553                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.047151                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.047639                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.047431                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995456                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.995537                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995862                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.994984                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.738534                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.data     0.996649                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.data     0.996406                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.data     0.996615                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.data     0.996544                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.data     0.996465                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.data     0.996423                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores6.core.data     0.996166                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.data     0.996729                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::total     0.109434                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.cc_l3cache.prefetcher     0.010860                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.047553                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.047151                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.047639                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.047431                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995456                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.995537                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995862                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.994984                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.738534                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.data     0.996649                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.data     0.996406                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.data     0.996615                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.data     0.996544                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.data     0.996465                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.data     0.996423                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores6.core.data     0.996166                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.data     0.996729                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::total     0.110635                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 198766.441494                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199151.959117                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 198740.098894                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199421.525131                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 198776.475530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200255.889051                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 198932.369131                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199391.285616                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 204758.181998                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 54256.965261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 170055.404855                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 64959.975000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.data 171989.298570                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.inst 50199.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.data 172220.996522                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.inst        51837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.data 172291.611934                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.data 172251.478610                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.data 171842.478440                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores6.core.data 172500.800950                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.inst 59673.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.data 171883.297177                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::total 183324.846087                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 136348.619282                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 198766.441494                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199151.959117                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 198740.098894                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199421.525131                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 198776.475530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200255.889051                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 198932.369131                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199391.285616                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 204758.181998                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 54256.965261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 170055.404855                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 64959.975000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.data 171989.298570                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.inst 50199.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.data 172220.996522                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.inst        51837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.data 172291.611934                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.data 172251.478610                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.data 171842.478440                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores6.core.data 172500.800950                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.inst 59673.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.data 171883.297177                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::total 182814.672261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.replacements      1530438                       # number of replacements (Count)
board.cache_hierarchy.cc_l3cache.CleanEvict.mshrMisses::writebacks         1787                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.CleanEvict.mshrMisses::total         1787                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.cc_l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l3cache.prefetcher        11171                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::total        11171                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher   1523150426                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::total   1523150426                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 136348.619282                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::total 136348.619282                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores0.core.data          241                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores1.core.data          261                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores2.core.data          243                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores3.core.data          247                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores4.core.data          252                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores5.core.data          257                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores6.core.data          273                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores7.core.data          233                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::total         2007                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher           19                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches1.prefetcher           22                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches2.prefetcher           26                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches3.prefetcher           23                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches4.prefetcher           21                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches6.prefetcher           15                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches7.prefetcher           24                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores0.core.data        73511                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores1.core.data        73476                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores2.core.data        73324                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores3.core.data        73240                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores4.core.data        73289                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores5.core.data        73544                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores6.core.data        73280                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores7.core.data        73446                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::total       587270                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      3684241                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher      4469859                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches2.prefetcher      5086407                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches3.prefetcher      4480140                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches4.prefetcher      3429790                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches5.prefetcher      2074096                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches6.prefetcher      2731362                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher      4709472                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores0.core.data  12660038584                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores1.core.data  12661771819                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores2.core.data  12652067343                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores3.core.data  12642626990                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores4.core.data  12648089671                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores5.core.data  12662393394                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores6.core.data  12664888925                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores7.core.data  12648136443                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::total 101270678536                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           19                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches1.prefetcher           22                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches2.prefetcher           26                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches3.prefetcher           23                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches4.prefetcher           21                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches6.prefetcher           15                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches7.prefetcher           24                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores0.core.data        73752                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores1.core.data        73737                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores2.core.data        73567                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores3.core.data        73487                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores4.core.data        73541                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores5.core.data        73801                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores6.core.data        73553                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores7.core.data        73679                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::total       589277                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches2.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches3.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches4.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches5.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches6.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores0.core.data     0.996732                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores1.core.data     0.996460                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores2.core.data     0.996697                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores3.core.data     0.996639                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores4.core.data     0.996573                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores5.core.data     0.996518                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores6.core.data     0.996288                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores7.core.data     0.996838                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::total     0.996594                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 193907.421053                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 203175.409091                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 195631.038462                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 194788.695652                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 163323.333333                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 207409.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 182090.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher       196228                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 172219.648542                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 172325.273817                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores2.core.data 172550.151969                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores3.core.data 172619.156062                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores4.core.data 172578.281475                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores5.core.data 172174.390759                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores6.core.data 172828.724413                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores7.core.data 172210.010661                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::total 172443.132692                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores0.core.data            4                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores1.core.data            4                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores2.core.data            6                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores3.core.data            7                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores4.core.data            8                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores5.core.data            7                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores6.core.data            9                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::processor.cores7.core.data            8                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrHits::total           53                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           19                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher           22                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher           26                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher           23                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher           21                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher           15                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher           24                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores0.core.data        73507                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores1.core.data        73472                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores2.core.data        73318                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores3.core.data        73233                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores4.core.data        73281                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores5.core.data        73537                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores6.core.data        73271                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores7.core.data        73438                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::total       587217                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3677914                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher      4462533                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher      5077749                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher      4472481                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher      3422797                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher      2070766                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher      2726367                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher      4701480                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data  12635255392                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data  12636883399                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores2.core.data  12627223212                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores3.core.data  12617656986                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores4.core.data  12622985893                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores5.core.data  12637004808                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores6.core.data  12639531974                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores7.core.data  12623094415                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::total 101070248166                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.996678                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.996406                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.996615                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.996544                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores4.core.data     0.996465                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores5.core.data     0.996423                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores6.core.data     0.996166                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores7.core.data     0.996729                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::total     0.996504                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 193574.421053                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 202842.409091                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 195298.038462                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 194455.695652                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 162990.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 207076.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 181757.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher       195895                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 171891.865972                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 171995.908632                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 172225.418206                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 172294.689361                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 172254.552926                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 171845.530930                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 172503.882491                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 171887.774926                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::total 172117.374269                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadReq.hits::writebacks        33585                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::functional         4037                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::interrupt         2390                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::cache_hierarchy.cc_l3cache.prefetcher          702                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::cache_hierarchy.l1dcaches0.prefetcher          686                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::cache_hierarchy.l1dcaches1.prefetcher          702                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::cache_hierarchy.l1dcaches2.prefetcher          686                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::cache_hierarchy.l1dcaches3.prefetcher          177                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::total        42965                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::writebacks        33585                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::functional         4037                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::interrupt         2390                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::cache_hierarchy.cc_l3cache.prefetcher          702                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          686                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::cache_hierarchy.l1dcaches1.prefetcher          702                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::cache_hierarchy.l1dcaches2.prefetcher          686                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::cache_hierarchy.l1dcaches3.prefetcher          177                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::total        42965                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher          256                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher          223                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches2.prefetcher          250                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches3.prefetcher          264                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches4.prefetcher          225                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher          214                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches6.prefetcher          199                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches7.prefetcher          242                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l2cache.prefetcher          526                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::processor.cores0.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::total         2405                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher        51346                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher        50643                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches2.prefetcher        51178                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches3.prefetcher        51100                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches4.prefetcher        51255                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches5.prefetcher        50639                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches6.prefetcher        50773                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher        50775                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l2cache.prefetcher        26793                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1209                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.data         1137                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.inst           40                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.data            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.inst            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.data            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores6.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.data            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::total       436919                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher  10222580820                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher  10101538683                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches2.prefetcher  10187402560                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches3.prefetcher  10206287188                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches4.prefetcher  10204877463                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches5.prefetcher  10155510990                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches6.prefetcher  10116239947                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher  10139469524                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2cache.prefetcher   4880540168                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     65999268                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     58738869                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst      2611719                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.data       375957                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.inst       202131                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.data       193473                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.inst       156510                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores6.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.inst       300033                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.data       187812                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::total  86343692635                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher        51602                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher        50866                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches2.prefetcher        51428                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches3.prefetcher        51364                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches4.prefetcher        51480                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher        50853                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches6.prefetcher        50972                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher        51017                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l2cache.prefetcher        27319                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         1209                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.data         1143                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.inst            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores6.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.inst            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::total       439324                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.995039                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.995616                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches2.prefetcher     0.995139                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches3.prefetcher     0.994860                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches4.prefetcher     0.995629                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches5.prefetcher     0.995792                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches6.prefetcher     0.996096                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher     0.995256                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l2cache.prefetcher     0.980746                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.994751                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::total     0.994526                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 199092.058193                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199465.645459                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 199058.239087                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199731.647515                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 199100.135850                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200547.226249                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 199244.479290                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199694.131443                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2cache.prefetcher 182157.286157                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54589.965261                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 51661.274406                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 65292.975000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 75191.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 50532.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        64491                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        52170                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 60006.600000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        62604                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::total 197619.450367                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches2.prefetcher            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches3.prefetcher           10                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches5.prefetcher           13                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches6.prefetcher           12                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches7.prefetcher           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2cache.prefetcher         6617                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::total         6694                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51343                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50635                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51170                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51090                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51246                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50626                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50761                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher        50761                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2cache.prefetcher        20176                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1209                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1137                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           40                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::total       430225                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  10205364054                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  10083978260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  10169620354                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  10188559933                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  10187250774                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  10138086432                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  10098263608                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  10121384960                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher   4131201080                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     65596671                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     58360248                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      2598399                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       374292                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       200799                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       192474                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       155511                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       298368                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data       186813                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::total  85452149886                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994981                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995459                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.994983                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.994666                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995455                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.995536                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995860                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.994982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher     0.738534                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.994751                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::total     0.979289                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 198768.362854                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 199150.355683                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 198741.847841                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 199423.760677                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 198791.140265                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 200254.541777                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 198937.444258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 199392.938673                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 204758.181998                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 54256.965261                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 51328.274406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 64959.975000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 74858.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 50199.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        64158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        51837                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 59673.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        62271                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::total 198621.999851                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.WriteReq.hits::writebacks      1048722                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::functional      1023234                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::interrupt      1026746                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::cache_hierarchy.cc_l3cache.prefetcher      1027914                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::cache_hierarchy.l1dcaches0.prefetcher      1027794                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::cache_hierarchy.l1dcaches1.prefetcher      1022762                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::cache_hierarchy.l1dcaches2.prefetcher      1022530                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::cache_hierarchy.l1dcaches3.prefetcher      1026068                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::total      8225770                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::writebacks      1048722                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::functional      1023234                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::interrupt      1026746                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::cache_hierarchy.cc_l3cache.prefetcher      1027914                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::cache_hierarchy.l1dcaches0.prefetcher      1027794                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::cache_hierarchy.l1dcaches1.prefetcher      1022762                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::cache_hierarchy.l1dcaches2.prefetcher      1022530                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::cache_hierarchy.l1dcaches3.prefetcher      1026068                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::total      8225770                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WritebackDirty.hits::writebacks       763982                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.cc_l3cache.WritebackDirty.hits::total       763982                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.cc_l3cache.WritebackDirty.accesses::writebacks       763982                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WritebackDirty.accesses::total       763982                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.prefetcher.demandMshrMisses      1017442                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIssued        11673                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUseful         4412                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.accuracy     0.377966                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.coverage     0.004318                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInCache          301                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInMSHR          201                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfLate          502                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIdentified        48762                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfBufferHit        10991                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedDemand        19674                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedFull            6                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfSpanPage        36326                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.tags.tagsInUse 246620.095819                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l3cache.tags.totalRefs     10065830                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.sampledRefs      1792582                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.avgRefs     5.615269                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l3cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l3cache.tags.occupancies::writebacks 106975.558043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.cc_l3cache.prefetcher  1426.647604                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  6989.355499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher  6868.683775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher  6967.633380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher  6946.489943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher  6949.998172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher  6904.791791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher  6909.024437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher  6907.572039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher  2776.253440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.inst   137.088217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.data 10093.687115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.inst     3.993543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.data  9978.345450                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.inst     0.394124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.data  9958.933500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.inst     0.294595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.data  9949.688262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.data  9958.178673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.data  9988.435975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores6.core.data  9950.796247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.inst     0.485279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.data  9977.766716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::writebacks     0.408079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.cc_l3cache.prefetcher     0.005442                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.026662                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.026202                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.026579                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.026499                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.026512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.026340                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.026356                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.026350                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.010591                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.inst     0.000523                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.data     0.038504                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.inst     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.data     0.038064                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.data     0.037990                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.data     0.037955                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.data     0.037987                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.data     0.038103                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores6.core.data     0.037959                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.data     0.038062                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::total     0.940781                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1022       112183                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1024       149961                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::0          451                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::1         4099                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::2        40291                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::3        67342                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::0          593                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::1         5375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::2        54190                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::3        89803                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1022     0.427944                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1024     0.572056                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.tagAccesses    162803830                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.dataAccesses    162803830                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data       997857                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total       997857                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data       997857                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total       997857                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data        81304                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total        81304                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data        81304                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total        81304                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data  15987754242                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total  15987754242                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data  15987754242                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total  15987754242                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data      1079161                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total      1079161                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data      1079161                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total      1079161                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.075340                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.075340                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.075340                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.075340                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 196641.668823                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 196641.668823                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 196641.668823                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 196641.668823                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks       128523                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total       128523                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data         2966                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total         2966                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data         2966                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total         2966                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data        78338                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total        78338                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51931                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data        78338                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total       130269                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data  15730580340                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total  15730580340                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  12262824067                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data  15730580340                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total  27993404407                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.072592                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.072592                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.072592                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.120713                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 200803.956445                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 200803.956445                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 236136.875219                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 200803.956445                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 214889.224658                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements       129697                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51931                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total        51931                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  12262824067                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total  12262824067                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 236136.875219                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 236136.875219                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data        93573                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total        93573                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data          101                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total          101                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.039604                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.039604                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 23393.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total 23393.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data       407259                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total       407259                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.039604                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.039604                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 101814.750000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total 101814.750000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data          101                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total          101                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data          101                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total          101                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data        27591                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total        27591                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data         2918                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total         2918                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    155515662                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    155515662                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data        30509                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total        30509                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.095644                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.095644                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 53295.291981                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 53295.291981                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data         1700                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total         1700                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data         1218                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total         1218                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     64851417                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     64851417                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.039923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.039923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 53244.184729                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 53244.184729                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data       970266                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total       970266                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data        78386                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total        78386                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data  15832238580                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total  15832238580                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data      1048652                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total      1048652                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.074749                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.074749                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 201977.886102                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 201977.886102                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data         1266                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total         1266                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data        77120                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total        77120                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data  15665728923                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total  15665728923                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.073542                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.073542                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 203134.451802                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 203134.451802                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses        78338                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued        54559                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused           26                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful        50621                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.927821                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.392536                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache         1165                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR         1463                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate         2628                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified        55203                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit          400                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand          127                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage        39141                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   511.280982                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs      1128327                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs       130259                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs     8.662181                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   206.084632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   305.196350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.402509                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.596087                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.998596                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          201                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          311                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           45                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          269                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.392578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.607422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses      8765163                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses      8765163                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data       949385                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total       949385                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data       949385                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total       949385                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data        78004                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total        78004                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data        78004                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total        78004                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data  15817095072                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total  15817095072                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data  15817095072                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total  15817095072                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data      1027389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total      1027389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data      1027389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total      1027389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.075925                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.075925                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.075925                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.075925                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 202772.871545                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 202772.871545                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 202772.871545                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 202772.871545                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.writebacks::writebacks       127394                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.writebacks::total       127394                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data         1196                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total         1196                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data         1196                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total         1196                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data        76808                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total        76808                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        51133                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data        76808                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total       127941                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data  15660836487                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total  15660836487                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  12101217427                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data  15660836487                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total  27762053914                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.074760                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.074760                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.074760                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.124530                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data 203895.902601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total 203895.902601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 236661.596757                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data 203895.902601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total 216991.065522                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements       127422                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher        51133                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total        51133                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  12101217427                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total  12101217427                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 236661.596757                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total 236661.596757                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::processor.cores1.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::processor.cores1.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data         4089                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total         4089                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data           66                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total           66                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data      1067931                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total      1067931                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data         4155                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total         4155                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.015884                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.015884                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data 16180.772727                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total 16180.772727                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data       470862                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total       470862                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.008424                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.008424                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data 13453.200000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total 13453.200000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data       945296                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total       945296                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data        77938                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total        77938                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data  15816027141                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total  15816027141                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data      1023234                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total      1023234                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.076168                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.076168                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 202930.882766                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 202930.882766                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data         1165                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total         1165                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data        76773                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total        76773                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data  15660365625                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total  15660365625                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.075030                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.075030                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 203982.723418                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 203982.723418                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses        76808                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued        53286                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful        49970                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.937770                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.394154                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache          992                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR         1161                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate         2153                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified        53898                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit          369                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand          124                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage        37930                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse   507.231245                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs      1077329                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs       127940                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs     8.420580                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick    132334200                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   204.136394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data   303.094850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.398704                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.591982                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.990686                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022          226                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          286                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::1          203                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1          247                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.441406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.558594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses      8347084                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses      8347084                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data       951308                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total       951308                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data       951308                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total       951308                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data        77974                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total        77974                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data        77974                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total        77974                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data  15815178324                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total  15815178324                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data  15815178324                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total  15815178324                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data      1029282                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total      1029282                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data      1029282                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total      1029282                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.075756                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.075756                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.075756                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.075756                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data 202826.305230                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total 202826.305230                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data 202826.305230                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total 202826.305230                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.writebacks::writebacks       127833                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches2.writebacks::total       127833                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::processor.cores2.core.data         1295                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::total         1295                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::processor.cores2.core.data         1295                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::total         1295                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data        76679                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total        76679                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51704                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data        76679                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total       128383                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data  15652841823                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total  15652841823                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  12230817265                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data  15652841823                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total  27883659088                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.074498                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.074498                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.074498                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.124731                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data 204134.662985                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total 204134.662985                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 236554.565701                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data 204134.662985                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total 217191.209802                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements       127864                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51704                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::total        51704                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  12230817265                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::total  12230817265                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 236554.565701                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::total 236554.565701                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::processor.cores2.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::processor.cores2.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data         2467                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total         2467                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data           69                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total           69                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data       637695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total       637695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data         2536                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total         2536                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.027208                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.027208                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data  9241.956522                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total  9241.956522                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::processor.cores2.core.data           32                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data       297702                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total       297702                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.014590                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.014590                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data         8046                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total         8046                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data       948841                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total       948841                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data        77905                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total        77905                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data  15814540629                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total  15814540629                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data      1026746                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total      1026746                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.075876                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.075876                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data 202997.761748                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total 202997.761748                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrHits::processor.cores2.core.data         1263                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrHits::total         1263                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data        76642                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total        76642                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data  15652544121                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total  15652544121                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.074646                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.074646                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data 204229.327536                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total 204229.327536                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses        76679                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued        54108                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful        50442                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy     0.932247                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage     0.396803                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache         1089                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR         1315                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate         2404                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified        54748                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit          388                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand          137                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage        38956                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse   507.243111                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs      1079694                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs       128381                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs     8.410076                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick    134632899                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher   206.059829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data   301.183282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.402461                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.588249                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.990709                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1022          198                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024          314                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::0           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::1          173                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1          280                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1022     0.386719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.613281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses      8362669                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses      8362669                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data       950615                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total       950615                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data       950615                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total       950615                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data        78146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total        78146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data        78146                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total        78146                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data  15813125046                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total  15813125046                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data  15813125046                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total  15813125046                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data      1028761                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total      1028761                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data      1028761                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total      1028761                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.075961                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.075961                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.075961                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.075961                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data 202353.607939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total 202353.607939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data 202353.607939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total 202353.607939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.writebacks::writebacks       127979                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches3.writebacks::total       127979                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::processor.cores3.core.data         1237                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::total         1237                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::processor.cores3.core.data         1237                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::total         1237                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data        76909                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total        76909                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51620                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data        76909                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total       128529                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data  15655806189                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total  15655806189                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  12255202524                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data  15655806189                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total  27911008713                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.074759                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.074759                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.074759                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.124936                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data 203562.732437                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total 203562.732437                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 237411.904766                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data 203562.732437                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total 217157.285227                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements       128010                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51620                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::total        51620                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  12255202524                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::total  12255202524                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 237411.904766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::total 237411.904766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::processor.cores3.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::processor.cores3.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data          779                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total          779                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data       498168                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total       498168                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data          847                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total          847                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.080283                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.080283                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data         7326                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total         7326                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::processor.cores3.core.data           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data       229770                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total       229770                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.043684                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.043684                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data         6210                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total         6210                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data       949836                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total       949836                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data        78078                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total        78078                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data  15812626878                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total  15812626878                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data      1027914                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total      1027914                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.075958                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.075958                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data 202523.462153                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total 202523.462153                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrHits::processor.cores3.core.data         1206                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrHits::total         1206                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data        76872                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total        76872                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data  15655576419                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total  15655576419                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.074784                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.074784                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data 203657.722175                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total 203657.722175                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses        76909                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued        53985                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful        50415                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy     0.933871                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage     0.395958                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache         1138                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR         1227                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate         2365                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified        54649                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit          390                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand          134                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage        38567                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse   507.146998                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs      1079147                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs       128527                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs     8.396267                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick    136010187                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher   205.638196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data   301.508802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.401637                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.588884                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.990521                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1022          217                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024          295                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::1          194                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1          259                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1022     0.423828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.576172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses      8358647                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses      8358647                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data       950649                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total       950649                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data       950649                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total       950649                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data        77977                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total        77977                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data        77977                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total        77977                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandMissLatency::processor.cores4.core.data  15812935569                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMissLatency::total  15812935569                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::processor.cores4.core.data  15812935569                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::total  15812935569                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data      1028626                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total      1028626                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data      1028626                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total      1028626                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.075807                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.075807                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.075807                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.075807                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::processor.cores4.core.data 202789.740167                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::total 202789.740167                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::processor.cores4.core.data 202789.740167                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::total 202789.740167                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.writebacks::writebacks       127964                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches4.writebacks::total       127964                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::processor.cores4.core.data         1204                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::total         1204                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::processor.cores4.core.data         1204                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::total         1204                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::processor.cores4.core.data        76773                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::total        76773                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51745                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::processor.cores4.core.data        76773                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::total       128518                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::processor.cores4.core.data  15654402594                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::total  15654402594                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  12254469623                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::processor.cores4.core.data  15654402594                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::total  27908872217                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::processor.cores4.core.data     0.074636                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::total     0.074636                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::processor.cores4.core.data     0.074636                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::total     0.124941                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::processor.cores4.core.data 203905.052479                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::total 203905.052479                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 236824.226940                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::processor.cores4.core.data 203905.052479                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::total 217159.247864                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.replacements       127995                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51745                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::total        51745                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  12254469623                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::total  12254469623                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 236824.226940                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::total 236824.226940                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::processor.cores4.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::processor.cores4.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data          764                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total          764                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::processor.cores4.core.data       506160                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::total       506160                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data          832                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total          832                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.081731                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.081731                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::processor.cores4.core.data  7443.529412                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::total  7443.529412                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::processor.cores4.core.data           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::processor.cores4.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::processor.cores4.core.data       223776                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::total       223776                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::processor.cores4.core.data     0.044471                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::total     0.044471                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.data         6048                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::total         6048                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data       949885                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total       949885                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data        77909                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total        77909                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::processor.cores4.core.data  15812429409                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::total  15812429409                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data      1027794                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total      1027794                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.075802                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.075802                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::processor.cores4.core.data 202960.240909                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::total 202960.240909                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.mshrHits::processor.cores4.core.data         1173                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrHits::total         1173                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::processor.cores4.core.data        76736                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::total        76736                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::processor.cores4.core.data  15654178818                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::total  15654178818                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::processor.cores4.core.data     0.074661                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::total     0.074661                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::processor.cores4.core.data 204000.453737                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::total 204000.453737                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses        76773                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued        54065                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful        50569                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy     0.935337                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage     0.397112                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache         1092                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR         1228                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate         2320                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified        54711                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit          402                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand          125                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage        38949                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse   507.135085                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs      1079166                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs       128512                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs     8.397395                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick    137664198                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher   205.771008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data   301.364077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.401896                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.588602                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.990498                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1022          226                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024          286                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::0           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::1          197                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::0           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1          251                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1022     0.441406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.558594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses      8357552                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses      8357552                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data       945585                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total       945585                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data       945585                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total       945585                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data        78022                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total        78022                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data        78022                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total        78022                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandMissLatency::processor.cores5.core.data  15814186317                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMissLatency::total  15814186317                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::processor.cores5.core.data  15814186317                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::total  15814186317                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data      1023607                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total      1023607                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data      1023607                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total      1023607                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.076223                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.076223                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.076223                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.076223                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::processor.cores5.core.data 202688.809784                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::total 202688.809784                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::processor.cores5.core.data 202688.809784                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::total 202688.809784                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.writebacks::writebacks       127336                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches5.writebacks::total       127336                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::processor.cores5.core.data         1164                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::total         1164                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::processor.cores5.core.data         1164                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::total         1164                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::processor.cores5.core.data        76858                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::total        76858                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher        51027                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::processor.cores5.core.data        76858                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::total       127885                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::processor.cores5.core.data  15663718269                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::total  15663718269                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  12229722459                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::processor.cores5.core.data  15663718269                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::total  27893440728                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::processor.cores5.core.data     0.075085                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::total     0.075085                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::processor.cores5.core.data     0.075085                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::total     0.124936                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::processor.cores5.core.data 203800.752934                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::total 203800.752934                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 239671.594626                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::processor.cores5.core.data 203800.752934                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::total 218113.467006                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.replacements       127367                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher        51027                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::total        51027                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  12229722459                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::total  12229722459                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 239671.594626                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::total 239671.594626                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::processor.cores5.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::processor.cores5.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data          777                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total          777                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::processor.cores5.core.data       480519                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::total       480519                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data          845                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total          845                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.080473                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.080473                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::processor.cores5.core.data  7066.455882                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::total  7066.455882                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::processor.cores5.core.data           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::processor.cores5.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::processor.cores5.core.data       224775                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::total       224775                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::processor.cores5.core.data     0.043787                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::total     0.043787                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.data         6075                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::total         6075                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data       944808                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total       944808                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data        77954                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total        77954                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::processor.cores5.core.data  15813705798                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::total  15813705798                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data      1022762                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total      1022762                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.076219                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.076219                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::processor.cores5.core.data 202859.452985                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::total 202859.452985                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.mshrHits::processor.cores5.core.data         1133                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrHits::total         1133                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::processor.cores5.core.data        76821                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::total        76821                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::processor.cores5.core.data  15663493494                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::total  15663493494                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::processor.cores5.core.data     0.075111                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::total     0.075111                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::processor.cores5.core.data 203895.985395                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::total 203895.985395                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses        76858                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued        53230                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful        49895                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy     0.937347                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage     0.393640                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache          999                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR         1204                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate         2203                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified        53759                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit          315                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand          118                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage        37829                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse   507.099184                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs      1073473                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs       127883                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs     8.394181                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick    138903624                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher   204.003897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data   303.095287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.398445                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.591983                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.990428                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1022          200                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024          312                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::0           24                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::1          176                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1          271                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1022     0.390625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses      8316771                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses      8316771                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data       945516                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total       945516                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data       945516                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total       945516                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data        77844                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total        77844                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data        77844                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total        77844                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandMissLatency::processor.cores6.core.data  15813936567                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMissLatency::total  15813936567                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::processor.cores6.core.data  15813936567                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::total  15813936567                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data      1023360                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total      1023360                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data      1023360                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total      1023360                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.076067                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.076067                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.076067                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.076067                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::processor.cores6.core.data 203149.074649                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::total 203149.074649                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::processor.cores6.core.data 203149.074649                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::total 203149.074649                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.writebacks::writebacks       127306                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches6.writebacks::total       127306                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::processor.cores6.core.data         1202                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::total         1202                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::processor.cores6.core.data         1202                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::total         1202                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::processor.cores6.core.data        76642                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::total        76642                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher        51214                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::processor.cores6.core.data        76642                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::total       127856                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::processor.cores6.core.data  15665034285                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::total  15665034285                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  12089142456                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::processor.cores6.core.data  15665034285                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::total  27754176741                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::processor.cores6.core.data     0.074893                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::total     0.074893                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::processor.cores6.core.data     0.074893                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::total     0.124937                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::processor.cores6.core.data 204392.295151                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::total 204392.295151                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 236051.518257                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::processor.cores6.core.data 204392.295151                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::total 217073.713717                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.replacements       127337                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher        51214                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::total        51214                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  12089142456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::total  12089142456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 236051.518257                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::total 236051.518257                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::processor.cores6.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::processor.cores6.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data          756                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total          756                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data           74                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::processor.cores6.core.data       624708                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::total       624708                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data          830                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total          830                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.089157                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.089157                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::processor.cores6.core.data         8442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::total         8442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::processor.cores6.core.data           37                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::total           37                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::processor.cores6.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::processor.cores6.core.data       289377                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::total       289377                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::processor.cores6.core.data     0.044578                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::total     0.044578                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.data         7821                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::total         7821                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data       944760                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total       944760                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data        77770                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total        77770                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::processor.cores6.core.data  15813311859                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::total  15813311859                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data      1022530                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total      1022530                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.076056                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.076056                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::processor.cores6.core.data 203334.343050                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::total 203334.343050                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.mshrHits::processor.cores6.core.data         1165                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrHits::total         1165                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::processor.cores6.core.data        76605                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::total        76605                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::processor.cores6.core.data  15664744908                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::total  15664744908                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::processor.cores6.core.data     0.074917                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::total     0.074917                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::processor.cores6.core.data 204487.238535                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::total 204487.238535                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses        76642                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued        53481                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful        50050                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy     0.935846                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage     0.395053                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache         1007                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR         1260                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate         2267                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified        54074                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit          365                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand          112                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage        38234                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse   507.083365                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs      1073375                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs       127854                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs     8.395318                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick    140756436                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher   204.403725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data   302.679640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.399226                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.591171                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.990397                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1022          219                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024          293                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::0           24                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::1          195                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::1          254                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1022     0.427734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.572266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses      8314766                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses      8314766                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data       948146                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total       948146                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data       948146                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total       948146                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data        78199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total        78199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data        78199                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total        78199                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandMissLatency::processor.cores7.core.data  15816163338                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMissLatency::total  15816163338                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::processor.cores7.core.data  15816163338                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::total  15816163338                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data      1026345                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total      1026345                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data      1026345                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total      1026345                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.076192                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.076192                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.076192                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.076192                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::processor.cores7.core.data 202255.314493                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::total 202255.314493                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::processor.cores7.core.data 202255.314493                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::total 202255.314493                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.writebacks::writebacks       127752                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches7.writebacks::total       127752                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::processor.cores7.core.data         1180                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::total         1180                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::processor.cores7.core.data         1180                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::total         1180                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::processor.cores7.core.data        77019                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::total        77019                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher        51280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::processor.cores7.core.data        77019                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::total       128299                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::processor.cores7.core.data  15657020307                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::total  15657020307                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  12238615916                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::processor.cores7.core.data  15657020307                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::total  27895636223                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::processor.cores7.core.data     0.075042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::total     0.075042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::processor.cores7.core.data     0.075042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::total     0.125006                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::processor.cores7.core.data 203287.764149                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::total 203287.764149                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 238662.556864                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::processor.cores7.core.data 203287.764149                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::total 217426.762664                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.replacements       127784                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher        51280                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::total        51280                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  12238615916                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::total  12238615916                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 238662.556864                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::total 238662.556864                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::processor.cores7.core.data         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::total         3330                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::processor.cores7.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::total         9324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::total         4662                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data          202                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total          202                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data           75                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::processor.cores7.core.data       996336                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::total       996336                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data          277                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total          277                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.270758                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.270758                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::processor.cores7.core.data 13284.480000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::total 13284.480000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::processor.cores7.core.data           38                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::total           38                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::processor.cores7.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::processor.cores7.core.data       370962                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::total       370962                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::processor.cores7.core.data     0.133574                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::total     0.133574                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.data        10026                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::total        10026                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data       947944                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total       947944                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data        78124                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total        78124                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::processor.cores7.core.data  15815167002                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::total  15815167002                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data      1026068                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total      1026068                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.076139                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.076139                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::processor.cores7.core.data 202436.728816                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::total 202436.728816                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.mshrHits::processor.cores7.core.data         1142                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrHits::total         1142                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::processor.cores7.core.data        76982                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::total        76982                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::processor.cores7.core.data  15656649345                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::total  15656649345                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::processor.cores7.core.data     0.075026                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::total     0.075026                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::processor.cores7.core.data 203380.651906                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::total 203380.651906                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses        77019                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued        53438                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful        50139                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy     0.938265                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage     0.394305                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache          930                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR         1228                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate         2158                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified        54012                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit          347                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand          114                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage        38040                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse   507.171191                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs      1076448                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs       128296                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs     8.390347                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick    141912612                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher   204.234449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data   302.936742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.398895                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.591673                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.990569                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1022          232                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024          280                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::1          209                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::1          240                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1022     0.453125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.546875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses      8339088                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses      8339088                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst       156528                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total       156528                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst       156528                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total       156528                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         1656                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         1656                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         1656                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         1656                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     89930979                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     89930979                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     89930979                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     89930979                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst       158184                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total       158184                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst       158184                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total       158184                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.010469                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.010469                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.010469                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.010469                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 54306.146739                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 54306.146739                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 54306.146739                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 54306.146739                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          361                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          361                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          361                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          361                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         1295                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         1295                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         1295                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         1295                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     72488106                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     72488106                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     72488106                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     72488106                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.008187                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.008187                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.008187                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.008187                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 55975.371429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 55975.371429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 55975.371429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 55975.371429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          778                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst       156528                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total       156528                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         1656                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         1656                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     89930979                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     89930979                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst       158184                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total       158184                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.010469                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.010469                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 54306.146739                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 54306.146739                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          361                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          361                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         1295                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         1295                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     72488106                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     72488106                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.008187                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.008187                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 55975.371429                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 55975.371429                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         1295                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   511.330468                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs       157823                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         1295                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs   121.871042                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70929                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   511.330468                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.998692                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.998692                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses      1266767                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses      1266767                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst       124657                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total       124657                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst       124657                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total       124657                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst          148                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total          148                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst          148                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total          148                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst      4508820                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total      4508820                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst      4508820                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total      4508820                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst       124805                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total       124805                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst       124805                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total       124805                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.001186                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.001186                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.001186                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.001186                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst        30465                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total        30465                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst        30465                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total        30465                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst          123                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total          123                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst          123                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total          123                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      3408255                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      3408255                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      3408255                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      3408255                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.000986                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.000986                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.000986                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.000986                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 27709.390244                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 27709.390244                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 27709.390244                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 27709.390244                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst       124657                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total       124657                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst          148                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total          148                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst      4508820                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total      4508820                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst       124805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total       124805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.001186                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.001186                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst        30465                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total        30465                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst          123                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total          123                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      3408255                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      3408255                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000986                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.000986                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 27709.390244                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 27709.390244                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses          123                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse   121.985072                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs       124780                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs          123                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs  1014.471545                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick    132273594                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst   121.985072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.238252                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.238252                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses       998563                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses       998563                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst       121836                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total       121836                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst       121836                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total       121836                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst          141                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total          141                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst          141                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total          141                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst      1086912                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total      1086912                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst      1086912                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total      1086912                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst       121977                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total       121977                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst       121977                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total       121977                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.001156                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.001156                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.001156                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.001156                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst  7708.595745                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total  7708.595745                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst  7708.595745                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total  7708.595745                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.demandMshrHits::processor.cores2.core.inst           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::processor.cores2.core.inst           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst          127                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total          127                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst          127                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total          127                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst       797202                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total       797202                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst       797202                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total       797202                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.001041                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.001041                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.001041                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.001041                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst  6277.181102                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total  6277.181102                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst  6277.181102                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total  6277.181102                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst       121836                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total       121836                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst          141                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total          141                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst      1086912                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total      1086912                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst       121977                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total       121977                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.001156                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.001156                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst  7708.595745                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total  7708.595745                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::processor.cores2.core.inst           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst          127                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total          127                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst       797202                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total       797202                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.001041                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.001041                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst  6277.181102                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total  6277.181102                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses          127                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse   125.941684                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs       121963                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs          127                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   960.338583                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick    134612919                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst   125.941684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.245980                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.245980                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.248047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses       975943                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses       975943                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst       118596                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total       118596                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst       118596                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total       118596                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst          142                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total          142                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst          142                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total          142                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst       984348                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total       984348                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst       984348                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total       984348                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst       118738                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total       118738                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst       118738                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total       118738                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.001196                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.001196                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.001196                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.001196                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst  6932.028169                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total  6932.028169                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst  6932.028169                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total  6932.028169                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.demandMshrHits::processor.cores3.core.inst           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::processor.cores3.core.inst           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst       765900                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total       765900                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst       765900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total       765900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.001086                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.001086                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.001086                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.001086                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst  5937.209302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total  5937.209302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst  5937.209302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total  5937.209302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst       118596                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total       118596                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst          142                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total          142                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst       984348                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total       984348                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst       118738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total       118738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.001196                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.001196                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst  6932.028169                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total  6932.028169                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::processor.cores3.core.inst           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst       765900                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total       765900                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.001086                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.001086                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst  5937.209302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total  5937.209302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses          129                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse   127.915564                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs       118725                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs          129                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   920.348837                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick    135990207                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst   127.915564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.249835                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.249835                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses       950033                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses       950033                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst       118557                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total       118557                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst       118557                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total       118557                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst          137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total          137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst          137                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total          137                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandMissLatency::processor.cores4.core.inst       663669                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMissLatency::total       663669                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::processor.cores4.core.inst       663669                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::total       663669                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst       118694                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total       118694                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst       118694                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total       118694                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.001154                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.001154                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.001154                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.001154                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::processor.cores4.core.inst  4844.299270                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::total  4844.299270                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::processor.cores4.core.inst  4844.299270                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::total  4844.299270                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.demandMshrHits::processor.cores4.core.inst            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrHits::total            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::processor.cores4.core.inst            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::total            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::processor.cores4.core.inst          128                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::total          128                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::processor.cores4.core.inst          128                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::total          128                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::processor.cores4.core.inst       598734                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::total       598734                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::processor.cores4.core.inst       598734                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::total       598734                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::processor.cores4.core.inst     0.001078                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::total     0.001078                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::processor.cores4.core.inst     0.001078                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::total     0.001078                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::processor.cores4.core.inst  4677.609375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::total  4677.609375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::processor.cores4.core.inst  4677.609375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::total  4677.609375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst       118557                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total       118557                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst          137                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total          137                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::processor.cores4.core.inst       663669                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::total       663669                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst       118694                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total       118694                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.001154                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.001154                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::processor.cores4.core.inst  4844.299270                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::total  4844.299270                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::processor.cores4.core.inst            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::total            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::processor.cores4.core.inst          128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::total          128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::processor.cores4.core.inst       598734                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::total       598734                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::processor.cores4.core.inst     0.001078                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::total     0.001078                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.inst  4677.609375                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::total  4677.609375                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses          128                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse   126.911626                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs       118685                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs          128                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   927.226562                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick    137644218                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst   126.911626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.247874                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.247874                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses       949680                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses       949680                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst       118011                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total       118011                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst       118011                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total       118011                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst          139                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total          139                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst          139                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total          139                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandMissLatency::processor.cores5.core.inst       669663                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMissLatency::total       669663                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::processor.cores5.core.inst       669663                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::total       669663                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst       118150                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total       118150                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst       118150                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total       118150                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.001176                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.001176                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.001176                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.001176                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::processor.cores5.core.inst  4817.719424                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::total  4817.719424                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::processor.cores5.core.inst  4817.719424                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::total  4817.719424                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.demandMshrHits::processor.cores5.core.inst           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrHits::total           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::processor.cores5.core.inst           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::processor.cores5.core.inst          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::processor.cores5.core.inst          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::processor.cores5.core.inst       603396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::total       603396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::processor.cores5.core.inst       603396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::total       603396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::processor.cores5.core.inst     0.001092                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::total     0.001092                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::processor.cores5.core.inst     0.001092                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::total     0.001092                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::processor.cores5.core.inst  4677.488372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::total  4677.488372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::processor.cores5.core.inst  4677.488372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::total  4677.488372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst       118011                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total       118011                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst          139                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total          139                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::processor.cores5.core.inst       669663                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::total       669663                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst       118150                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total       118150                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.001176                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.001176                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::processor.cores5.core.inst  4817.719424                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::total  4817.719424                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::processor.cores5.core.inst           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::processor.cores5.core.inst          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::processor.cores5.core.inst       603396                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::total       603396                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::processor.cores5.core.inst     0.001092                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::total     0.001092                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.inst  4677.488372                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::total  4677.488372                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses          129                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse   127.893225                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs       118140                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs          129                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs   915.813953                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick    138883644                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst   127.893225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.249791                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.249791                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses       945329                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses       945329                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst       117949                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total       117949                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst       117949                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total       117949                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst          137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total          137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst          137                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total          137                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandMissLatency::processor.cores6.core.inst       734598                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMissLatency::total       734598                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::processor.cores6.core.inst       734598                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::total       734598                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst       118086                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total       118086                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst       118086                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total       118086                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.001160                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.001160                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.001160                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.001160                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::processor.cores6.core.inst  5362.029197                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::total  5362.029197                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::processor.cores6.core.inst  5362.029197                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::total  5362.029197                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.demandMshrHits::processor.cores6.core.inst            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrHits::total            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::processor.cores6.core.inst            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::total            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::processor.cores6.core.inst          128                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::total          128                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::processor.cores6.core.inst          128                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::total          128                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::processor.cores6.core.inst       669663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::total       669663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::processor.cores6.core.inst       669663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::total       669663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::processor.cores6.core.inst     0.001084                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::total     0.001084                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::processor.cores6.core.inst     0.001084                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::total     0.001084                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::processor.cores6.core.inst  5231.742188                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::total  5231.742188                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::processor.cores6.core.inst  5231.742188                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::total  5231.742188                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst       117949                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total       117949                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst          137                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total          137                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::processor.cores6.core.inst       734598                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::total       734598                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst       118086                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total       118086                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.001160                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.001160                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::processor.cores6.core.inst  5362.029197                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::total  5362.029197                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::processor.cores6.core.inst            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::total            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::processor.cores6.core.inst          128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::total          128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::processor.cores6.core.inst       669663                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::total       669663                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::processor.cores6.core.inst     0.001084                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::total     0.001084                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.inst  5231.742188                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::total  5231.742188                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses          128                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse   126.887796                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs       118077                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs          128                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs   922.476562                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick    140736456                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst   126.887796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.247828                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.247828                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses       944816                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses       944816                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst       117251                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total       117251                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst       117251                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total       117251                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst          139                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total          139                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst          139                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total          139                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandMissLatency::processor.cores7.core.inst      1023642                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMissLatency::total      1023642                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::processor.cores7.core.inst      1023642                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::total      1023642                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst       117390                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total       117390                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst       117390                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total       117390                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.001184                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.001184                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.001184                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.001184                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::processor.cores7.core.inst  7364.330935                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::total  7364.330935                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::processor.cores7.core.inst  7364.330935                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::total  7364.330935                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.demandMshrHits::processor.cores7.core.inst           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrHits::total           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::processor.cores7.core.inst           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::processor.cores7.core.inst          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::processor.cores7.core.inst          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::processor.cores7.core.inst       905094                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::total       905094                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::processor.cores7.core.inst       905094                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::total       905094                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::processor.cores7.core.inst     0.001099                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::total     0.001099                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::processor.cores7.core.inst     0.001099                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::total     0.001099                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::processor.cores7.core.inst  7016.232558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::total  7016.232558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::processor.cores7.core.inst  7016.232558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::total  7016.232558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst       117251                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total       117251                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst          139                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total          139                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::processor.cores7.core.inst      1023642                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::total      1023642                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst       117390                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total       117390                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.001184                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.001184                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::processor.cores7.core.inst  7364.330935                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::total  7364.330935                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::processor.cores7.core.inst           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::processor.cores7.core.inst          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::processor.cores7.core.inst       905094                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::total       905094                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::processor.cores7.core.inst     0.001099                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::total     0.001099                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.inst  7016.232558                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::total  7016.232558                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses          129                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse   127.871031                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs       117380                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs          129                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs   909.922481                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick    141892299                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst   127.871031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.249748                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.249748                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses       939249                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses       939249                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp       415138                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty      2681134                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict         6985                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq        46375                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq           34                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp           34                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq       614709                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp       614702                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq       415143                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3359                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       390238                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          246                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       383277                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          254                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       384601                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          258                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       385039                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          256                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       384998                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          258                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       383108                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          256                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       383020                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          258                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       384353                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total      3083779                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        82304                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16561792                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         7872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16339584                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8128                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16395840                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16414528                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16412608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16332160                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16328384                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16385280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total    131309632                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops            1710475                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic    106192704                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples      2815793                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.002422                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.108950                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0      2813431     99.92%     99.92% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1         1241      0.04%     99.96% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2          171      0.01%     99.97% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3          154      0.01%     99.97% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4          154      0.01%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5          153      0.01%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6          157      0.01%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7          204      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8          128      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            8                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total      2815793                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy   1458919503                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy      1294699                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy    130142697                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer12.occupancy       128871                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer13.occupancy    128412420                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer16.occupancy       127872                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer17.occupancy    128395111                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer17.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer20.occupancy       128871                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer21.occupancy    127768068                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer24.occupancy       127872                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer24.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer25.occupancy    127737105                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer28.occupancy       128871                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer28.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer29.occupancy    128179328                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer29.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy       124205                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy    127824346                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer8.occupancy       127203                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer9.occupancy    128264906                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests      2205665                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests      1100160                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests         1117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops         1198                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops          930                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops          268                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher          266                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches1.prefetcher          231                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches2.prefetcher          245                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches3.prefetcher          226                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches4.prefetcher          235                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher          161                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches6.prefetcher          222                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches7.prefetcher          233                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst           75                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data         3364                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.inst           79                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.data         2999                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.inst          122                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.data         3034                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.inst          126                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.data         3336                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.inst          128                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.data         3164                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.inst          129                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.data         2961                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.inst          128                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.data         3002                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.inst          124                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.data         3259                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total        27849                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher          266                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches1.prefetcher          231                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches2.prefetcher          245                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches3.prefetcher          226                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches4.prefetcher          235                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher          161                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches6.prefetcher          222                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches7.prefetcher          233                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst           75                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data         3364                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.inst           79                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.data         2999                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.inst          122                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.data         3034                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.inst          126                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.data         3336                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.inst          128                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.data         3164                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.inst          129                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.data         2961                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.inst          128                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.data         3002                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.inst          124                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.data         3259                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total        27849                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher        51663                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher        50902                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches2.prefetcher        51459                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches3.prefetcher        51394                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches4.prefetcher        51510                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches5.prefetcher        50866                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches6.prefetcher        50992                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher        51047                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst         1211                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data        74963                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.inst           44                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.data        73781                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.data        73615                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.data        73543                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.data        73579                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.data        73867                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.data        73610                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.data        73730                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total      1001789                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher        51663                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher        50902                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches2.prefetcher        51459                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches3.prefetcher        51394                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches4.prefetcher        51510                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches5.prefetcher        50866                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches6.prefetcher        50992                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher        51047                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst         1211                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data        74963                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.inst           44                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.data        73781                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.data        73615                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.data        73543                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.data        73579                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.data        73867                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.data        73610                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.data        73730                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total      1001789                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher  11870720793                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher  11726280925                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches2.prefetcher  11840528258                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches3.prefetcher  11856277740                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches4.prefetcher  11878241646                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches5.prefetcher  11838907084                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches6.prefetcher  11718716567                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher  11834642840                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst     71336259                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data  14465882211                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.inst      3012651                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.data  14390980183                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.inst       222777                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.data  14389196542                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.inst       169497                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.data  14384079381                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.data  14372079060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.data  14420045474                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.data  14388662473                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.inst       321678                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.data  14387658463                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total 209837962502                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher  11870720793                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher  11726280925                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches2.prefetcher  11840528258                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches3.prefetcher  11856277740                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches4.prefetcher  11878241646                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches5.prefetcher  11838907084                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches6.prefetcher  11718716567                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher  11834642840                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst     71336259                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data  14465882211                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.inst      3012651                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.data  14390980183                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.inst       222777                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.data  14389196542                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.inst       169497                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.data  14384079381                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.data  14372079060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.data  14420045474                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.data  14388662473                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.inst       321678                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.data  14387658463                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total 209837962502                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher        51929                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher        51133                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches2.prefetcher        51704                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches3.prefetcher        51620                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches4.prefetcher        51745                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher        51027                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches6.prefetcher        51214                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher        51280                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst         1286                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data        78327                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.inst          123                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.data        76780                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.inst          127                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.data        76649                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.inst          129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.data        76879                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.inst          128                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.data        76743                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.inst          129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.data        76828                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.inst          128                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.data        76612                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.inst          129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.data        76989                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total      1029638                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher        51929                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher        51133                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches2.prefetcher        51704                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches3.prefetcher        51620                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches4.prefetcher        51745                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher        51027                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches6.prefetcher        51214                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher        51280                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst         1286                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data        78327                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.inst          123                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.data        76780                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.inst          127                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.data        76649                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.inst          129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.data        76879                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.inst          128                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.data        76743                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.inst          129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.data        76828                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.inst          128                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.data        76612                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.inst          129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.data        76989                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total      1029638                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994878                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995482                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.995261                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.995622                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995458                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.996845                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995665                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995456                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.941680                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.957052                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.inst     0.357724                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.data     0.960940                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.inst     0.039370                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.data     0.960417                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.inst     0.023256                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.data     0.956607                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.data     0.958771                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.data     0.961459                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.data     0.960816                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.inst     0.038760                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.data     0.957669                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.972953                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994878                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995482                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.995261                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.995622                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995458                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.996845                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995665                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995456                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.941680                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.957052                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.inst     0.357724                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.data     0.960940                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.inst     0.039370                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.data     0.960417                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.inst     0.023256                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.data     0.956607                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.data     0.958771                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.data     0.961459                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.data     0.960816                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.inst     0.038760                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.data     0.957669                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.972953                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229772.192730                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230369.748242                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 230096.353563                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230693.811340                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230600.692021                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232746.964259                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229814.805597                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231838.165612                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 58906.902560                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 192973.629804                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.inst 68469.340909                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.data 195049.947588                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.inst 44555.400000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.data 195465.551070                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.inst        56499                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.data 195587.335042                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.data 195328.545645                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.data 195216.341181                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.data 195471.572789                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.inst 64335.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.data 195139.813685                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 209463.232779                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229772.192730                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230369.748242                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 230096.353563                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230693.811340                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230600.692021                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232746.964259                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229814.805597                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231838.165612                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 58906.902560                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 192973.629804                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.inst 68469.340909                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.data 195049.947588                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.inst 44555.400000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.data 195465.551070                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.inst        56499                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.data 195587.335042                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.data 195328.545645                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.data 195216.341181                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.data 195471.572789                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.inst 64335.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.data 195139.813685                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 209463.232779                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs      5192914                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs       153037                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs    33.932409                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.writebacks::writebacks       763989                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.writebacks::total       763989                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           42                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches2.prefetcher            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches3.prefetcher            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches6.prefetcher            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches7.prefetcher            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.data           69                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.inst            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.data           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.data           45                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores3.core.data           54                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores4.core.data           38                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores5.core.data           67                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores6.core.data           58                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores7.core.data           51                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total          520                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           42                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches2.prefetcher            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches3.prefetcher            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches6.prefetcher            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches7.prefetcher            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.data           69                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.inst            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.data           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.data           45                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores3.core.data           54                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores4.core.data           38                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores5.core.data           67                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores6.core.data           58                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores7.core.data           51                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total          520                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51621                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50888                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51454                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51387                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51501                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50862                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50987                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher        51041                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst         1209                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data        74894                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.data        73742                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.inst            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.data        73570                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.inst            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.data        73489                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.data        73541                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.data        73800                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores6.core.data        73552                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.data        73679                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total      1001269                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51621                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50888                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51454                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51387                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51501                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50862                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50987                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher        51041                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher        27334                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst         1209                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data        74894                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.data        73742                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.inst            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.data        73570                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.inst            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.data        73489                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.data        73541                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.data        73800                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores6.core.data        73552                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.data        73679                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total      1028603                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  11850307943                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  11707855724                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  11822682797                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  11838539500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  11859942645                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  11821565447                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  11701192782                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  11817101077                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst     70830432                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data  14438078273                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.inst      2771559                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.data  14363979305                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.inst       218115                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.data  14361399085                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.inst       168498                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.data  14354994060                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.data  14345278222                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.data  14389824575                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores6.core.data  14361020086                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.inst       320013                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.data  14360048060                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total 209468118198                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  11850307943                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  11707855724                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  11822682797                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  11838539500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  11859942645                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  11821565447                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  11701192782                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  11817101077                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher   5022720419                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst     70830432                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data  14438078273                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.inst      2771559                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.data  14363979305                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.inst       218115                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.data  14361399085                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.inst       168498                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.data  14354994060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.data  14345278222                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.data  14389824575                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores6.core.data  14361020086                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.inst       320013                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.data  14360048060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total 214490838617                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994069                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995209                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.995165                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.995486                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995285                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.996766                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995568                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995339                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.940124                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.956171                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.inst     0.325203                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.data     0.960432                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.inst     0.031496                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.data     0.959830                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.inst     0.023256                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.data     0.955905                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.data     0.958276                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.data     0.960587                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores6.core.data     0.960058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.inst     0.038760                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.data     0.957007                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.972448                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994069                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995209                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.995165                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.995486                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995285                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.996766                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995568                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995339                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.940124                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.956171                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.inst     0.325203                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.data     0.960432                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.inst     0.031496                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.data     0.959830                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.inst     0.023256                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.data     0.955905                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.data     0.958276                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.data     0.960587                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores6.core.data     0.960058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.inst     0.038760                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.data     0.957007                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.998995                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229563.703590                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230071.052586                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 229771.889396                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230380.047483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230285.676880                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232424.313771                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229493.650970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231521.738935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 58585.965261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 192780.172951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 69288.975000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.data 194786.950517                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.inst 54528.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.data 195207.273141                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.inst        56166                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.data 195335.275483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.data 195065.041569                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.data 194984.072832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores6.core.data 195249.892403                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.inst 64002.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.data 194900.148753                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 209202.640048                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229563.703590                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230071.052586                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 229771.889396                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230380.047483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230285.676880                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232424.313771                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229493.650970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231521.738935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 183753.582315                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 58585.965261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 192780.172951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 69288.975000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.data 194786.950517                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.inst 54528.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.data 195207.273141                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.inst        56166                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.data 195335.275483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.data 195065.041569                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.data 194984.072832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores6.core.data 195249.892403                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.inst 64002.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.data 194900.148753                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 208526.359166                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements       766447                       # number of replacements (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher        27334                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total        27334                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher   5022720419                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total   5022720419                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 183753.582315                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 183753.582315                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches1.prefetcher            2                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches2.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches3.prefetcher            4                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches4.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches6.prefetcher            2                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data         3291                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores1.core.data         2991                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores2.core.data         3023                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores3.core.data         3324                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores4.core.data         3152                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores5.core.data         2949                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores6.core.data         2990                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores7.core.data         3248                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total        24981                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher           19                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches1.prefetcher           22                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches2.prefetcher           26                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches3.prefetcher           23                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches4.prefetcher           21                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches6.prefetcher           15                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches7.prefetcher           24                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data        73819                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores1.core.data        73776                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores2.core.data        73612                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores3.core.data        73541                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores4.core.data        73577                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores5.core.data        73865                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores6.core.data        73608                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores7.core.data        73726                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total       589684                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      3887400                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher      4825563                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches2.prefetcher      5447773                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches3.prefetcher      4705476                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches4.prefetcher      3866319                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches5.prefetcher      2138884                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches6.prefetcher      2820404                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher      5230983                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data  14402123367                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores1.core.data  14390582581                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores2.core.data  14388990082                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores3.core.data  14383950843                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores4.core.data  14371950522                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores5.core.data  14419916936                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores6.core.data  14388533935                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores7.core.data  14387380075                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total 115166351143                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           21                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches1.prefetcher           24                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches2.prefetcher           27                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches3.prefetcher           27                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches4.prefetcher           22                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches6.prefetcher           17                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches7.prefetcher           25                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data        77110                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores1.core.data        76767                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores2.core.data        76635                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores3.core.data        76865                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores4.core.data        76729                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores5.core.data        76814                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores6.core.data        76598                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores7.core.data        76974                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total       614665                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.904762                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.916667                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches2.prefetcher     0.962963                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches3.prefetcher     0.851852                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches4.prefetcher     0.954545                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches5.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches6.prefetcher     0.882353                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches7.prefetcher     0.960000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.957321                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores1.core.data     0.961038                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores2.core.data     0.960553                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores3.core.data     0.956755                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores4.core.data     0.958920                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores5.core.data     0.961609                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores6.core.data     0.960965                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores7.core.data     0.957804                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.959358                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher       204600                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 219343.772727                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 209529.730769                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 204585.913043                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 184110.428571                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 213888.400000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 188026.933333                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 217957.625000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 195100.494006                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 195057.777340                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores2.core.data 195470.712411                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores3.core.data 195590.906338                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores4.core.data 195332.108159                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores5.core.data 195219.886766                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores6.core.data 195475.137689                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores7.core.data 195146.625003                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 195301.807651                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores0.core.data           68                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores1.core.data           39                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores2.core.data           45                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores3.core.data           54                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores4.core.data           38                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores5.core.data           67                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores6.core.data           58                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores7.core.data           50                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::total          419                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           19                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher           22                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher           26                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher           23                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher           21                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           10                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher           15                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher           24                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data        73751                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores1.core.data        73737                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores2.core.data        73567                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores3.core.data        73487                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores4.core.data        73539                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores5.core.data        73798                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores6.core.data        73550                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores7.core.data        73676                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total       589265                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3881073                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher      4818237                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher      5439115                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher      4697817                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher      3859326                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher      2135554                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher      2815409                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher      5222991                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data  14374749998                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data  14363583368                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores2.core.data  14361193624                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores3.core.data  14354866188                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores4.core.data  14345150350                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores5.core.data  14389696703                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores6.core.data  14360892214                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores7.core.data  14359848260                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total 114942850227                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.904762                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.916667                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.962963                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.851852                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.954545                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.882353                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.960000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.956439                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.960530                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.959966                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.956053                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores4.core.data     0.958425                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores5.core.data     0.960736                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores6.core.data     0.960208                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores7.core.data     0.957154                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.958677                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       204267                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 219010.772727                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 209196.730769                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 204252.913043                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 183777.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 213555.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 187693.933333                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 217624.625000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 194909.221543                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 194794.789156                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 195212.440687                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 195338.851606                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 195068.607814                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 194987.624367                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 195253.463141                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 194905.372984                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 195061.390422                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher          264                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher          229                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches2.prefetcher          244                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches3.prefetcher          222                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches4.prefetcher          234                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher          161                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches6.prefetcher          220                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches7.prefetcher          232                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst           75                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data           73                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.inst           79                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.data            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.inst          122                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.data           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.inst          126                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.data           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.inst          128                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.data           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.inst          129                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.data           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.inst          128                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.data           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.inst          124                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.data           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total         2868                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher        51644                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher        50880                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches2.prefetcher        51433                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches3.prefetcher        51371                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches4.prefetcher        51489                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches5.prefetcher        50856                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches6.prefetcher        50977                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher        51023                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst         1211                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data         1144                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.inst           44                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.data            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.data            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.data            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total       412105                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher  11866833393                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher  11721455362                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches2.prefetcher  11835080485                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches3.prefetcher  11851572264                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches4.prefetcher  11874375327                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches5.prefetcher  11836768200                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches6.prefetcher  11715896163                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher  11829411857                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst     71336259                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data     63758844                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst      3012651                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.data       397602                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.inst       222777                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.data       206460                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.inst       169497                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.inst       321678                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.data       278388                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total  94671611359                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher        51908                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher        51109                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches2.prefetcher        51677                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches3.prefetcher        51593                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches4.prefetcher        51723                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher        51017                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches6.prefetcher        51197                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher        51255                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst         1286                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data         1217                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.inst          123                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.data           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.inst          127                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.inst          129                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.inst          128                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.inst          129                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.inst          128                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.inst          129                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.data           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total       414973                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.994914                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.995519                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches2.prefetcher     0.995278                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches3.prefetcher     0.995697                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches4.prefetcher     0.995476                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches5.prefetcher     0.996844                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches6.prefetcher     0.995703                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher     0.995474                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.941680                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.940016                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.357724                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.384615                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.039370                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.data     0.214286                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.023256                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.038760                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.data     0.266667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.993089                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229781.453664                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230374.515763                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 230106.750238                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230705.500457                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230619.653266                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232750.672487                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229827.101693                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231844.694687                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 58906.902560                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 55733.255245                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 68469.340909                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 79520.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 44555.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        68820                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        56499                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 64335.600000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        69597                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 229726.917555                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           42                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches2.prefetcher            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches3.prefetcher            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches4.prefetcher            9                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches6.prefetcher            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches7.prefetcher            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            4                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total          101                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher        51602                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher        50866                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher        51428                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher        51364                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher        51480                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher        50852                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher        50972                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher        51017                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1209                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1143                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           40                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total       412004                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  11846426870                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  11703037487                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  11817243682                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  11833841683                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  11856083319                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  11819429893                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  11698377373                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  11811878086                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     70830432                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     63328275                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      2771559                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       395937                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       218115                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       205461                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       168498                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       320013                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data       199800                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total  94525267971                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.994105                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.995245                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.995182                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.995561                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher     0.995302                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher     0.996766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher     0.995605                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher     0.995357                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.940124                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.939195                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.325203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.384615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.031496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.214286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.023256                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst     0.038760                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.992845                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 229573.017906                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 230075.836256                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 229782.291398                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 230391.746807                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher 230304.648776                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher 232428.024325                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher 229505.951758                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 231528.276574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 58585.965261                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 55405.314961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 69288.975000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 79187.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 54528.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        68487                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        56166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 64002.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        66600                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 229428.034609                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data           13                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total           13                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total           13                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks      1022087                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total      1022087                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks      1022087                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total      1022087                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses      1001269                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued        27427                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUnused           25                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful        26792                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.976848                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.026061                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache           47                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR           46                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate           93                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified        31194                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit         1420                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand         1611                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull           17                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage         4186                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse 246626.571163                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs      2080549                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs      1028591                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     2.022717                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher 12388.801602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher 12193.271848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher 12401.950225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher 12332.673302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher 12344.507782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher 12267.091804                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher 12268.220990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher 12286.959136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher  6448.050920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst   128.120097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data 17790.596915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.inst     4.091037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.data 17698.460162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.inst     0.408015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.data 17666.091606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.inst     0.305038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.data 17659.877430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.data 17662.454392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.data 17727.101133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores6.core.data 17665.918068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.inst     0.502526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.data 17691.117133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.047260                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.046514                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.047310                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.047045                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.047091                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.046795                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.046800                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.046871                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.024597                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.000489                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.067866                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.inst     0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.data     0.067514                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.data     0.067391                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.data     0.067367                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.data     0.067377                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.data     0.067624                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores6.core.data     0.067390                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.data     0.067486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.940806                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022       112565                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024       149579                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::0          229                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::1         2090                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::2        20088                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::3        90158                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0          295                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1         2641                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2        27158                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::3       119485                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.429401                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.570599                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses     66748495                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses     66748495                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp       439320                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty      2291953                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict         4352                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq        13209                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq           21                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq       589279                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp       589271                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq       439324                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port      2823082                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port    114724672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops            1543670                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic     97790144                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples      2668526                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.336309                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.472446                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0      1771077     66.37%     66.37% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1       897449     33.63%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total      2668526                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy   1365050317                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy   1027562409                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests      2300457                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests      1175601                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops       897449                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops       897449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       441392                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty      1517013                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         1894                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq           21                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       587214                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       587211                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       441392                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port      3576137                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::total      3576137                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      3576137                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port    162919424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::total    162919424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    162919424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                23                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      1028627                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      1028627    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      1028627                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   2065939701                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy    848782125                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      3959941                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      2931337                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples   1517013.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l3cache.prefetcher::samples     11140.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples     51363.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples     50657.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches2.prefetcher::samples     51196.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches3.prefetcher::samples     51114.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches4.prefetcher::samples     51263.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches5.prefetcher::samples     50638.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches6.prefetcher::samples     50776.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches7.prefetcher::samples     50785.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples     20203.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1209.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples     74644.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples        40.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples     73477.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples     73320.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples     73234.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples     73282.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples     73538.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples     73272.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples     73441.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000210852906                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        88337                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        88337                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        1053439                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       1430445                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                1028604                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               1517013                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              1028604                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             1517013                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                 11.81                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 56.95                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry              1412407                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          1028604                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         1517013                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              22711                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              40087                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              58133                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              72837                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              82376                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              89081                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              85525                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              81553                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              73506                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9              66170                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             56663                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             51486                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             51482                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13             67336                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             43409                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15             25571                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16             20562                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17             16962                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18             12980                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19             10174                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                66                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                66                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                77                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                68                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                81                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                85                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                71                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54               146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55               291                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56               587                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              1337                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              2971                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              5889                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60             10001                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61             15491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62             24733                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63           1454114                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        88337                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    11.644079                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean     6.851450                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   841.205824                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-8191        88336    100.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        88337                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        88337                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.172295                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.943005                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     3.244207                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        75003     84.91%     84.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17          604      0.68%     85.59% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          974      1.10%     86.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19         1274      1.44%     88.13% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20          892      1.01%     89.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21          831      0.94%     90.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22          886      1.00%     91.09% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23         1245      1.41%     92.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24         1103      1.25%     93.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25          842      0.95%     94.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26          956      1.08%     95.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::27          801      0.91%     96.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::28          742      0.84%     97.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::29          894      1.01%     98.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::30          398      0.45%     98.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::31          331      0.37%     99.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32          278      0.31%     99.68% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::33          157      0.18%     99.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::34           33      0.04%     99.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::35           39      0.04%     99.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::36           21      0.02%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::37           10      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::38           18      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::39            5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        88337                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           65830656                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        97088832                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         4040086656.88529634                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         5958429074.37802505                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              16294344012                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                  6400.94                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l3cache.prefetcher       712960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher      3287232                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher      3242048                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches2.prefetcher      3276544                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches3.prefetcher      3271296                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches4.prefetcher      3280832                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches5.prefetcher      3240832                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches6.prefetcher      3249664                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches7.prefetcher      3250240                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher      1292992                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        77376                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data      4777216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         2560                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data      4702528                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data      4692480                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data      4686976                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data      4690048                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data      4706432                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data      4689408                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data      4700224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     97084736                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l3cache.prefetcher 43754997.411736883223                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 201740388.874240696430                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 198967406.093927741051                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches2.prefetcher 201084456.686829566956                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches3.prefetcher 200762382.199597746134                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches4.prefetcher 201347615.109323859215                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches5.prefetcher 198892779.078593552113                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches6.prefetcher 199434806.874178797007                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches7.prefetcher 199470156.513021320105                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 79352083.726150825620                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 4748634.817844693549                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 293182049.084532082081                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 157109.505966739234                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 288598379.247952461243                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 15710.950596673925                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 287981724.437033057213                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 11783.212947505443                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 287643938.999204576015                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 287832470.406364619732                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 288837971.244551777840                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 287793193.029872953892                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 19638.688245842404                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 288456980.692582428455                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 5958177699.168478012085                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l3cache.prefetcher        11140                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher        51363                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher        50657                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches2.prefetcher        51196                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches3.prefetcher        51114                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches4.prefetcher        51263                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches5.prefetcher        50638                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches6.prefetcher        50776                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches7.prefetcher        50785                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher        20203                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1209                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data        74644                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst           40                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data        73477                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data        73320                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data        73234                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data        73282                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data        73538                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data        73272                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data        73441                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks      1517013                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l3cache.prefetcher   1257200634                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher   6990074963                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher   6885959995                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches2.prefetcher   6988545453                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches3.prefetcher   6952335199                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches4.prefetcher   6956529274                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches5.prefetcher   6906580576                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches6.prefetcher   6881741519                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches7.prefetcher   6897936404                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher   3327104376                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     32746142                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data   8330043237                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst      1512585                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data   8311661664                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst        92018                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data   8313749346                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        74071                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data   8298380749                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data   8308954841                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data   8319722164                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data   8313939649                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst       162735                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data   8313732735                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 997219071031                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l3cache.prefetcher    112854.64                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher    136091.64                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher    135933.04                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches2.prefetcher    136505.69                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches3.prefetcher    136016.26                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches4.prefetcher    135702.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches5.prefetcher    136391.26                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches6.prefetcher    135531.38                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches7.prefetcher    135826.26                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher    164683.68                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     27085.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data    111596.96                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     37814.62                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data    113119.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     23004.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data    113389.93                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     24690.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data    113313.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data    113383.30                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data    113135.01                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data    113466.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     32547.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data    113202.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks    657356.97                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l3cache.prefetcher       712960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher      3287232                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher      3242048                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches2.prefetcher      3276544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches3.prefetcher      3271296                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches4.prefetcher      3280832                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches5.prefetcher      3240832                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches6.prefetcher      3249664                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches7.prefetcher      3250240                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher      1292992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        77376                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data      4777216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         2560                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data      4702528                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data      4692480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data      4686976                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data      4690048                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data      4706432                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data      4689408                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data      4700160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     65830592                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        77376                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         2560                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst          256                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst          192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst          320                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        80704                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     97088832                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     97088832                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l3cache.prefetcher        11140                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher        51363                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher        50657                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches2.prefetcher        51196                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches3.prefetcher        51114                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches4.prefetcher        51263                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches5.prefetcher        50638                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches6.prefetcher        50776                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches7.prefetcher        50785                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher        20203                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1209                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data        74644                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst           40                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data        73477                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data        73320                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data        73234                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data        73282                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data        73538                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data        73272                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data        73440                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      1028603                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks      1517013                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      1517013                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l3cache.prefetcher     43754997                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher    201740389                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher    198967406                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches2.prefetcher    201084457                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches3.prefetcher    200762382                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches4.prefetcher    201347615                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches5.prefetcher    198892779                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches6.prefetcher    199434807                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches7.prefetcher    199470157                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher     79352084                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      4748635                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    293182049                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst       157110                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data    288598379                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst        15711                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data    287981724                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst        11783                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data    287643939                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data    287832470                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data    288837971                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data    287793193                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst        19639                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data    288453053                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   4040082729                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      4748635                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst       157110                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst        15711                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst        11783                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst        19639                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      4952877                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks   5958429074                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total   5958429074                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks   5958429074                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l3cache.prefetcher     43754997                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher    201740389                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher    198967406                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches2.prefetcher    201084457                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches3.prefetcher    200762382                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches4.prefetcher    201347615                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches5.prefetcher    198892779                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches6.prefetcher    199434807                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches7.prefetcher    199470157                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher     79352084                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      4748635                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    293182049                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst       157110                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data    288598379                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst        15711                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data    287981724                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst        11783                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data    287643939                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data    287832470                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data    288837971                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data    287793193                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst        19639                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data    288453053                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   9998511804                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         1028604                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        1516949                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        64383                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        64456                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        64394                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        64457                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        64299                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        64412                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        64361                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        64306                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        64246                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        64270                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        64258                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        64251                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        64184                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        64102                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        64108                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        64117                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        95023                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        95097                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        95036                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        94830                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        94737                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        94763                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        94764                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        94770                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        94790                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        94787                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        94800                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        94867                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        94671                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        94533                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        94737                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        94744                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       107302455329                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       5143020000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  126588780329                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat          104318.53                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat     123068.53                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         851320                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       1340655                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        82.76                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        88.38                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       353572                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   460.764993                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   344.251531                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   319.286175                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        25351      7.17%      7.17% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        79057     22.36%     29.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        58636     16.58%     46.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        52325     14.80%     60.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639        32879      9.30%     70.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767        24469      6.92%     77.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895        17328      4.90%     82.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        11368      3.22%     85.25% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        52159     14.75%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       353572                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     65830656                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     97084736                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        4040.086657                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW        5958.177699                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              78.11                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          31.56                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite         46.55                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          86.11                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   1262709000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    671145750                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   3677585520                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   3962084400                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 1285826880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   6239025630                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   1003120800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  18101497980                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower  1110.905236                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2478623239                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    543920000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  13271824083                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   1261837920                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    670656195                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   3666639900                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   3956373720                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 1285826880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   6161394480                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   1068494400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  18071223495                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower  1109.047264                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2651010702                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    543920000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  13099436620                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles        48932035                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi             48.932035                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.020437                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded        2053399                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          466                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued       2037732                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          827                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined       146560                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined       306691                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples     48828167                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.041733                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.357027                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0     47722582     97.74%     97.74% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1       726466      1.49%     99.22% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2       162987      0.33%     99.56% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3        70013      0.14%     99.70% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4        42742      0.09%     99.79% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5        44284      0.09%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6        37911      0.08%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7        14057      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         7125      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total     48828167                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu        20207     59.93%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           39      0.12%     60.05% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     60.05% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt           12      0.04%     60.08% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            3      0.01%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     60.09% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead          374      1.11%     61.20% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         2313      6.86%     68.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          109      0.32%     68.39% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite        10659     31.61%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         2053      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu       878133     43.09%     43.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult          111      0.01%     43.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          166      0.01%     43.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          275      0.01%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd           10      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          660      0.03%     43.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            2      0.00%     43.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt          268      0.01%     43.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          616      0.03%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            7      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            2      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     43.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        39411      1.93%     45.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        75466      3.70%     48.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          659      0.03%     48.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite      1039893     51.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total      2037732                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.041644                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy              33716                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.016546                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads     50841952                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites      1094793                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       988502                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads      2096221                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites      1105710                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses       989331                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses      1015880                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses      1053515                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         2519                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            781                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles         103868                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        41836                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores      1117122                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         9297                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores         5594                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         4812      3.83%      3.83% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         4866      3.88%      7.71% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          359      0.29%      8.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond       105267     83.86%     91.86% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond         6148      4.90%     96.75% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.75% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond         4076      3.25%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total       125530                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            2      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          783      4.70%      4.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         1004      6.02%     10.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          185      1.11%     11.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond        13353     80.13%     91.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          738      4.43%     96.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     96.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          599      3.59%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total        16664                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            1      0.06%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           11      0.63%      0.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          354     20.25%     20.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           51      2.92%     23.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond         1000     57.21%     81.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          246     14.07%     95.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     95.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           85      4.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         1748                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return         4029      3.70%      3.70% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect         3862      3.55%      7.25% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          174      0.16%      7.41% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond        91912     84.43%     91.84% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond         5410      4.97%     96.81% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     96.81% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond         3477      3.19%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total       108864                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          184     13.34%     13.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           50      3.63%     16.97% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          929     67.37%     84.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          139     10.08%     94.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           77      5.58%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         1379                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget        40520     32.28%     32.28% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB        76510     60.95%     93.23% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         4812      3.83%     97.06% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect         3688      2.94%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total       125530                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         1589     92.12%     92.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return          120      6.96%     99.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           11      0.64%     99.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            5      0.29%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         1725                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted       105269                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken        67442                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         1748                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          771                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         1641                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted          107                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups       125530                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         1493                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits        82530                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.657452                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted         1125                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups         4435                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits         3688                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          747                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         4812      3.83%      3.83% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         4866      3.88%      7.71% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          359      0.29%      8.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond       105267     83.86%     91.86% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond         6148      4.90%     96.75% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.75% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond         4076      3.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total       125530                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         4812     11.19%     11.20% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          520      1.21%     12.40% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          359      0.83%     13.24% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond        32874     76.45%     89.69% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          357      0.83%     90.52% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     90.52% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond         4076      9.48%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total        43000                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          354     23.71%     23.71% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     23.71% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          893     59.81%     83.52% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          246     16.48%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         1493                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          354     23.71%     23.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          893     59.81%     83.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          246     16.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         1493                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups         4435                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits         3688                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          747                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          136                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords         4571                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         6008                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         6001                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         1972                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used         4029                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct         4029                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts       138113                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          303                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         1373                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples     48809543                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.039076                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.366593                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0     47793778     97.92%     97.92% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1       686739      1.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2       141887      0.29%     99.62% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3        43573      0.09%     99.71% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4        70646      0.14%     99.85% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5        12689      0.03%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         6197      0.01%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         9413      0.02%     99.91% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8        44621      0.09%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total     48809543                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          202                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         4036                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          841      0.04%      0.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu       820526     43.02%     43.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           78      0.00%     43.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          134      0.01%     43.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          216      0.01%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd           10      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu          481      0.03%     43.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            2      0.00%     43.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt          248      0.01%     43.13% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          576      0.03%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            3      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            2      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     43.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        34964      1.83%     44.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        69890      3.66%     48.65% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          449      0.02%     48.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite       978882     51.32%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total      1907302                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples        44621                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts      1000000                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps      1907302                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP      1000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP      1907302                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi    48.932035                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.020437                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      1084185                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts       981141                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts      1904021                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        35413                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts      1048772                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          841      0.04%      0.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       820526     43.02%     43.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           78      0.00%     43.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          134      0.01%     43.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          216      0.01%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd           10      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     43.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          481      0.03%     43.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            2      0.00%     43.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          248      0.01%     43.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          576      0.03%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            3      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     43.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        34964      1.83%     44.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        69890      3.66%     48.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          449      0.02%     48.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite       978882     51.32%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total      1907302                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl       108864                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl       101184                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         7680                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl        91912                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl        16952                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         4036                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         4029                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles       107868                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     48452553                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        85893                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles       178323                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         3530                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved        73688                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          615                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts      2083605                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2966                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts      2035212                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches       115064                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        39431                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts      1115100                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.041593                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads       556229                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites       476211                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads      1043489                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         2510                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads      2163614                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       701236                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs      1154531                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads      1384158                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches        85010                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles     48777525                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         8270                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles          236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles         1410                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines       158184                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          796                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples     48828167                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.044781                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     0.550062                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0     48454231     99.23%     99.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1        28873      0.06%     99.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2        21478      0.04%     99.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3        26422      0.05%     99.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4        28789      0.06%     99.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5        26133      0.05%     99.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6        62932      0.13%     99.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7        22407      0.05%     99.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8       156902      0.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total     48828167                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts      1145933                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.023419                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches       125530                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.002565                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        44861                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         3530                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles       150754                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        47243                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts      2053865                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts          201                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        41836                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts      1117122                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          157                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents         1294                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        45353                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           86                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         1523                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         1672                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit      2034884                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount      1977833                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst       657456                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst      1002289                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.040420                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.655955                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         8727                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         6423                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           86                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        68347                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache           19                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        35413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    14.253156                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    47.604436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        32743     92.46%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           86      0.24%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29            8      0.02%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39            3      0.01%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49            1      0.00%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            2      0.01%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            3      0.01%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            8      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99            2      0.01%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            2      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119            3      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129           40      0.11%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139           43      0.12%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149           86      0.24%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159         2034      5.74%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           20      0.06%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           40      0.11%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           10      0.03%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199          159      0.45%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209            1      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            7      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           13      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           35      0.10%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249            8      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           14      0.04%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            2      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            3      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289            3      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299            4      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows           30      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        35413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        39449                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses      1115110                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          147                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses        58182                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       158422                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          344                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         3530                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles       183465                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles       212324                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles         1250                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles       185606                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     48241992                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts      2062937                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents         4968                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents        19058                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents          250                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents     48207593                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands      2043306                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups      7604769                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups      2205750                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups      1044595                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps      1874916                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps       168390                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           49                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           48                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts      1208660                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads        50783206                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes        4109481                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts      1000000                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps      1907302                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           63                       # Number of system calls (Count)
board.processor.cores1.core.numCycles        48534833                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             61.037590                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.016383                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded        1625733                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued       1625376                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued           24                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined        94390                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       225466                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples     48531440                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.033491                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.287283                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0     47522032     97.92%     97.92% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1       710465      1.46%     99.38% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2       151876      0.31%     99.70% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        58939      0.12%     99.82% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        31958      0.07%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5        35649      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6        17016      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7         1871      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8         1634      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total     48531440                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           23      0.18%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.18% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            2      0.02%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            3      0.02%      0.23% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         2001     16.08%     16.31% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            3      0.02%     16.33% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite        10409     83.67%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass          131      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       533602     32.83%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            4      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            7      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            7      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu           24      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt           32      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc           31      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     32.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead         4195      0.26%     33.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        54587      3.36%     36.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead           45      0.00%     36.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite      1032711     63.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total      1625376                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.033489                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy              12441                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.007654                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads     49718495                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       626378                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       589514                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads      2076162                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites      1093759                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses       979706                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       594405                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses      1043281                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts          145                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           3393                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       397201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads         4293                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores      1087329                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            4                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            5                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return           55      0.08%      0.08% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect           78      0.12%      0.20% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           15      0.02%      0.22% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        65918     99.63%     99.86% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           54      0.08%     99.94% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.94% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond           40      0.06%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        66160                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return           36      0.50%      0.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect           59      0.83%      1.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           12      0.17%      1.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond         6968     97.45%     98.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           40      0.56%     99.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond           35      0.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total         7150                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           27     24.77%     24.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      2.75%     27.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           56     51.38%     78.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           17     15.60%     94.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            6      5.50%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          109                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return           19      0.03%      0.03% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect           19      0.03%      0.06% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.01%      0.07% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond        58948     99.90%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           14      0.02%     99.99% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        59008                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           13     16.25%     16.25% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      3.75%     20.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           50     62.50%     82.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            9     11.25%     93.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            5      6.25%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total           80                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget         4220      6.38%      6.38% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        61884     93.54%     99.92% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS           54      0.08%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        66160                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          107     98.17%     98.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            2      1.83%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          109                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        65918                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken        61877                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          109                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss           54                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          107                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            2                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        66160                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates           98                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        61911                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.935777                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted           75                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           55                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            2                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           53                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return           55      0.08%      0.08% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect           78      0.12%      0.20% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           15      0.02%      0.22% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        65918     99.63%     99.86% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           54      0.08%     99.94% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.94% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond           40      0.06%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        66160                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return           55      1.29%      1.29% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect           40      0.94%      2.24% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           15      0.35%      2.59% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond         4072     95.83%     98.42% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           27      0.64%     99.06% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.06% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond           40      0.94%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total         4249                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           27     27.55%     27.55% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     27.55% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           54     55.10%     82.65% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           17     17.35%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total           98                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           27     27.55%     27.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           54     55.10%     82.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           17     17.35%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total           98                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           55                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           53                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           64                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes          129                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops          126                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes          107                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts        89159                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           83                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples     48519986                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.031561                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.286504                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0     47578511     98.06%     98.06% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1       670296      1.38%     99.44% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2       134520      0.28%     99.72% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3        32750      0.07%     99.79% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4        72106      0.15%     99.93% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5        10736      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6         5320      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7         6231      0.01%     99.98% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         9516      0.02%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total     48519986                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       503908     32.91%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            4      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            7      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            6      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu           16      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt           20      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc           25      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     32.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead         4036      0.26%     33.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        51308      3.35%     36.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead           31      0.00%     36.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite       971958     63.47%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total      1531355                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         9516                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts       795163                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      1531355                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP       795163                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP      1531355                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    61.037590                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.016383                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs      1027333                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts       972069                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts      1527388                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts         4067                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts      1023266                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       503908     32.91%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            4      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            7      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            6      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu           16      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc           25      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     32.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead         4036      0.26%     33.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        51308      3.35%     36.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     36.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite       971958     63.47%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      1531355                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        59008                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        58981                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl        58948                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        62034                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles     48260769                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        45803                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles       160745                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         2089                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        59027                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts      1642172                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          210                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts      1625231                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        62340                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts         4211                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts      1087278                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.033486                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads       311494                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites       349892                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads      1032929                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          137                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads      1621790                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       409261                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs      1091489                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads      1216185                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        61940                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles     48523529                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         4266                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          133                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines       124805                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples     48531440                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.035586                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     0.487526                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0     48229121     99.38%     99.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1        26278      0.05%     99.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2        17402      0.04%     99.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3        24483      0.05%     99.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4        21520      0.04%     99.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5        23411      0.05%     99.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6        53403      0.11%     99.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7        17631      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8       118191      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total     48531440                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       896682                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.018475                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        66160                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.001363                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles         5625                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         2089                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles         9379                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles        23628                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts      1625745                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts         4293                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts      1087329                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            4                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            2                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents        23626                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          114                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit      1625225                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount      1569220                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       363065                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       490519                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.032332                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.740165                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads           56                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads          226                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        64063                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache           29                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples         4067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     2.671748                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    12.246714                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9         4039     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           14      0.34%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29            1      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            1      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89            5      0.12%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149            1      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239            3      0.07%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            1      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows            2      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total         4067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses         4214                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses      1087279                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           13                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses        57954                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       124830                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           48                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         2089                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles       130124                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles        43500                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles       136397                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles     48219330                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts      1626049                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents         4980                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents            5                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents     48210075                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands      1347464                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      6151141                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups      1622840                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups      1033018                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps      1271337                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps        76127                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts      1129478                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads        50104932                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes        3252483                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts       795163                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      1531355                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles        48527808                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             61.717364                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.016203                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded        1611885                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded           17                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued       1611432                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           31                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined        95179                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       226842                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples     48527748                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.033206                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.284904                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0     47520576     97.92%     97.92% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1       712129      1.47%     99.39% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2       151906      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        56430      0.12%     99.82% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        32258      0.07%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5        34563      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6        16500      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7         1734      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8         1652      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total     48527748                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu          241      1.90%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            1      0.01%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      1.90% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            2      0.02%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      1.92% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead            6      0.05%      1.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         2011     15.81%     17.78% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            5      0.04%     17.82% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite        10451     82.18%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass          196      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       517375     32.11%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            4      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            7      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            7      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu           30      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt           36      0.00%     32.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc           37      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     32.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead         2593      0.16%     32.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        54804      3.40%     35.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead           50      0.00%     35.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite      1036293     64.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total      1611432                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.033206                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy              12717                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.007892                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads     49679939                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       609450                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       571890                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads      2083421                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites      1097633                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses       983097                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       577021                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses      1046932                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          157                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled              5                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles             60                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       404226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads         2723                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores      1091139                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores           17                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return           62      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect           93      0.15%      0.25% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           21      0.03%      0.28% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        62872     99.51%     99.79% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond           70      0.11%     99.90% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.90% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond           63      0.10%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        63181                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return           43      0.59%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect           74      1.02%      1.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           18      0.25%      1.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond         7034     96.58%     98.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           56      0.77%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond           58      0.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total         7283                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           29     25.22%     25.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            4      3.48%     28.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           59     51.30%     80.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           17     14.78%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            6      5.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          115                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return           19      0.03%      0.03% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect           19      0.03%      0.07% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.01%      0.07% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond        55836     99.89%     99.97% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        55896                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      3.85%     20.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           49     62.82%     83.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            9     11.54%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            4      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget         2655      4.20%      4.20% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        60461     95.69%     99.90% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS           61      0.10%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            4      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        63181                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          112     97.39%     97.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            3      2.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          115                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        62872                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken        60444                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          115                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           56                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          112                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        63181                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          102                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        60492                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.957440                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           84                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           80                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return           62      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect           93      0.15%      0.25% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           21      0.03%      0.28% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        62872     99.51%     99.79% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond           70      0.11%     99.90% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.90% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond           63      0.10%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        63181                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return           62      2.31%      2.31% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           46      1.71%      4.02% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           21      0.78%      4.80% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond         2467     91.74%     96.54% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           30      1.12%     97.66% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%     97.66% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond           63      2.34%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total         2689                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           29     28.43%     28.43% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     28.43% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           56     54.90%     83.33% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           17     16.67%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          102                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           29     28.43%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           56     54.90%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           17     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          102                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           84                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           80                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           94                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes          157                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops          154                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes          135                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts        89886                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          106                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples     48516152                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.031262                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.282503                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0     47575136     98.06%     98.06% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1       672341      1.39%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2       135055      0.28%     99.72% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3        32769      0.07%     99.79% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4        70394      0.15%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5        10778      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6         5343      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7         6247      0.01%     99.98% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         8089      0.02%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total     48516152                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu       487408     32.14%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            4      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            7      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            6      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu           16      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt           20      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc           25      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     32.14% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead         2392      0.16%     32.30% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        51484      3.39%     35.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead           31      0.00%     35.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite       975294     64.30%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total      1516723                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         8089                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts       786291                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps      1516723                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP       786291                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP      1516723                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    61.717364                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.016203                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs      1029201                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts       975405                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts      1514400                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts         2423                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts      1026778                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       487408     32.14%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            4      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            7      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            6      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu           16      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt           20      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc           25      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     32.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead         2392      0.16%     32.30% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        51484      3.39%     35.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     35.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite       975294     64.30%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total      1516723                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        55896                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl        55869                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl        55836                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        58287                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles     48262706                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        45585                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles       159051                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         2119                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        57586                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts      1628653                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          232                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts      1611275                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        59256                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts         2608                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts      1091077                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.033203                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads       296019                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites       341188                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads      1036559                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads      1609385                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       399248                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs      1093685                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads      1212242                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        60526                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles     48522951                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         4330                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          270                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines       121977                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           50                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples     48527748                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.035325                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     0.486232                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0     48229184     99.38%     99.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1        25199      0.05%     99.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2        17467      0.04%     99.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3        22915      0.05%     99.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4        21132      0.04%     99.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5        23025      0.05%     99.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6        53598      0.11%     99.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7        17705      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8       117523      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total     48527748                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       888768                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.018315                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        63181                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.001302                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles         2322                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         2119                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles         9580                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles        33671                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts      1611902                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts         2723                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts      1091139                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents        33666                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          139                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit      1611262                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount      1554987                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       350627                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       475575                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.032043                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.737270                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads           71                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads          300                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        64361                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache           18                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples         2423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     2.380520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev     6.048837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9         2394     98.80%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           25      1.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29            1      0.04%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::100-109            1      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            1      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229            1      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total         2423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses         2611                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses      1091078                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses        58200                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       122024                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           70                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         2119                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles       126362                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles        57822                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles       134071                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles     48207374                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts      1612390                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents         2623                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.SQFullEvents     48200313                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands      1313009                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups      6104237                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups      1610749                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups      1036637                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps      1235929                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps        77080                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts      1122915                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads        50088529                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes        3224815                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts       786291                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps      1516723                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles        48523672                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             62.583007                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.015979                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded        1593417                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded           17                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued       1592958                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           31                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined        95277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       227084                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples     48523626                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.032829                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.283013                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0     47524481     97.94%     97.94% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1       709178      1.46%     99.40% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2       149932      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        55636      0.11%     99.83% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        30188      0.06%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5        34219      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6        16436      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7         1903      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8         1653      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total     48523626                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           26      0.21%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            1      0.01%      0.22% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            2      0.02%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead            6      0.05%      0.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         2014     16.09%     16.37% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            5      0.04%     16.41% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite        10462     83.59%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass          196      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       499357     31.35%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            4      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu           30      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt           36      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc           37      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead          906      0.06%     31.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        54864      3.44%     34.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead           50      0.00%     34.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite      1037464     65.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total      1592958                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.032828                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy              12516                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.007857                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads     49636315                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       589848                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       552238                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads      2085774                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites      1098865                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses       984215                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       557164                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses      1048114                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          163                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled              6                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles             46                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       408362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads         1038                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores      1092372                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores           17                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return           62      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect           93      0.16%      0.26% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           21      0.04%      0.29% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        59568     99.48%     99.78% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond           70      0.12%     99.89% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond           63      0.11%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        59877                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return           43      0.59%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect           74      1.01%      1.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           18      0.25%      1.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond         7048     96.59%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           56      0.77%     99.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond           58      0.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total         7297                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           29     25.22%     25.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            4      3.48%     28.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           59     51.30%     80.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           17     14.78%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            6      5.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          115                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return           19      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect           19      0.04%      0.07% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond        52518     99.89%     99.96% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total        52578                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      3.85%     20.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           49     62.82%     83.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            9     11.54%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            4      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget          974      1.63%      1.63% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        58838     98.26%     99.89% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS           61      0.10%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            4      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        59877                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          112     97.39%     97.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            3      2.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          115                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        59568                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken        58821                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          115                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           56                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          112                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        59877                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          102                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        58869                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.983165                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           84                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           80                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return           62      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect           93      0.16%      0.26% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           21      0.04%      0.29% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        59568     99.48%     99.78% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond           70      0.12%     99.89% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond           63      0.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        59877                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return           62      6.15%      6.15% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           46      4.56%     10.71% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           21      2.08%     12.80% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond          786     77.98%     90.77% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           30      2.98%     93.75% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.75% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond           63      6.25%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total         1008                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           29     28.43%     28.43% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     28.43% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           56     54.90%     83.33% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           17     16.67%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          102                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           29     28.43%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           56     54.90%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           17     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          102                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           84                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           80                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           94                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes          157                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops          154                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes          135                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts        89979                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          105                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples     48512020                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.030882                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.277458                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0     47572757     98.06%     98.06% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1       673498      1.39%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2       135376      0.28%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3        32890      0.07%     99.80% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4        68802      0.14%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5        10768      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6         5510      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7         6223      0.01%     99.99% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         6196      0.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total     48512020                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu       469362     31.33%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            4      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            7      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            6      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu           16      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt           20      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc           25      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead          704      0.05%     31.38% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        51542      3.44%     34.82% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead           31      0.00%     34.83% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite       976404     65.17%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total      1498157                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         6196                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts       775349                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps      1498157                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP       775349                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP      1498157                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    62.583007                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.015979                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs      1028681                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts       976515                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts      1497522                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts          735                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts      1027946                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       469362     31.33%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            4      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            7      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            6      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu           16      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt           20      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc           25      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead          704      0.05%     31.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        51542      3.44%     34.82% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     34.83% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite       976404     65.17%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total      1498157                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl        52578                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl        52551                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl        52518                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        57373                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles     48261565                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        46286                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles       156282                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         2120                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        55938                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts      1610059                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          240                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts      1592795                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        55941                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts          919                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts      1092309                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.032825                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads       279444                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites       331426                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads      1037730                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads      1592596                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       387856                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs      1093228                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads      1205154                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        58903                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles     48518819                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         4332                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          271                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines       118738                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           50                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples     48523626                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.034953                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     0.484122                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0     48229800     99.39%     99.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1        23903      0.05%     99.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2        17456      0.04%     99.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3        21235      0.04%     99.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4        20773      0.04%     99.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5        22707      0.05%     99.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6        53686      0.11%     99.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7        17723      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8       116343      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total     48523626                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       878037                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.018095                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        59877                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.001234                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles         2331                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         2120                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles         9589                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles        28641                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts      1593434                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts         1038                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts      1092372                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents        28636                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          136                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit      1592783                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount      1536453                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       341332                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       464443                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.031664                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.734928                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads           71                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads          303                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        64426                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache           25                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples          735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     3.219048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev    10.293627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9          705     95.92%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19           24      3.27%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29            3      0.41%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            1      0.14%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139            1      0.14%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229            1      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total          735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses          922                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses      1092310                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses        58258                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       118784                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           69                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         2120                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles       125003                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles        56827                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles       133696                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles     48205980                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts      1593929                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents          446                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.SQFullEvents     48202439                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands      1273917                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups      6040125                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups      1593971                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups      1037809                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps      1196751                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps        77166                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts      1106307                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads        50067791                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes        3187880                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts       775349                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps      1498157                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles        48518705                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             62.592908                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.015976                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded        1593050                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded           17                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued       1592598                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           31                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined        95276                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       227062                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples     48518685                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.032824                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.282963                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0     47519825     97.94%     97.94% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1       708796      1.46%     99.40% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2       149969      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        55778      0.11%     99.83% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        30184      0.06%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5        34211      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6        16369      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7         1899      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8         1654      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total     48518685                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           27      0.22%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            1      0.01%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            2      0.02%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead            6      0.05%      0.29% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         2012     16.08%     16.37% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            5      0.04%     16.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite        10460     83.59%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass          196      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       499132     31.34%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            4      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            7      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            7      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu           30      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt           36      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc           37      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead          890      0.06%     31.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        54859      3.44%     34.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead           50      0.00%     34.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite      1037350     65.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total      1592598                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.032824                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy              12513                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.007857                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads     49630881                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       589594                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       551997                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads      2085544                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites      1098751                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses       984100                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       556917                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses      1047998                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          157                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled              7                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles             20                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       413329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads         1020                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores      1092251                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores           17                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return           62      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect           93      0.16%      0.26% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           21      0.04%      0.29% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        59529     99.48%     99.78% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond           70      0.12%     99.89% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond           63      0.11%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        59838                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return           43      0.59%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect           74      1.01%      1.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           18      0.25%      1.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond         7047     96.59%     98.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           56      0.77%     99.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond           58      0.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total         7296                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           29     25.22%     25.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            4      3.48%     28.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           59     51.30%     80.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           17     14.78%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            6      5.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          115                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return           19      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect           19      0.04%      0.07% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond        52480     99.89%     99.96% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total        52540                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      3.85%     20.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           49     62.82%     83.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            9     11.54%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            4      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget          958      1.60%      1.60% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        58815     98.29%     99.89% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS           61      0.10%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            4      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        59838                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          112     97.39%     97.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            3      2.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          115                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        59529                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken        58798                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          115                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss           56                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          112                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        59838                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          102                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        58846                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.983422                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           84                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           80                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return           62      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect           93      0.16%      0.26% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           21      0.04%      0.29% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        59529     99.48%     99.78% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond           70      0.12%     99.89% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond           63      0.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        59838                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return           62      6.25%      6.25% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           46      4.64%     10.89% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           21      2.12%     13.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond          770     77.62%     90.62% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           30      3.02%     93.65% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.65% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond           63      6.35%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total          992                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           29     28.43%     28.43% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     28.43% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           56     54.90%     83.33% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           17     16.67%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          102                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           29     28.43%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           56     54.90%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           17     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          102                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           84                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           80                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           94                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes          157                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops          154                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes          135                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts        89975                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          106                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples     48507078                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.030878                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.277468                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0     47568089     98.06%     98.06% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1       673320      1.39%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2       135329      0.28%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3        32867      0.07%     99.80% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4        68742      0.14%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5        10789      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6         5484      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7         6269      0.01%     99.99% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         6189      0.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total     48507078                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu       469132     31.32%     31.32% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            4      0.00%     31.32% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            7      0.00%     31.32% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            6      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu           16      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt           20      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc           25      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead          688      0.05%     31.38% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        51536      3.44%     34.82% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead           31      0.00%     34.82% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite       976290     65.18%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total      1497791                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         6189                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts       775147                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps      1497791                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP       775147                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP      1497791                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    62.592908                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.015976                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs      1028545                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts       976401                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts      1497172                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts          719                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts      1027826                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       469132     31.32%     31.32% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            4      0.00%     31.32% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            7      0.00%     31.32% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            6      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu           16      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt           20      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc           25      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead          688      0.05%     31.38% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        51536      3.44%     34.82% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     34.82% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite       976290     65.18%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total      1497791                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl        52540                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl        52513                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl        52480                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        57407                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles     48256637                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        46104                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles       156416                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         2121                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        55944                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts      1609780                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          232                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts      1592441                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        55905                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts          904                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts      1092189                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.032821                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads       279259                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites       331296                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads      1037616                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads      1592253                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       387710                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs      1093093                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads      1204948                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        58880                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles     48513903                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         4334                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          271                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines       118694                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           44                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples     48518685                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.034947                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     0.484031                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0     48224919     99.39%     99.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1        23808      0.05%     99.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2        17490      0.04%     99.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3        21249      0.04%     99.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4        20865      0.04%     99.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5        22745      0.05%     99.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6        53647      0.11%     99.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7        17723      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8       116239      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total     48518685                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       877775                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.018091                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        59838                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.001233                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles         2304                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         2121                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles         9589                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles        31969                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts      1593067                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts         1020                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts      1092251                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents        31965                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          140                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit      1592429                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount      1536097                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       341244                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       464375                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.031660                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.734846                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads           71                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads          301                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        64425                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache           24                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples          719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     3.282337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev    11.057314                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9          690     95.97%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19           25      3.48%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29            1      0.14%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::100-109            1      0.14%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            1      0.14%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229            1      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total          719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses          907                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses      1092190                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses        58258                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses       118741                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           70                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         2121                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles       125030                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles        57026                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles       133662                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles     48200846                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts      1593564                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents          496                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.SQFullEvents     48197276                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands      1273383                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups      6038790                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups      1593619                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups      1037696                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps      1196229                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps        77154                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts      1106439                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads        50062486                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes        3187140                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts       775147                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps      1497791                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles        48514983                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             62.884948                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.015902                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded        1585483                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded           17                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued       1585021                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           32                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined        94808                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       225972                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples     48514963                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.032671                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.282360                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0     47520697     97.95%     97.95% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1       705797      1.45%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2       149235      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        55372      0.11%     99.83% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        29854      0.06%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5        34076      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6        16327      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7         1960      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8         1645      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total     48514963                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           26      0.21%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            1      0.01%      0.22% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.22% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            2      0.02%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead            6      0.05%      0.28% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         2004     16.09%     16.37% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            5      0.04%     16.41% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite        10410     83.59%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass          196      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       496894     31.35%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            4      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu           30      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt           36      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc           37      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     31.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead          906      0.06%     31.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        54589      3.44%     34.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead           50      0.00%     34.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite      1032265     65.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total      1585021                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.032671                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy              12454                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.007857                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads     49622167                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       586948                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       549514                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads      2075324                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites      1093362                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses       979282                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       554416                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses      1042863                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          164                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled              6                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles             20                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       417051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads         1038                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores      1086899                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores           17                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return           62      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect           93      0.16%      0.26% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           21      0.04%      0.30% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        59276     99.48%     99.78% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond           70      0.12%     99.89% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond           63      0.11%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        59585                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return           43      0.59%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect           74      1.02%      1.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           18      0.25%      1.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond         7013     96.57%     98.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           56      0.77%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond           58      0.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total         7262                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           29     25.22%     25.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            4      3.48%     28.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           59     51.30%     80.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           17     14.78%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            6      5.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          115                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return           19      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect           19      0.04%      0.07% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond        52261     99.89%     99.96% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total        52321                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      3.85%     20.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           49     62.82%     83.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            9     11.54%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            4      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget          974      1.63%      1.63% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        58546     98.26%     99.89% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS           61      0.10%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            4      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        59585                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          112     97.39%     97.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            3      2.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          115                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        59276                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken        58529                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          115                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss           56                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          112                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        59585                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          102                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        58577                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.983083                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           84                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           80                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return           62      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect           93      0.16%      0.26% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           21      0.04%      0.30% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        59276     99.48%     99.78% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond           70      0.12%     99.89% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond           63      0.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        59585                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return           62      6.15%      6.15% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           46      4.56%     10.71% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           21      2.08%     12.80% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond          786     77.98%     90.77% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           30      2.98%     93.75% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.75% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond           63      6.25%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total         1008                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           29     28.43%     28.43% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     28.43% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           56     54.90%     83.33% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           17     16.67%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          102                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           29     28.43%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           56     54.90%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           17     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          102                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           84                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           80                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           94                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes          157                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops          154                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes          135                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts        89536                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          105                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples     48503413                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.030734                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.276824                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0     47568771     98.07%     98.07% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1       670361      1.38%     99.46% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2       134566      0.28%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3        32663      0.07%     99.80% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4        68458      0.14%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5        10744      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6         5452      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7         6238      0.01%     99.99% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         6160      0.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total     48503413                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu       467049     31.33%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            4      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            7      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            6      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu           16      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt           20      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc           25      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     31.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead          704      0.05%     31.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        51285      3.44%     34.83% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead           31      0.00%     34.83% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite       971509     65.17%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total      1490692                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         6160                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts       771488                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps      1490692                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP       771488                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP      1490692                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    62.884948                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.015902                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs      1023529                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts       971620                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts      1490057                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts          735                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts      1022794                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       467049     31.33%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            4      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            7      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            6      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu           16      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt           20      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc           25      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     31.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead          704      0.05%     31.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        51285      3.44%     34.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     34.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite       971509     65.17%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total      1490692                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl        52321                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl        52294                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl        52261                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        57138                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles     48254148                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        45883                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles       155684                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         2110                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        55687                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts      1602111                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          240                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts      1584857                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        55667                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts          917                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts      1086836                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.032667                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads       278079                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites       329788                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads      1032531                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads      1584658                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       385938                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs      1087753                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads      1199130                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        58611                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles     48510195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         4312                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles          271                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines       118150                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           45                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples     48514963                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.034783                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     0.482889                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0     48222562     99.40%     99.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1        23694      0.05%     99.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2        17419      0.04%     99.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3        21181      0.04%     99.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4        20785      0.04%     99.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5        22637      0.05%     99.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6        53368      0.11%     99.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7        17635      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8       115682      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total     48514963                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       873613                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.018007                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        59585                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.001228                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles         2302                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         2110                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles         9543                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles        33974                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts      1585500                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts         1038                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts      1086899                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents        33969                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          136                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit      1584845                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount      1528796                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       339588                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       462088                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.031512                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.734899                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads           71                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads          303                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        64105                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache           19                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples          735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean     3.146939                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev     9.777088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9          706     96.05%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           25      3.40%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29            1      0.14%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::70-79            1      0.14%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109            1      0.14%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::220-229            1      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total          735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses          920                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses      1086837                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses        57968                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses       118196                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           69                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         2110                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles       124375                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles        57867                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles       132971                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles     48197640                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts      1586000                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents          332                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.SQFullEvents     48194185                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands      1267638                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups      6010047                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups      1586042                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups      1032610                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps      1190840                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps        76798                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts      1101692                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads        50051442                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes        3172008                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts       771488                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps      1490692                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles        48509419                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             62.901218                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.015898                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded        1584904                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued       1584453                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           29                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined        94764                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       225843                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples     48509375                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.032663                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.282274                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0     47515649     97.95%     97.95% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1       705141      1.45%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2       149163      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        55535      0.11%     99.83% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        30035      0.06%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5        34050      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6        16269      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7         1887      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8         1646      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total     48509375                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           25      0.20%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.20% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            1      0.01%      0.21% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.21% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            2      0.02%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead            7      0.06%      0.28% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         2002     16.09%     16.37% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            5      0.04%     16.41% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite        10402     83.59%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass          196      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       496605     31.34%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            4      0.00%     31.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            7      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu           30      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt           36      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc           37      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     31.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead          887      0.06%     31.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        54580      3.44%     34.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead           50      0.00%     34.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite      1032014     65.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total      1584453                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.032663                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy              12444                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.007854                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads     49615940                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       586610                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       549201                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads      2074814                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites      1093080                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses       979057                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       554097                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses      1042604                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          158                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled              7                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles             44                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       422615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads         1018                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores      1086636                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores           18                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return           61      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect           92      0.15%      0.26% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           20      0.03%      0.29% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        59230     99.49%     99.78% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond           68      0.11%     99.89% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond           63      0.11%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        59534                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return           42      0.58%      0.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect           73      1.01%      1.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           17      0.23%      1.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond         7011     96.64%     98.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           54      0.74%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond           58      0.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total         7255                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           29     25.44%     25.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            4      3.51%     28.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           58     50.88%     79.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           17     14.91%     94.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            6      5.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          114                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return           19      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect           19      0.04%      0.07% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond        52217     99.89%     99.96% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total        52277                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      3.85%     20.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           49     62.82%     83.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            9     11.54%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            4      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget          956      1.61%      1.61% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        58514     98.29%     99.89% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS           60      0.10%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            4      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        59534                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          112     98.25%     98.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            2      1.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          114                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        59230                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken        58500                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          114                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           56                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          112                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            2                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        59534                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          102                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        58545                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.983388                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           83                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           79                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return           61      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect           92      0.15%      0.26% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           20      0.03%      0.29% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        59230     99.49%     99.78% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond           68      0.11%     99.89% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond           63      0.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        59534                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return           61      6.17%      6.17% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           46      4.65%     10.82% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           20      2.02%     12.84% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond          769     77.76%     90.60% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           30      3.03%     93.63% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.63% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond           63      6.37%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total          989                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           29     28.43%     28.43% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     28.43% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           56     54.90%     83.33% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           17     16.67%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          102                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           29     28.43%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           56     54.90%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           17     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          102                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           83                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           79                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           93                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes          154                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops          151                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes          132                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts        89491                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          105                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples     48497831                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.030726                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.276772                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0     47563646     98.07%     98.07% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1       669829      1.38%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2       134629      0.28%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3        32718      0.07%     99.80% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4        68455      0.14%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5        10730      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6         5462      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7         6219      0.01%     99.99% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         6143      0.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total     48497831                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu       466765     31.32%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            4      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            7      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            6      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu           16      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt           20      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc           25      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     31.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead          688      0.05%     31.38% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        51273      3.44%     34.82% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead           31      0.00%     34.82% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite       971289     65.18%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total      1490160                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         6143                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts       771200                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps      1490160                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP       771200                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP      1490160                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    62.901218                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.015898                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs      1023281                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts       971400                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts      1489541                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts          719                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts      1022562                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           36      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       466765     31.32%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            4      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            7      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            6      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu           16      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt           20      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc           25      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     31.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead          688      0.05%     31.38% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        51273      3.44%     34.82% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     34.82% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite       971289     65.18%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total      1490160                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl        52277                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl        52250                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl        52217                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        57262                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles     48248516                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        45867                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles       155621                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         2109                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        55649                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           48                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts      1601553                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          232                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts      1584295                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        55623                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts          902                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts      1086573                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.032660                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads       277849                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites       329610                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads      1032280                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads      1584106                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       385742                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs      1087475                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads      1198766                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        58578                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles     48504466                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         4310                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          271                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines       118086                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           44                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples     48509375                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.034775                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     0.482845                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0     48217111     99.40%     99.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1        23692      0.05%     99.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2        17398      0.04%     99.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3        21138      0.04%     99.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4        20752      0.04%     99.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5        22635      0.05%     99.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6        53372      0.11%     99.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7        17630      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8       115647      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total     48509375                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       873289                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.018002                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        59534                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.001227                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles         2443                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         2109                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles         9538                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles        31236                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts      1584924                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts         1018                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts      1086636                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts            7                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents        31232                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          138                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit      1584281                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount      1528258                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       339538                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       462132                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.031504                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.734721                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads           71                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads          299                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        64074                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache           17                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples          719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean     3.675939                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev    12.175795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9          682     94.85%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19           29      4.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29            1      0.14%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39            1      0.14%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69            1      0.14%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            2      0.28%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::100-109            1      0.14%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            1      0.14%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::220-229            1      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total          719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses          905                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses      1086574                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses        57939                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses       118133                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           70                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         2109                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles       124547                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles        51196                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles       132974                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles     48198549                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts      1585419                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents          497                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.SQFullEvents     48194993                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands      1266924                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups      6007897                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups      1585481                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups      1032361                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps      1190180                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps        76744                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts      1100880                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads        50045313                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes        3170847                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts       771200                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps      1490160                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles        48505948                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             62.969632                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.015881                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded        1583918                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued       1583482                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           22                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined        94727                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       226462                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples     48505597                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.032645                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.281688                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0     47510161     97.95%     97.95% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1       707391      1.46%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2       149380      0.31%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        55389      0.11%     99.83% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        29711      0.06%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5        34014      0.07%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6        16251      0.03%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7         1656      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8         1644      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total     48505597                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           16      0.13%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.13% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            1      0.01%      0.14% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.14% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            2      0.02%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.15% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead            6      0.05%      0.20% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         2008     16.09%     16.29% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            5      0.04%     16.33% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite        10445     83.67%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass          189      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       492435     31.10%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            4      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            7      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            7      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu           30      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     31.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt           36      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc           37      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     31.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead          335      0.02%     31.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        54765      3.46%     34.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead           50      0.00%     34.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite      1035587     65.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total      1583482                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.032645                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy              12483                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.007883                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads     49603063                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       581795                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       544685                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads      2082003                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites      1096867                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses       982449                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       549556                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses      1046220                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts          129                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            351                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       426086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads          462                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores      1090390                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads           17                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores           17                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return           56      0.10%      0.10% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect           87      0.15%      0.24% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           12      0.02%      0.26% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        58350     99.53%     99.80% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond           56      0.10%     99.89% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond           63      0.11%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        58624                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return           37      0.52%      0.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect           68      0.95%      1.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            9      0.13%      1.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond         6969     97.02%     98.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           42      0.58%     99.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond           58      0.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total         7183                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           29     27.10%     27.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            4      3.74%     30.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           51     47.66%     78.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           17     15.89%     94.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%     94.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            6      5.61%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          107                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return           19      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect           19      0.04%      0.07% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond        51379     99.88%     99.96% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond           14      0.03%     99.99% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            5      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total        51439                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           12     17.91%     17.91% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            2      2.99%     20.90% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           40     59.70%     80.60% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            9     13.43%     94.03% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.03% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            4      5.97%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total           67                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget          406      0.69%      0.69% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        58158     99.21%     99.90% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS           55      0.09%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            5      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        58624                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          106     99.07%     99.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            1      0.93%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          107                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        58350                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken        58179                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          107                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           57                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          106                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        58624                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates           96                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        58183                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.992477                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted           77                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           75                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            5                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           70                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return           56      0.10%      0.10% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect           87      0.15%      0.24% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           12      0.02%      0.26% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        58350     99.53%     99.80% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond           56      0.10%     99.89% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond           63      0.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        58624                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return           56     12.70%     12.70% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           47     10.66%     23.36% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           12      2.72%     26.08% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond          219     49.66%     75.74% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           44      9.98%     85.71% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%     85.71% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond           63     14.29%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total          441                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           29     30.21%     30.21% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     30.21% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           50     52.08%     82.29% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           17     17.71%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total           96                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           29     30.21%     30.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           50     52.08%     82.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           17     17.71%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total           96                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           75                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            5                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           70                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           85                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes          136                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops          133                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes          114                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used           19                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct           19                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts        89433                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts           98                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples     48494054                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.030709                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.275803                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0     47557771     98.07%     98.07% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1       672222      1.39%     99.46% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2       134822      0.28%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3        32586      0.07%     99.80% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4        68614      0.14%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5        10767      0.02%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6         5320      0.01%     99.98% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7         6245      0.01%     99.99% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         5707      0.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total     48494054                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            4                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls           22                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu       462782     31.08%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            4      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            7      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            6      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu           16      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt           20      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc           25      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     31.08% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead          180      0.01%     31.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        51452      3.45%     34.55% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead           31      0.00%     34.55% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite       974648     65.45%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total      1489206                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         5707                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts       770307                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps      1489206                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP       770307                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP      1489206                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    62.969632                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.015881                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs      1026311                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts       974759                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts      1489094                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts          211                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts      1026100                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           35      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       462782     31.08%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            4      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            7      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            6      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu           16      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt           20      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc           25      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     31.08% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead          180      0.01%     31.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        51452      3.45%     34.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead           31      0.00%     34.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite       974648     65.45%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total      1489206                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl        51439                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl        51412                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           27                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl        51379                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           60                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           22                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn           19                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        57373                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles     48245118                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        45275                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles       155721                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         2110                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        55302                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           50                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts      1600411                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          240                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts      1583353                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        54729                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts          348                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts      1090340                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.032642                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads       273512                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites       327594                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads      1035853                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites          160                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads      1583701                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       383311                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs      1090688                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads      1200197                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        58218                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles     48500613                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         4312                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          271                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines       117390                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           45                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples     48505597                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.034758                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     0.482877                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0     48213987     99.40%     99.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1        23374      0.05%     99.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2        17457      0.04%     99.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3        20673      0.04%     99.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4        20662      0.04%     99.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5        22580      0.05%     99.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6        53564      0.11%     99.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7        17681      0.04%     99.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8       115619      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total     48505597                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       872385                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.017985                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        58624                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.001209                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles         2517                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         2110                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles         9536                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles        33501                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts      1583933                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts          462                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts      1090390                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts            5                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents        33497                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            2                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            1                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          113                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit      1583335                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount      1527134                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       335849                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       457573                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.031483                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.733979                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads           70                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads          251                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            2                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        64290                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache           16                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples          211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    11.298578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev    34.904645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9          177     83.89%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           22     10.43%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29            1      0.47%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89            5      2.37%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::100-109            1      0.47%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            1      0.47%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::190-199            1      0.47%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::220-229            1      0.47%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239            1      0.47%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249            1      0.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total          211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses          351                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses      1090341                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           14                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses        58139                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses       117437                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           70                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON  16294367322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         2110                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles       124739                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles        43260                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles       132422                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles     48203066                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts      1584297                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents            4                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.SQFullEvents     48200141                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands      1258385                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups      6005865                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups      1584903                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups      1035934                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps      1182083                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps        76302                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts      1102592                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads        50040856                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes        3168822                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts       770307                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps      1489206                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::mean    58.634557                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::stdev     4.013967                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::0         8224      0.07%      0.07% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::1            0      0.00%      0.07% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::2          310      0.00%      0.07% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::3         4919      0.04%      0.11% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::4            2      0.00%      0.11% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::5           75      0.00%      0.11% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::6          166      0.00%      0.11% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::7        12393      0.10%      0.21% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::8            6      0.00%      0.21% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::9            5      0.00%      0.21% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::10            6      0.00%      0.21% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::11         7033      0.06%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::12            0      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::13            5      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::14            7      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::15            4      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::16            1      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::17            2      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::18            8      0.00%      0.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::19         7166      0.06%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::20            8      0.00%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::21            4      0.00%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::22            0      0.00%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::23            2      0.00%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::24            6      0.00%      0.33% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::25         7372      0.06%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::26            0      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::27            4      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::28            6      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::29            2      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::30            2      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::31            2      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::32            6      0.00%      0.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::33         6898      0.06%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::34            4      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::35            6      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::36            4      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::37            0      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::38            4      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::39            6      0.00%      0.45% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::40         6790      0.06%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::41            4      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::42            6      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::43            4      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::44            0      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::45            2      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::46            8      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::47            2      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::48            0      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::49            4      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::50            6      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::51            4      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::52            0      0.00%      0.50% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::53         6976      0.06%      0.56% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::54            0      0.00%      0.56% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::55            4      0.00%      0.56% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::56            6      0.00%      0.56% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::57        24354      0.20%      0.76% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::58     10841939     88.63%     89.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::59          416      0.00%     89.39% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::60         8616      0.07%     89.46% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::61           14      0.00%     89.46% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::62         9973      0.08%     89.54% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::63            3      0.00%     89.54% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::64        10087      0.08%     89.63% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::overflows      1269122     10.37%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::max_value           82                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::mean    78.243839                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::stdev     5.369310                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::0         6680      0.05%      0.05% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::1            4      0.00%      0.05% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::2        10123      0.08%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::3           44      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::4          307      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::5            4      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::6          161      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::7            0      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::8          183      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::9            4      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::10          101      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::11            0      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::12            4      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::13            2      0.00%      0.14% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::14         8609      0.07%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::15            2      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::16            2      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::17            8      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::18            2      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::19            0      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::20            4      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::21            8      0.00%      0.21% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::22         6944      0.06%      0.27% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::23            0      0.00%      0.27% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::24            4      0.00%      0.27% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::25            6      0.00%      0.27% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::26         7178      0.06%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::27            0      0.00%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::28            4      0.00%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::29            6      0.00%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::30            4      0.00%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::31            0      0.00%      0.33% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::32         7380      0.06%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::33            0      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::34            4      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::35            6      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::36            4      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::37            0      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::38            2      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::39            8      0.00%      0.39% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::40         6896      0.06%      0.45% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::41            0      0.00%      0.45% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::42            4      0.00%      0.45% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::43            6      0.00%      0.45% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::44         6816      0.06%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::45            8      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::46            4      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::47            0      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::48            4      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::49            6      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::50            4      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::52            2      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::53            8      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::54            2      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::55            0      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::56            4      0.00%      0.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::57         6954      0.06%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::58            2      0.00%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::59            2      0.00%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::60            8      0.00%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::61            2      0.00%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::62            0      0.00%      0.56% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::63         5424      0.04%      0.60% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::64           58      0.00%      0.61% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::overflows     12158992     99.39%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::max_value          105                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::mean    92.615971                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::stdev     7.381967                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::0         9903      0.08%      0.08% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::1         6856      0.06%      0.14% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::2            9      0.00%      0.14% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::3            4      0.00%      0.14% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::4            3      0.00%      0.14% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::5         9888      0.08%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::6            1      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::7            4      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::8           15      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::9            4      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::10            1      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::11            4      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::12            7      0.00%      0.22% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::13         6978      0.06%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::14            3      0.00%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::15            2      0.00%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::16            8      0.00%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::17            2      0.00%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::18            0      0.00%      0.28% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::19         7166      0.06%      0.33% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::20            0      0.00%      0.33% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::21            4      0.00%      0.33% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::22            6      0.00%      0.33% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::23         7398      0.06%      0.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::24            0      0.00%      0.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::25            4      0.00%      0.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::26            6      0.00%      0.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::27            4      0.00%      0.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::28         6870      0.06%      0.45% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::29            0      0.00%      0.45% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::30            4      0.00%      0.45% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::31            6      0.00%      0.45% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::32         6872      0.06%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::33            2      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::34            2      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::35            8      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::36            2      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::37            0      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::38            4      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::39            8      0.00%      0.51% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::40         6910      0.06%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::41            0      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::42            4      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::43            6      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::44            4      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::45            0      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::46            4      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::47            6      0.00%      0.56% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::48        12072      0.10%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::49            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::50            6      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::51            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::52           38      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::53            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::54            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::55            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::56          142      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::57            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::58            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::59            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::60           66      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::61            2      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::62            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::63            0      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::64            4      0.00%      0.66% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::overflows     12151686     99.34%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::max_value          122                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::mean    76.073875                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::stdev     5.094974                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::0         3106      0.03%      0.03% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::2          264      0.00%      0.03% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::3            2      0.00%      0.03% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::4            0      0.00%      0.03% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::5        21337      0.17%      0.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::7            1      0.00%      0.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::8            8      0.00%      0.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::9            7      0.00%      0.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::10         6758      0.06%      0.26% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::11            1      0.00%      0.26% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::12            4      0.00%      0.26% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::13            6      0.00%      0.26% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::14         7284      0.06%      0.32% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::15            0      0.00%      0.32% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::16            4      0.00%      0.32% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::17            6      0.00%      0.32% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::18            4      0.00%      0.32% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::19         7368      0.06%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::20            0      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::21            2      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::22           14      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::23            6      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::24            0      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::25            2      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::26           12      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::27            8      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::28            0      0.00%      0.38% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::29         6932      0.06%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::30            0      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::31           22      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::32            8      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::33            2      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::34            0      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::35            4      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::36            6      0.00%      0.43% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::37         6804      0.06%      0.49% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::38         6978      0.06%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::39            2      0.00%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::40            2      0.00%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::41            8      0.00%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::42            2      0.00%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::43            0      0.00%      0.55% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::44        15537      0.13%      0.67% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::45           64      0.00%      0.68% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::46          176      0.00%      0.68% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::47           41      0.00%      0.68% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::48           64      0.00%      0.68% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::49            1      0.00%      0.68% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::50         4292      0.04%      0.71% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::51            8      0.00%      0.71% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::52         4389      0.04%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::53            9      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::54           10      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::55            1      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::56          411      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::57            2      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::58            3      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::59            0      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::60           10      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::61            2      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::62            2      0.00%      0.75% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::63         7909      0.06%      0.82% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::64           66      0.00%      0.82% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::overflows     12133033     99.18%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::max_value          108                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::mean    75.141266                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::stdev     4.800528                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::0         3146      0.03%      0.03% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::1        21578      0.18%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::2           40      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::3            4      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::4            6      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::5            4      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::6            0      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::7            4      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::8            4      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::9            4      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::10            2      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::11            2      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::12            6      0.00%      0.20% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::13         6734      0.06%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::14            2      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::15            2      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::16            8      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::17            2      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::18            0      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::19            4      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::20            8      0.00%      0.26% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::21         7278      0.06%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::22            4      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::23            6      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::24            4      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::25            0      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::26            4      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::27            6      0.00%      0.32% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::28         7348      0.06%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::29           12      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::30            8      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::32            2      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::33           12      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::34            8      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::35            0      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::36            2      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::37           12      0.00%      0.38% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::38         6944      0.06%      0.43% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::39            2      0.00%      0.43% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::40            2      0.00%      0.44% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::41            8      0.00%      0.44% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::42            2      0.00%      0.44% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::43         6766      0.06%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::44            4      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::45            6      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::46            4      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::47            0      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::49            4      0.00%      0.49% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::50         7010      0.06%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::51            8      0.00%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::52            4      0.00%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::53            2      0.00%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::54            2      0.00%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::55            6      0.00%      0.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::56        13720      0.11%      0.66% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::57        10747      0.09%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::58           52      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::59            3      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::60            1      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::61          423      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::62            1      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::63            1      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::64           54      0.00%      0.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::overflows     12140962     99.25%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::max_value          107                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::mean   238.965869                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::stdev    17.461285                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::0         3194      0.03%      0.03% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::1          304      0.00%      0.03% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::3            0      0.00%      0.03% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::4        21325      0.17%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::5            0      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::6            3      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::7            8      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::8            4      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::9            0      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::10            4      0.00%      0.20% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::11         6746      0.06%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::12            0      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::13            4      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::14            6      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::15            4      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::16            0      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::17            4      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::18            4      0.00%      0.26% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::19         7280      0.06%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::20            2      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::21            2      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::22            8      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::23            2      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::24            0      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::25            4      0.00%      0.32% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::26         7364      0.06%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::27            0      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::28            2      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::29           12      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::30            8      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::32            2      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::33           14      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::34            6      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::35            0      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::36            2      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::37           12      0.00%      0.38% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::38         6926      0.06%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::39            2      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::40            8      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::41            2      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::42            0      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::43            4      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::44            8      0.00%      0.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::45         6762      0.06%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::46            0      0.00%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::47            4      0.00%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::48            6      0.00%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::49            4      0.00%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::50            0      0.00%      0.49% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::51         7016      0.06%      0.55% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::52            2      0.00%      0.55% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::53            2      0.00%      0.55% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::54            8      0.00%      0.55% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::55         8566      0.07%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::56           65      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::57          322      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::58          287      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::59            4      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::60            2      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::61            2      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::62            2      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::63            0      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::64            2      0.00%      0.62% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::overflows     12156670     99.38%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::max_value          272                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::mean   150.409577                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::stdev    10.760900                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::0         3202      0.03%      0.03% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::2        21673      0.18%      0.20% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::3            4      0.00%      0.20% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::4            3      0.00%      0.20% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::5            4      0.00%      0.20% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::6            6      0.00%      0.20% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::7         6752      0.06%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::8            0      0.00%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::9            4      0.00%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::10            8      0.00%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::11            2      0.00%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::12            0      0.00%      0.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::13         7286      0.06%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::14            4      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::15            0      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::16            6      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::17            6      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::18            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::19            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::20            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::21            6      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::22            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::23            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::24            2      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::25            6      0.00%      0.32% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::26         7356      0.06%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::27            0      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::28            2      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::29           12      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::30            8      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::32            2      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::33           12      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::34            8      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::35            0      0.00%      0.38% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::36         6928      0.06%      0.44% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::37            0      0.00%      0.44% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::38            4      0.00%      0.44% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::39            6      0.00%      0.44% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::40         6770      0.06%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::41            8      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::42            4      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::43            0      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::44            4      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::45            4      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::46            4      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::47            0      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::49         7002      0.06%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::50            0      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::51            4      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::52            6      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::53            4      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::54            0      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::55            4      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::56            4      0.00%      0.55% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::57         9380      0.08%      0.63% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::58           69      0.00%      0.63% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::59           46      0.00%      0.63% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::60         1084      0.01%      0.64% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::61          372      0.00%      0.64% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::62          124      0.00%      0.64% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::63        10842      0.09%      0.73% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::64           20      0.00%      0.73% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::overflows     12143927     99.27%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::max_value          183                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::mean   158.875956                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::stdev    11.540030                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::0         8526      0.07%      0.07% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::1        16402      0.13%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::2            0      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::3            4      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::4            6      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::5            4      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::6            0      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::7            4      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::8            4      0.00%      0.20% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::9         6748      0.06%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::10           10      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::11            4      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::12            0      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::13            2      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::14            8      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::15            2      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::16            0      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::17            4      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::18            8      0.00%      0.26% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::19         7276      0.06%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::20            2      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::21            2      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::22            6      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::23            4      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::24            0      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::25            4      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::26            6      0.00%      0.32% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::27         7374      0.06%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::28            8      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::29            4      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::30            0      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::31            4      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::32            6      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::33            2      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::34            0      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::35            4      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::36            8      0.00%      0.38% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::37         6912      0.06%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::38            0      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::39            4      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::40            6      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::41            4      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::42            0      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::43            2      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::44            8      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::45            2      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::46            0      0.00%      0.44% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::47         6766      0.06%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::49            0      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::50            4      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::51            6      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::52            2      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::53            2      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::54            4      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::55            4      0.00%      0.49% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::56         7000      0.06%      0.55% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::57            0      0.00%      0.55% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::58            4      0.00%      0.55% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::59            6      0.00%      0.55% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::60         9409      0.08%      0.63% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::61         3820      0.03%      0.66% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::62         2999      0.02%      0.68% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::63           24      0.00%      0.68% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::64         5432      0.04%      0.73% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::overflows     12144138     99.27%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::max_value          191                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::mean   180.314051                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::stdev    14.097986                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::0         8451      0.07%      0.07% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::1            2      0.00%      0.07% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::2         2665      0.02%      0.09% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::3          164      0.00%      0.09% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::4        13700      0.11%      0.20% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::5            0      0.00%      0.20% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::7            6      0.00%      0.20% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::8         6774      0.06%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::9            0      0.00%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::10            4      0.00%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::11            6      0.00%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::12            4      0.00%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::13            0      0.00%      0.26% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::14         7286      0.06%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::15            0      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::16            4      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::17            6      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::18            4      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::19            0      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::20            4      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::21            6      0.00%      0.32% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::22         7382      0.06%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::23            0      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::24            4      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::25            6      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::26            4      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::27            0      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::28            4      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::29            6      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::30            2      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::32            4      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::33            6      0.00%      0.38% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::34         6906      0.06%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::35            8      0.00%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::36            4      0.00%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::37            0      0.00%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::38            4      0.00%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::39            4      0.00%      0.44% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::40         6772      0.06%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::41            0      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::42            4      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::43            6      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::44            4      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::45            0      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::46            2      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::47            8      0.00%      0.49% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::48         6992      0.06%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::49            0      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::50            4      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::51            6      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::52            4      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::53            0      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::54            4      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::55            6      0.00%      0.55% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::56        16512      0.13%      0.68% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::57            2      0.00%      0.68% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::58         8069      0.07%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::59          116      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::60           31      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::61           58      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::62           61      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::63            0      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::64          105      0.00%      0.75% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::overflows     12140808     99.25%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::max_value          212                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::mean   154.392469                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::stdev    11.109143                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::0        10566      0.09%      0.09% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::1          756      0.01%      0.09% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::2          168      0.00%      0.09% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::3          454      0.00%      0.10% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::4        13084      0.11%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::5            0      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::7            6      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::8            4      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::9            0      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::10            4      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::11            6      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::12            4      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::13            0      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::14            2      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::15            6      0.00%      0.20% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::16         6750      0.06%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::17            8      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::18            4      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::19            0      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::20            4      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::21            4      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::22            4      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::23            0      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::24            4      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::25            6      0.00%      0.26% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::26         7272      0.06%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::27            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::28            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::29            8      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::30            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::31            0      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::32            4      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::33            8      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::34            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::35            0      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::36            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::37            8      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::38            2      0.00%      0.32% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::39         7376      0.06%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::40            0      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::41            4      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::42            6      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::43            4      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::44            0      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::45            2      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::46            8      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::47            2      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::48            0      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::49            4      0.00%      0.38% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::50         6900      0.06%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::51            0      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::52            4      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::53            6      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::54            4      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::55            0      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::56            2      0.00%      0.44% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::57         6778      0.06%      0.49% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::58            0      0.00%      0.49% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::59            4      0.00%      0.49% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::60            6      0.00%      0.49% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::61         7006      0.06%      0.55% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::62            2      0.00%      0.55% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::63            2      0.00%      0.55% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::64            8      0.00%      0.55% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::overflows     12165720     99.45%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::max_value          183                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::mean   157.999450                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::stdev    11.885430                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::0        11398      0.09%      0.09% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::1         1142      0.01%      0.10% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::2         3558      0.03%      0.13% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::3          212      0.00%      0.13% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::4           62      0.00%      0.13% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::5           12      0.00%      0.13% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::6         1174      0.01%      0.14% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::7           12      0.00%      0.14% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::8         1854      0.02%      0.16% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::9           20      0.00%      0.16% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::10         5648      0.05%      0.21% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::11            0      0.00%      0.21% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::12            6      0.00%      0.21% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::13            4      0.00%      0.21% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::14         6774      0.06%      0.26% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::15            0      0.00%      0.26% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::16            4      0.00%      0.26% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::17            6      0.00%      0.26% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::18         7298      0.06%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::19            4      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::20            6      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::21            4      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::22            0      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::23            4      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::24            6      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::25            4      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::26            0      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::27            2      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::28            8      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::29            2      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::30            0      0.00%      0.32% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::31         7350      0.06%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::32            8      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::33            0      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::34            2      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::35           12      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::36            8      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::37            0      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::38            2      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::39           12      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::40            8      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::41            0      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::42            2      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::43           14      0.00%      0.38% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::44         6876      0.06%      0.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::45            4      0.00%      0.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::46            0      0.00%      0.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::47            2      0.00%      0.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::48            8      0.00%      0.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::49         6786      0.06%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::50            0      0.00%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::51           32      0.00%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::52            6      0.00%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::53            4      0.00%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::54            0      0.00%      0.49% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::55         6964      0.06%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::56            8      0.00%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::57            4      0.00%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::58            0      0.00%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::59            4      0.00%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::60            6      0.00%      0.55% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::61         6274      0.05%      0.60% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::62           32      0.00%      0.60% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::63         2040      0.02%      0.62% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::64           16      0.00%      0.62% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::overflows     12157300     99.38%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::max_value          188                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::mean   192.717794                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::stdev    14.332663                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::0        10018      0.08%      0.08% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::1          554      0.00%      0.09% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::2          495      0.00%      0.09% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::3          214      0.00%      0.09% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::4          151      0.00%      0.09% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::5           54      0.00%      0.09% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::6          142      0.00%      0.10% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::7          101      0.00%      0.10% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::8          510      0.00%      0.10% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::9          295      0.00%      0.10% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::10         3665      0.03%      0.13% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::11         8918      0.07%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::12           21      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::13            2      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::14           10      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::15            4      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::16            0      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::17            4      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::18            6      0.00%      0.21% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::19         6758      0.06%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::20            0      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::21            4      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::22            6      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::23            4      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::24            0      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::25            2      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::26            8      0.00%      0.26% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::27         7304      0.06%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::28            8      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::29            4      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::30            0      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::31            4      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::32            6      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::33            2      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::34            2      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::35            2      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::36            6      0.00%      0.32% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::37         7364      0.06%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::38            0      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::39            2      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::40           14      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::41            6      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::42            0      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::43            2      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::44           12      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::45            8      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::46            0      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::47            2      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::48           12      0.00%      0.38% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::49         6860      0.06%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::50            0      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::51            4      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::52            6      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::53            4      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::54            0      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::55            2      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::56            8      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::57            2      0.00%      0.44% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::58         6798      0.06%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::59           10      0.00%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::60            2      0.00%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::61            2      0.00%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::62           18      0.00%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::63            8      0.00%      0.49% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::64         6946      0.06%      0.55% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::overflows     12165632     99.45%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::max_value          223                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::mean   271.049165                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::stdev    19.493891                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::0         9905      0.08%      0.08% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::1          138      0.00%      0.08% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::2          771      0.01%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::3          216      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::4            0      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::5          129      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::6          321      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::7            1      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::8            1      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::9            0      0.00%      0.09% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::10          235      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::11            2      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::12            2      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::13            0      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::14          300      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::15            0      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::16          116      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::17          350      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::18           57      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::19           12      0.00%      0.10% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::20         3707      0.03%      0.13% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::21           14      0.00%      0.13% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::22           69      0.00%      0.13% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::23            9      0.00%      0.13% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::24         1146      0.01%      0.14% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::25           61      0.00%      0.14% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::26         1871      0.02%      0.16% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::27           10      0.00%      0.16% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::28         5753      0.05%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::29            4      0.00%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::30            4      0.00%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::31            8      0.00%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::32            4      0.00%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::33            0      0.00%      0.21% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::34         6770      0.06%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::35            0      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::36            4      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::37            6      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::38            4      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::39            0      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::40            4      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::41            6      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::42            4      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::43            0      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::44            2      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::45            6      0.00%      0.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::46         7290      0.06%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::47            0      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::48            4      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::49            6      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::50            4      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::51            0      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::52            2      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::53            8      0.00%      0.32% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::54         7380      0.06%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::55            0      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::56            4      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::57            8      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::58            8      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::59            0      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::60            2      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::61           12      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::62            8      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::63            0      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::64            2      0.00%      0.38% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::overflows     12186248     99.62%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::max_value          304                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::mean    75.620572                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::stdev     6.438018                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::0         3922      0.03%      0.03% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::1            2      0.00%      0.03% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::3         6025      0.05%      0.08% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::4            0      0.00%      0.08% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::5        16765      0.14%      0.22% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::6            4      0.00%      0.22% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::7            3      0.00%      0.22% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::8            8      0.00%      0.22% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::9         6985      0.06%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::10            9      0.00%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::11           10      0.00%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::12            1      0.00%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::13            4      0.00%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::14            7      0.00%      0.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::15         7156      0.06%      0.33% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::16            1      0.00%      0.33% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::17            4      0.00%      0.33% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::18            6      0.00%      0.33% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::19         7398      0.06%      0.39% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::20            4      0.00%      0.39% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::21            6      0.00%      0.40% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::22            4      0.00%      0.40% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::23            0      0.00%      0.40% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::24            2      0.00%      0.40% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::25            8      0.00%      0.40% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::26         6860      0.06%      0.45% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::27            0      0.00%      0.45% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::28            4      0.00%      0.45% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::29            6      0.00%      0.45% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::30            4      0.00%      0.45% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::31         6878      0.06%      0.51% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::32            0      0.00%      0.51% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::33            4      0.00%      0.51% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::34            6      0.00%      0.51% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::35            4      0.00%      0.51% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::36         6920      0.06%      0.56% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::37            2      0.00%      0.56% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::38            2      0.00%      0.56% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::39            8      0.00%      0.56% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::40            2      0.00%      0.56% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::41        18088      0.15%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::42            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::43            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::44            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::45            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::46            2      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::47           10      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::48            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::49            2      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::50            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::51           58      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::52            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::53           14      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::54            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::55            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::56           50      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::57           14      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::58            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::59            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::60            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::61            2      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::62            0      0.00%      0.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::63          384      0.00%      0.72% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::64            0      0.00%      0.72% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::overflows     12145348     99.28%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::max_value          105                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::mean   186.887183                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::stdev    10.543448                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::0         3754      0.03%      0.03% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::1           46      0.00%      0.03% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::2         7165      0.06%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::3          203      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::4           50      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::5          167      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::6           82      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::7            6      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::8           61      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::9           82      0.00%      0.09% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::10           96      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::11           12      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::12            2      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::13            1      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::14          216      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::15          251      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::16           38      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::17          408      0.00%      0.10% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::18         2491      0.02%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::19           40      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::20            1      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::21            2      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::22            1      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::23            0      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::24            2      0.00%      0.12% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::25          274      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::26            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::27            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::28            6      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::29            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::30            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::31            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::32           67      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::33            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::34            3      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::35            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::36            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::37            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::38            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::39          113      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::40            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::41            4      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::42            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::43            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::44            3      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::45            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::46           68      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::47            1      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::48            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::49            0      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::50            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::51            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::52            2      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::53          550      0.00%      0.13% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::54         2241      0.02%      0.15% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::55           76      0.00%      0.15% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::56            0      0.00%      0.15% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::57           40      0.00%      0.15% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::58            3      0.00%      0.15% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::59         6529      0.05%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::60           68      0.00%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::61           11      0.00%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::62            5      0.00%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::63            8      0.00%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::64            4      0.00%      0.21% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::overflows     12207736     99.79%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::max_value          217                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::mean   168.890950                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::stdev     9.657912                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::0          571      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::1            4      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::2         3054      0.02%      0.03% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::3            0      0.00%      0.03% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::4         5862      0.05%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::5          170      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::6          205      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::7           46      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::8           54      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::9           41      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::10           82      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::11           46      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::12          179      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::13           51      0.00%      0.08% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::14           92      0.00%      0.09% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::15          103      0.00%      0.09% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::16            5      0.00%      0.09% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::17         1660      0.01%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::18            0      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::19            1      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::20            2      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::21            1      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::22            0      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::23          354      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::24           42      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::25            6      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::26            0      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::27            2      0.00%      0.10% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::28         2341      0.02%      0.12% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::29           43      0.00%      0.12% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::30            1      0.00%      0.12% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::31            4      0.00%      0.12% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::32          425      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::33            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::34            1      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::35            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::36           69      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::37            2      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::38            5      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::39            2      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::40          115      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::41            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::42            4      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::43            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::44           60      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::45            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::46           10      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::47            0      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::48          583      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::49           68      0.00%      0.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::50         1160      0.01%      0.14% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::51         1629      0.01%      0.16% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::52         6019      0.05%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::53          125      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::54            9      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::55            6      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::56            7      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::57            0      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::58            3      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::59            8      0.00%      0.21% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::60         6782      0.06%      0.26% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::61            4      0.00%      0.26% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::62            6      0.00%      0.26% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::63            2      0.00%      0.26% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::64            0      0.00%      0.26% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::overflows     12200882     99.74%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::max_value          197                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::mean   177.990481                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::stdev    10.384450                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::0          445      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::1         9644      0.08%      0.08% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::2           94      0.00%      0.08% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::3            8      0.00%      0.08% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::4            5      0.00%      0.08% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::5         1866      0.02%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::6            3      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::7           10      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::8          382      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::9          170      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::10            2      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::11            6      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::12           68      0.00%      0.10% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::13         2144      0.02%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::14           39      0.00%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::15           37      0.00%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::16            0      0.00%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::17            2      0.00%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::18          262      0.00%      0.12% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::19          235      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::20            2      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::21            6      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::22           26      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::23            0      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::24            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::25           63      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::26            1      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::27            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::28            4      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::29            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::30            6      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::31          106      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::32            1      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::33            2      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::34            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::35            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::36            8      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::37           55      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::38            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::39            2      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::40            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::41            3      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::42            5      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::43          577      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::44            5      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::45            7      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::46           53      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::47            0      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::48           11      0.00%      0.13% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::49         1130      0.01%      0.14% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::50           12      0.00%      0.14% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::51           12      0.00%      0.14% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::52            4      0.00%      0.14% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::53         1900      0.02%      0.16% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::54            4      0.00%      0.16% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::55            6      0.00%      0.16% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::56         5918      0.05%      0.21% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::57            0      0.00%      0.21% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::58            4      0.00%      0.21% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::59            6      0.00%      0.21% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::60         6794      0.06%      0.26% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::61            4      0.00%      0.26% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::62            8      0.00%      0.26% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::63            2      0.00%      0.26% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::64            0      0.00%      0.26% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::overflows     12200818     99.74%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::max_value          210                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::mean   285.497069                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::stdev    17.290799                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::0          461      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::1           54      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::2            2      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::3            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::4         1201      0.01%      0.01% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::5            4      0.00%      0.01% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::6            2      0.00%      0.01% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::7         6992      0.06%      0.07% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::8          965      0.01%      0.08% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::9            2      0.00%      0.08% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::10           79      0.00%      0.08% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::11         2651      0.02%      0.10% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::12            4      0.00%      0.10% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::13            1      0.00%      0.10% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::14           48      0.00%      0.10% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::15            8      0.00%      0.10% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::16          718      0.01%      0.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::17            2      0.00%      0.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::18           37      0.00%      0.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::19          164      0.00%      0.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::20         1792      0.01%      0.12% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::21          271      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::22           76      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::23          118      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::24           69      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::25          578      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::26           11      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::27            3      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::28            4      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::29            2      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::30            1      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::31           47      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::32            0      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::33            3      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::34            0      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::35            5      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::36            0      0.00%      0.13% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::37          844      0.01%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::38          152      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::39           34      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::40            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::41            8      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::42            2      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::43           35      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::44          107      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::45            6      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::46            4      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::47            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::48            4      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::49            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::50            8      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::51            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::52            2      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::53           20      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::54            9      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::55            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::56           10      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::57            0      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::58            4      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::59           22      0.00%      0.14% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::60         1594      0.01%      0.16% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::61           28      0.00%      0.16% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::62          174      0.00%      0.16% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::63            4      0.00%      0.16% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::64            1      0.00%      0.16% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::overflows     12213561     99.84%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::max_value          318                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::mean   324.967415                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::stdev    12.091064                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::0          474      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::1            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::2            4      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::3            2      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::4          656      0.01%      0.01% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::5            6      0.00%      0.01% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::6           27      0.00%      0.01% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::7          576      0.00%      0.01% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::8          200      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::9            5      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::10            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::11          380      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::12            0      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::13            5      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::14          106      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::15            2      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::16            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::17           46      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::18            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::19            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::20           54      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::21            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::22            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::23           10      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::24            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::25            5      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::26           12      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::27            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::28            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::29            9      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::30            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::31            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::32           90      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::33            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::34            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::35           13      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::36            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::37            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::38           50      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::39            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::40            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::41            9      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::42            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::43            1      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::44            4      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::45            3      0.00%      0.02% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::46          363      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::47           51      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::48           90      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::49           18      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::50           50      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::51          138      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::52            1      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::53            4      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::54            2      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::55            4      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::56            3      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::57           33      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::58            3      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::59            1      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::60           34      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::61            4      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::62            3      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::63           36      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::64            1      0.00%      0.03% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::overflows     12229390     99.97%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::max_value          355                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::mean 13549.741976                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::stdev   754.386459                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::0          501      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::1           41      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::2         2079      0.02%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::3           37      0.00%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::4            8      0.00%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::5           41      0.00%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::6            1      0.00%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::7            2      0.00%      0.02% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::8          544      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::9           94      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::10          145      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::11           45      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::12           40      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::13           43      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::14            0      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::15            1      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::16            0      0.00%      0.03% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::17         3236      0.03%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::18            0      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::19           55      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::20            1      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::21            9      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::22            3      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::23            0      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::24           95      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::25          507      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::26            5      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::27           13      0.00%      0.06% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::28         1119      0.01%      0.07% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::29            4      0.00%      0.07% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::30         4521      0.04%      0.11% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::31           58      0.00%      0.11% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::32          751      0.01%      0.11% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::33            0      0.00%      0.11% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::34          426      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::35          139      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::36            3      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::37            7      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::38          267      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::39            0      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::40           78      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::41            0      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::42            2      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::43          260      0.00%      0.12% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::44          138      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::45            4      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::46            3      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::47            2      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::48           88      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::49            0      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::50            8      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::51            2      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::52            1      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::53           12      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::54           27      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::55            0      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::56            1      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::57            2      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::58           53      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::59            2      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::60            4      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::61            0      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::62            1      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::63           10      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::64            1      0.00%      0.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::overflows     12217468     99.87%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::max_value        13635                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::mean   153.263811                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::stdev     6.864366                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::0         1104      0.01%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::1           69      0.00%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::2            6      0.00%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::3          642      0.01%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::4            7      0.00%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::5            5      0.00%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::6            1      0.00%      0.01% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::7          864      0.01%      0.02% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::8          203      0.00%      0.02% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::9          243      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::10           56      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::11           87      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::12           15      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::13           49      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::14           12      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::15            1      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::16           41      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::17           86      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::18            1      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::19            0      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::20            1      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::21            0      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::22           32      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::23            2      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::24            1      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::25           33      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::26            1      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::27            3      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::28           33      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::29            0      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::30           10      0.00%      0.03% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::31         3009      0.02%      0.05% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::32          282      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::33            8      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::34            5      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::35           96      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::36            1      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::37            2      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::38            2      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::39           23      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::40            3      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::41            0      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::42            4      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::43          148      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::44           71      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::45          279      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::46            4      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::47            1      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::48            2      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::49            0      0.00%      0.06% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::50          412      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::51           12      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::52          142      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::53            4      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::54           45      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::55            1      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::56            3      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::57           51      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::58            2      0.00%      0.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::59         9496      0.08%      0.14% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::60           88      0.00%      0.15% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::61            5      0.00%      0.15% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::62            1      0.00%      0.15% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::63            2      0.00%      0.15% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::64          246      0.00%      0.15% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::overflows     12214950     99.85%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::max_value          185                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::mean  3520.273562                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::stdev   193.695179                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::0          566      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::1            6      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::2           92      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::3            0      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::4           57      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::5            1      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::6           85      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::7            1      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::8            0      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::9            0      0.00%      0.01% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::10         3019      0.02%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::11            0      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::12            3      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::13            0      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::14            1      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::15            0      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::16            1      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::17            2      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::18           39      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::19           20      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::20           63      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::21            2      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::22          146      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::23           96      0.00%      0.03% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::24          106      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::25          126      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::26          134      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::27           85      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::28           87      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::29          126      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::30          103      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::31           52      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::32          121      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::33            3      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::34           74      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::35           97      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::36           90      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::37           82      0.00%      0.04% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::38           79      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::39           90      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::40           43      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::41           41      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::42          129      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::43            7      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::44          305      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::45          164      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::46           91      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::47          102      0.00%      0.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::48          999      0.01%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::49            1      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::50            1      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::51            0      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::52            1      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::53            0      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::54            4      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::55           56      0.00%      0.06% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::56          428      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::57          176      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::58           64      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::59            0      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::60           25      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::61           83      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::62           51      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::63           47      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::64           48      0.00%      0.07% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::overflows     12224487     99.93%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::max_value         3571                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::mean    64.520439                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::stdev     5.662850                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::0         7644      0.06%      0.06% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::1        17952      0.15%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::2           11      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::3            8      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::4            5      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::5            1      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::6            7      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::7           49      0.00%      0.21% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::8         6892      0.06%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::9           15      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::10            4      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::11            1      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::12            5      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::13            8      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::14            8      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::15            0      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::16            4      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::17           12      0.00%      0.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::18         7168      0.06%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::19            0      0.00%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::20            4      0.00%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::21            6      0.00%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::22            4      0.00%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::23            0      0.00%      0.33% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::24         7476      0.06%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::25            0      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::26            4      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::27            6      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::28            4      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::29            0      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::30            4      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::31            6      0.00%      0.39% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::32         6804      0.06%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::33            0      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::34            4      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::35            6      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::36            4      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::37            0      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::38            4      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::39            6      0.00%      0.44% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::40         6776      0.06%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::41            0      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::42            4      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::43            6      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::44            4      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::45            0      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::46            4      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::47            6      0.00%      0.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::48         6980      0.06%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::49            8      0.00%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::50            4      0.00%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::51            0      0.00%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::52            2      0.00%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::53            6      0.00%      0.56% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::54         5816      0.05%      0.60% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::55          272      0.00%      0.61% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::56         5092      0.04%      0.65% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::57           60      0.00%      0.65% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::58        25521      0.21%      0.86% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::59           14      0.00%      0.86% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::60            6      0.00%      0.86% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::61            2      0.00%      0.86% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::62      8205310     67.08%     67.93% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::63         1617      0.01%     67.94% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::64         8649      0.07%     68.02% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::overflows      3912713     31.98%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::max_value           99                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::mean    77.378057                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::stdev     5.894068                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::0          106      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::1           35      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::2         6766      0.06%      0.06% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::3         3799      0.03%      0.09% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::4         1248      0.01%      0.10% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::5         4153      0.03%      0.13% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::6          236      0.00%      0.13% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::7         1193      0.01%      0.14% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::8          630      0.01%      0.15% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::9          236      0.00%      0.15% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::10         1008      0.01%      0.16% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::11         6307      0.05%      0.21% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::12            2      0.00%      0.21% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::13            3      0.00%      0.21% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::14            8      0.00%      0.21% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::15            3      0.00%      0.21% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::16         6908      0.06%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::17            1      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::18            4      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::19            6      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::20            4      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::21            0      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::22            2      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::23           10      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::24            8      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::25            0      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::26            4      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::27           12      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::28            6      0.00%      0.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::29         7144      0.06%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::30            8      0.00%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::31            4      0.00%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::32            0      0.00%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::33            2      0.00%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::34            6      0.00%      0.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::35         7476      0.06%      0.39% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::36            0      0.00%      0.39% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::37            4      0.00%      0.39% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::38            6      0.00%      0.39% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::39            4      0.00%      0.39% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::40         6816      0.06%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::41            0      0.00%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::42            4      0.00%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::43            6      0.00%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::44            4      0.00%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::45            0      0.00%      0.44% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::46         6784      0.06%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::47            2      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::48            2      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::49            8      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::50            2      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::52            4      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::53            8      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::54            2      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::55            0      0.00%      0.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::56         6974      0.06%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::57            0      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::58            4      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::59            6      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::60            4      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::61            0      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::62            4      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::63            4      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::64            4      0.00%      0.56% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::overflows     12165014     99.44%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::max_value          109                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::mean   106.431867                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::stdev     7.771188                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::0         3990      0.03%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::2            0      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::3           64      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::4            0      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::5            0      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::6           72      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::7            0      0.00%      0.03% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::8         6173      0.05%      0.08% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::9        16464      0.13%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::10            1      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::11            4      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::12            9      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::13            4      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::14            1      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::15            5      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::16           11      0.00%      0.22% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::17         6979      0.06%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::18            3      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::19            2      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::20            8      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::21            4      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::22            0      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::23            4      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::24            6      0.00%      0.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::25         7146      0.06%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::26            0      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::27            4      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::28            6      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::29            4      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::30            0      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::31            4      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::32            6      0.00%      0.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::33         7392      0.06%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::34            0      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::35            4      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::36            6      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::37            4      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::38            0      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::39            4      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::40            6      0.00%      0.40% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::41         6852      0.06%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::42            4      0.00%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::43            6      0.00%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::44            4      0.00%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::45            0      0.00%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::46            4      0.00%      0.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::47         6874      0.06%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::48            4      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::49            8      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::50            4      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::51            0      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::52            4      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::53            4      0.00%      0.51% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::54         6912      0.06%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::55            2      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::56            8      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::57            4      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::58            0      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::59            4      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::60            6      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::61            2      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::62            2      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::63            2      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::64            6      0.00%      0.56% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::overflows     12163902     99.44%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::max_value          136                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::mean    86.323973                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::stdev     6.163732                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::0          240      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::1          256      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::2           36      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::3            6      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::4          310      0.00%      0.01% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::5         6074      0.05%      0.06% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::6            0      0.00%      0.06% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::7         8916      0.07%      0.13% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::8           74      0.00%      0.13% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::9          784      0.01%      0.14% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::10           16      0.00%      0.14% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::11           22      0.00%      0.14% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::12         8974      0.07%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::13            4      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::14            8      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::15           54      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::16            1      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::17            6      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::18            9      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::19            3      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::20            0      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::21            3      0.00%      0.21% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::22         6912      0.06%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::23            4      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::24            6      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::25            4      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::26            0      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::27            2      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::28           10      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::29            8      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::30            0      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::31            4      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::32           12      0.00%      0.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::33         7136      0.06%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::34            0      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::35            4      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::36            6      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::37            4      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::38            0      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::39            4      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::40            4      0.00%      0.33% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::41         7468      0.06%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::42            4      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::43            6      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::44            4      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::45            0      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::46            4      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::47            6      0.00%      0.39% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::48         6808      0.06%      0.44% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::49            8      0.00%      0.44% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::50         6798      0.06%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::51            8      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::52            6      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::53            0      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::54            2      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::55            6      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::56            4      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::57            0      0.00%      0.50% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::58         6984      0.06%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::59            0      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::60            2      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::61            8      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::62            2      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::63            0      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::64            4      0.00%      0.56% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::overflows     12164960     99.44%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::max_value          119                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::mean    60.462311                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::stdev     5.130501                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::0          586      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::1            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::2            4      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::3            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::4            4      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::5            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::6            4      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::7            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::8        25126      0.21%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::9            8      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::10            2      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::11            2      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::12            8      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::13            4      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::14            6      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::15            5      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::16           90      0.00%      0.21% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::17         6922      0.06%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::18            2      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::19            5      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::20            6      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::21            4      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::22            0      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::23            2      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::24           10      0.00%      0.27% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::25         7148      0.06%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::26            0      0.00%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::27            4      0.00%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::28            6      0.00%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::29            4      0.00%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::30            0      0.00%      0.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::31         7476      0.06%      0.39% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::32            2      0.00%      0.39% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::33            2      0.00%      0.39% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::34            8      0.00%      0.39% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::35         6810      0.06%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::36            0      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::37            4      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::38            6      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::39            4      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::40            0      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::41            4      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::42            4      0.00%      0.44% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::43         6794      0.06%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::44           10      0.00%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::45            2      0.00%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::46            0      0.00%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::47            4      0.00%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::48            6      0.00%      0.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::49         6988      0.06%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::50            8      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::51            4      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::52            0      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::53            4      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::54            6      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::55            2      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::56            2      0.00%      0.56% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::57        24528      0.20%      0.76% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::58      8378170     68.49%     69.25% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::59         1628      0.01%     69.26% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::60         8295      0.07%     69.33% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::61         1899      0.02%     69.34% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::62         8870      0.07%     69.41% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::63         1054      0.01%     69.42% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::64         9141      0.07%     69.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::overflows      3731311     30.50%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::max_value           98                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::mean    67.497186                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::stdev     5.528005                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::0          642      0.01%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::1            0      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::2            4      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::3            0      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::4            4      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::5            0      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::6            4      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::7            0      0.00%      0.01% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::8        25078      0.21%      0.21% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::9            2      0.00%      0.21% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::10            6      0.00%      0.21% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::11            6      0.00%      0.21% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::12         6936      0.06%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::13            0      0.00%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::14            9      0.00%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::15            6      0.00%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::16          140      0.00%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::17            0      0.00%      0.27% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::18         7156      0.06%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::19            9      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::20            5      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::21            1      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::22            4      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::23            4      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::24            4      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::25            0      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::26            4      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::27            6      0.00%      0.33% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::28         7422      0.06%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::29            0      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::30            4      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::31            8      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::32            2      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::33            0      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::34            2      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::35            8      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::36            2      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::37            0      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::38            4      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::39            8      0.00%      0.39% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::40         6824      0.06%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::41            0      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::42            4      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::43            6      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::44            4      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::45            0      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::46            4      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::47            4      0.00%      0.44% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::48         6792      0.06%      0.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::49            0      0.00%      0.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::50            4      0.00%      0.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::51            6      0.00%      0.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::52         7002      0.06%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::53           10      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::54            2      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::55            0      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::56            4      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::57            6      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::58            2      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::59            0      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::60            4      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::61            8      0.00%      0.56% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::62        19786      0.16%      0.72% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::63         4682      0.04%      0.76% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::64            4      0.00%      0.76% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::overflows     12140360     99.24%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::max_value          103                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::mean    69.520959                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::stdev     5.672506                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::0          728      0.01%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::1            2      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::2            4      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::3            0      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::4            4      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::5            0      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::6            2      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::7            0      0.00%      0.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::8        25034      0.20%      0.21% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::9            2      0.00%      0.21% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::10            6      0.00%      0.21% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::11            6      0.00%      0.21% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::12         6938      0.06%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::13            8      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::14           10      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::15            0      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::16          140      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::17            9      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::18            4      0.00%      0.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::19         7159      0.06%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::20            1      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::21            4      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::22            7      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::23            4      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::24            0      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::25            4      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::26            4      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::27            4      0.00%      0.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::28         7432      0.06%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::29            0      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::30            4      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::31            6      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::32            4      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::33            0      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::34            2      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::35            6      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::36            4      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::37            0      0.00%      0.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::38         6826      0.06%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::39            0      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::40            4      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::41            6      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::42            4      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::43            0      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::44            2      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::45            8      0.00%      0.44% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::46         6792      0.06%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::47            2      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::48            2      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::49            8      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::50            2      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::52            4      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::53            8      0.00%      0.50% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::54         6992      0.06%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::55            0      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::56            6      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::57            4      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::58            4      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::59            0      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::60            4      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::61            4      0.00%      0.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::62        37631      0.31%      0.87% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::63           12      0.00%      0.87% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::64            6      0.00%      0.87% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::overflows     12127135     99.13%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::max_value          103                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::mean    56.130541                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::stdev     4.892574                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::0          740      0.01%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::1            0      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::2            2      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::3            0      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::4            0      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::5            0      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::6            2      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::7            0      0.00%      0.01% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::8        25112      0.21%      0.21% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::9            0      0.00%      0.21% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::10            6      0.00%      0.21% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::11            6      0.00%      0.21% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::12         6947      0.06%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::13            6      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::14            9      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::15            4      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::16          104      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::17            2      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::18           10      0.00%      0.27% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::19         7161      0.06%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::20            2      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::21            9      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::22            2      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::23            0      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::24            4      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::25            8      0.00%      0.33% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::26         7410      0.06%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::27            6      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::28            2      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::29            2      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::30            2      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::31            6      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::32            4      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::33            0      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::34            4      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::35            8      0.00%      0.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::36         6842      0.06%      0.44% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::37            0      0.00%      0.44% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::38            4      0.00%      0.44% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::39            6      0.00%      0.44% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::40         6808      0.06%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::41            0      0.00%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::42            4      0.00%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::43            6      0.00%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::44            4      0.00%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::45            0      0.00%      0.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::46         7002      0.06%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::47            0      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::48            4      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::49            6      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::50            4      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::51            0      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::52            2      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::53            8      0.00%      0.56% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::54      8888003     72.66%     73.21% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::55         1641      0.01%     73.23% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::56         9219      0.08%     73.30% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::57         1658      0.01%     73.32% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::58         8048      0.07%     73.38% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::59         1308      0.01%     73.39% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::60         9913      0.08%     73.47% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::61         3777      0.03%     73.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::62      2958730     24.19%     97.69% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::63         1934      0.02%     97.71% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::64        10047      0.08%     97.79% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::overflows       270450      2.21%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::max_value           90                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::mean    71.388798                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::stdev     5.209119                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::0          746      0.01%      0.01% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::1            0      0.00%      0.01% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::2         3094      0.03%      0.03% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::3         3810      0.03%      0.06% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::4           44      0.00%      0.06% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::5         9074      0.07%      0.14% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::6           10      0.00%      0.14% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::7            2      0.00%      0.14% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::8         1390      0.01%      0.15% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::9            6      0.00%      0.15% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::10         7766      0.06%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::11            4      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::12            2      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::13           80      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::14            3      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::15            2      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::16            5      0.00%      0.21% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::17         6953      0.06%      0.27% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::18            0      0.00%      0.27% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::19            5      0.00%      0.27% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::20            6      0.00%      0.27% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::21         7164      0.06%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::22            0      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::23            4      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::24            6      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::25            4      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::26            0      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::27            4      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::28            4      0.00%      0.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::29         7418      0.06%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::30            0      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::31            2      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::32            6      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::33            8      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::34            0      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::35            0      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::36            6      0.00%      0.39% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::37         6840      0.06%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::38            2      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::39            2      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::40            8      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::41            2      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::42            0      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::43            4      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::44            8      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::45            2      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::46            0      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::47            2      0.00%      0.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::48         6790      0.06%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::49            8      0.00%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::50            4      0.00%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::52            2      0.00%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::53            6      0.00%      0.50% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::54         7002      0.06%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::55            0      0.00%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::56            4      0.00%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::57            6      0.00%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::58            4      0.00%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::59            0      0.00%      0.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::60         7258      0.06%      0.62% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::61        24692      0.20%      0.82% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::62          374      0.00%      0.82% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::63           39      0.00%      0.82% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::64         1888      0.02%      0.84% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::overflows     12130433     99.16%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::max_value          106                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::mean    88.513984                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::stdev     6.295849                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::0         3848      0.03%      0.03% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::1         8630      0.07%      0.10% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::2         5752      0.05%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::3            4      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::4            2      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::5            2      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::6           38      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::7            3      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::8            2      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::9           53      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::10          280      0.00%      0.15% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::11         7458      0.06%      0.21% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::12            4      0.00%      0.21% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::13            3      0.00%      0.21% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::14            4      0.00%      0.21% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::15            5      0.00%      0.21% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::16         6950      0.06%      0.27% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::17            2      0.00%      0.27% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::18            2      0.00%      0.27% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::19            8      0.00%      0.27% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::20         7170      0.06%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::21            0      0.00%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::22            4      0.00%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::23            6      0.00%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::24            4      0.00%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::25            0      0.00%      0.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::26        14294      0.12%      0.45% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::27            6      0.00%      0.45% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::28            0      0.00%      0.45% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::29            2      0.00%      0.45% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::30            6      0.00%      0.45% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::31         6798      0.06%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::32            0      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::33            4      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::34            6      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::35            4      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::36            0      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::37            4      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::38            4      0.00%      0.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::39         6996      0.06%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::40           10      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::41            2      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::42            0      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::43            4      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::44            6      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::45            2      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::46            0      0.00%      0.56% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::47         7116      0.06%      0.62% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::48         4182      0.03%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::49          170      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::50           12      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::51            8      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::52            2      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::53           18      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::54           48      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::55            8      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::56            8      0.00%      0.65% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::57         7638      0.06%      0.72% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::58            0      0.00%      0.72% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::59           60      0.00%      0.72% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::60            0      0.00%      0.72% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::61         3878      0.03%      0.75% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::62           16      0.00%      0.75% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::63            0      0.00%      0.75% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::64         9032      0.07%      0.82% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::overflows     12132430     99.18%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::max_value          121                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::mean   110.738364                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::stdev     8.262009                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::0         8218      0.07%      0.07% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::1        17834      0.15%      0.21% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::2            2      0.00%      0.21% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::3           10      0.00%      0.21% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::4            6      0.00%      0.21% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::5         6954      0.06%      0.27% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::6            0      0.00%      0.27% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::7            6      0.00%      0.27% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::8           10      0.00%      0.27% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::9         7222      0.06%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::10            8      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::11            6      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::12            0      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::13            7      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::14            4      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::15            5      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::16            0      0.00%      0.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::17         7366      0.06%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::18            2      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::19            2      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::20            8      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::21            2      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::22            0      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::23            4      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::24            8      0.00%      0.39% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::25         6904      0.06%      0.45% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::26            0      0.00%      0.45% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::27            4      0.00%      0.45% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::28            6      0.00%      0.45% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::29            4      0.00%      0.45% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::30         6792      0.06%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::31            0      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::32            4      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::33            6      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::34            4      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::35            0      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::36            2      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::37            8      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::38            2      0.00%      0.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::39         6992      0.06%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::40            8      0.00%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::41            4      0.00%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::42            0      0.00%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::43            4      0.00%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::44            4      0.00%      0.56% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::45         6816      0.06%      0.62% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::46          262      0.00%      0.62% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::47         4172      0.03%      0.65% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::48          208      0.00%      0.65% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::49           58      0.00%      0.65% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::50        11582      0.09%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::51            8      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::52            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::53            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::54            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::55            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::56            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::57            8      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::58            0      0.00%      0.75% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::59         7350      0.06%      0.81% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::60         1327      0.01%      0.82% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::61            2      0.00%      0.82% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::62            2      0.00%      0.82% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::63           14      0.00%      0.82% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::64            1      0.00%      0.82% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::overflows     12132766     99.18%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::max_value          143                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::mean   127.298330                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::stdev     8.467719                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::0         4128      0.03%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::1            2      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::3            0      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::4           46      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::5            2      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::6            0      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::7           94      0.00%      0.03% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::8         6017      0.05%      0.08% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::9            4      0.00%      0.08% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::10          581      0.00%      0.09% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::11           92      0.00%      0.09% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::12           21      0.00%      0.09% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::13         1564      0.01%      0.10% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::14            1      0.00%      0.10% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::15         3760      0.03%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::16            2      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::17            0      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::18            2      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::19           70      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::20            2      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::21            0      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::22            2      0.00%      0.13% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::23         1182      0.01%      0.14% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::24            0      0.00%      0.14% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::25            2      0.00%      0.14% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::26            0      0.00%      0.14% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::27         1872      0.02%      0.16% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::28            0      0.00%      0.16% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::29            0      0.00%      0.16% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::30            2      0.00%      0.16% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::31         7382      0.06%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::32            0      0.00%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::33            4      0.00%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::34            6      0.00%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::35            4      0.00%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::36            0      0.00%      0.22% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::37         6994      0.06%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::38            0      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::39            4      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::40            6      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::41            4      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::42            0      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::43            4      0.00%      0.28% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::44         7314      0.06%      0.34% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::45            0      0.00%      0.34% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::46            4      0.00%      0.34% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::47            6      0.00%      0.34% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::48         7238      0.06%      0.40% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::49            0      0.00%      0.40% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::50            4      0.00%      0.40% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::51            6      0.00%      0.40% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::52            4      0.00%      0.40% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::53         6860      0.06%      0.45% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::54            4      0.00%      0.45% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::55            0      0.00%      0.45% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::56            4      0.00%      0.45% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::57            6      0.00%      0.45% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::58         6888      0.06%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::59            0      0.00%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::60            4      0.00%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::61            6      0.00%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::62            4      0.00%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::63            0      0.00%      0.51% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::64         6928      0.06%      0.57% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::overflows     12163870     99.43%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::max_value          157                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::mean   158.130234                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::stdev    11.139831                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::0         4274      0.03%      0.03% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::2           44      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::3            0      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::4            0      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::5          162      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::6            2      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::7            0      0.00%      0.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::8         3680      0.03%      0.07% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::9         2868      0.02%      0.09% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::10          540      0.00%      0.09% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::11          375      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::12            0      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::13           41      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::14          441      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::15          122      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::16          101      0.00%      0.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::17         1812      0.01%      0.12% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::18          268      0.00%      0.12% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::19         1414      0.01%      0.13% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::20          180      0.00%      0.13% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::21           50      0.00%      0.13% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::22           18      0.00%      0.13% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::23         1166      0.01%      0.14% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::24           20      0.00%      0.14% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::25         1849      0.02%      0.16% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::26           20      0.00%      0.16% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::27         7433      0.06%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::28            8      0.00%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::29            4      0.00%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::30            0      0.00%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::31            4      0.00%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::32            4      0.00%      0.22% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::33         6992      0.06%      0.28% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::34            4      0.00%      0.28% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::35            0      0.00%      0.28% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::36            4      0.00%      0.28% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::37            6      0.00%      0.28% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::38         7312      0.06%      0.34% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::39            0      0.00%      0.34% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::40           38      0.00%      0.34% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::41            6      0.00%      0.34% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::42         7204      0.06%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::43            4      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::44            6      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::45            4      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::46            0      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::47            4      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::48            6      0.00%      0.40% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::49         6852      0.06%      0.45% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::50            2      0.00%      0.45% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::51            2      0.00%      0.45% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::52            8      0.00%      0.45% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::53         6890      0.06%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::54            8      0.00%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::55            4      0.00%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::56            0      0.00%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::57            2      0.00%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::58            6      0.00%      0.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::59         6920      0.06%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::60            2      0.00%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::61            2      0.00%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::62            8      0.00%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::63            2      0.00%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::64            0      0.00%      0.57% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::overflows     12163810     99.43%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::max_value          188                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::mean  3494.025789                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::stdev   196.439072                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::0         4572      0.04%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::1            2      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::2            0      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::3           84      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::4            2      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::5            0      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::6           84      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::7            2      0.00%      0.04% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::8         2688      0.02%      0.06% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::9          866      0.01%      0.07% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::10            4      0.00%      0.07% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::11        11854      0.10%      0.16% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::12           70      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::13           20      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::14           14      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::15           56      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::16           16      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::17           44      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::18            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::19           46      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::20            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::21           40      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::22            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::23            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::24            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::25           34      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::26            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::27            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::28            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::29           32      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::30            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::31            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::32            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::33           42      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::34            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::35            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::36            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::37           36      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::38            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::39            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::40           40      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::41            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::42            4      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::43            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::44            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::45           30      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::46            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::47            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::48           36      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::49            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::50            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::51           34      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::52            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::53           40      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::54            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::55            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::56            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::57           36      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::58            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::59           48      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::60            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::61            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::62            6      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::63           40      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::64            8      0.00%      0.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::overflows     12211870     99.83%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::max_value         3542                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::mean    74.757824                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::stdev     5.392432                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::0         3683      0.03%      0.03% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::1          858      0.01%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::2          327      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::3            2      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::4            0      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::5          100      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::6            2      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::7            0      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::8           52      0.00%      0.04% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::9         3704      0.03%      0.07% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::10         4756      0.04%      0.11% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::11          806      0.01%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::12          122      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::13            0      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::14           50      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::15            0      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::16            0      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::17           37      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::18           93      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::19          125      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::20            7      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::21            2      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::22            0      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::23            2      0.00%      0.12% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::24          600      0.00%      0.13% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::25          136      0.00%      0.13% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::26           82      0.00%      0.13% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::27          122      0.00%      0.13% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::28        11315      0.09%      0.22% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::29            2      0.00%      0.22% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::30            5      0.00%      0.22% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::31            8      0.00%      0.22% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::32         7008      0.06%      0.28% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::33            0      0.00%      0.28% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::34            4      0.00%      0.28% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::35            6      0.00%      0.28% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::36         7358      0.06%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::37            0      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::38            4      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::39            6      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::40            4      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::41            0      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::42            4      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::43            6      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::44            2      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::45            2      0.00%      0.34% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::46         7176      0.06%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::47            8      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::48            6      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::49            0      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::50            2      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::51            6      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::52            4      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::53            0      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::54            2      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::55            8      0.00%      0.40% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::56         6832      0.06%      0.45% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::57            0      0.00%      0.45% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::58            4      0.00%      0.45% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::59            6      0.00%      0.45% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::60         6896      0.06%      0.51% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::61            0      0.00%      0.51% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::62            4      0.00%      0.51% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::63            6      0.00%      0.51% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::64            4      0.00%      0.51% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::overflows     12170642     99.49%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::max_value          109                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::mean   123.442970                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::stdev     9.186593                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::0         3845      0.03%      0.03% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::1         1126      0.01%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::2           53      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::3          120      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::4            0      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::5            0      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::6            6      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::7            0      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::8            2      0.00%      0.04% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::9         2179      0.02%      0.06% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::10          687      0.01%      0.07% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::11         3036      0.02%      0.09% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::12          253      0.00%      0.09% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::13         6744      0.06%      0.15% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::14         8984      0.07%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::15            1      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::16            4      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::17            6      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::18            4      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::19            0      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::20            4      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::21            4      0.00%      0.22% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::22         6994      0.06%      0.28% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::23            0      0.00%      0.28% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::24            4      0.00%      0.28% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::25            6      0.00%      0.28% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::26         7368      0.06%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::27           10      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::28            2      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::29            0      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::30            4      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::31            6      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::32            2      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::33            0      0.00%      0.34% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::34         7186      0.06%      0.40% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::35            0      0.00%      0.40% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::36            4      0.00%      0.40% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::37            6      0.00%      0.40% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::38         6842      0.06%      0.45% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::39            0      0.00%      0.45% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::40            4      0.00%      0.45% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::41            6      0.00%      0.45% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::42         6904      0.06%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::43            0      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::44            4      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::45            6      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::46            4      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::47            0      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::48            4      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::49            6      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::50            4      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::51            0      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::52            2      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::53            6      0.00%      0.51% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::54         6908      0.06%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::55            0      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::56            4      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::57            6      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::58            4      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::59            0      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::60            4      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::61            6      0.00%      0.57% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::62         8822      0.07%      0.64% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::63        14010      0.11%      0.75% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::64          562      0.00%      0.76% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::overflows     12140240     99.24%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::max_value          157                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::mean   134.932964                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::stdev     8.323700                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::0         1623      0.01%      0.01% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::1         3418      0.03%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::2            5      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::3            0      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::4          135      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::5          166      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::6            1      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::7           60      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::8            0      0.00%      0.04% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::9         1224      0.01%      0.05% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::10         2094      0.02%      0.07% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::11         5865      0.05%      0.12% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::12         2277      0.02%      0.14% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::13          659      0.01%      0.14% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::14          283      0.00%      0.15% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::15         2176      0.02%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::16            0      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::17            8      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::18            0      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::19            2      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::20           36      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::21           46      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::22            0      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::23            2      0.00%      0.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::24         7010      0.06%      0.22% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::25            0      0.00%      0.22% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::26            4      0.00%      0.22% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::27            6      0.00%      0.22% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::28         6998      0.06%      0.28% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::29            2      0.00%      0.28% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::30            2      0.00%      0.28% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::31            8      0.00%      0.28% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::32         1780      0.01%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::33            0      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::34            4      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::35            0      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::36            2      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::37            0      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::38            0      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::39            0      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::40            2      0.00%      0.29% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::41          630      0.01%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::42            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::43            4      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::44            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::45            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::46            2      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::47            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::48            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::49            2      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::50          656      0.01%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::51            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::52            2      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::53            2      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::54            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::55            2      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::56            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::57            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::58            0      0.00%      0.30% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::59         4124      0.03%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::60            0      0.00%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::61            6      0.00%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::62            0      0.00%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::63            0      0.00%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::64            0      0.00%      0.34% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::overflows     12191680     99.66%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::max_value          169                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::mean    77.598959                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::stdev     5.816865                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::0         1070      0.01%      0.01% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::1         4218      0.03%      0.04% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::2          200      0.00%      0.04% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::3            0      0.00%      0.04% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::4            0      0.00%      0.04% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::5           80      0.00%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::6            2      0.00%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::7            0      0.00%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::8           88      0.00%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::9          944      0.01%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::10           34      0.00%      0.05% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::11         2092      0.02%      0.07% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::12         4664      0.04%      0.11% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::13         1116      0.01%      0.12% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::14           34      0.00%      0.12% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::15         1892      0.02%      0.13% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::16          312      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::17          127      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::18          164      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::19           47      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::20          446      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::21           56      0.00%      0.14% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::22          226      0.00%      0.15% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::23         1174      0.01%      0.16% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::24          814      0.01%      0.16% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::25           78      0.00%      0.16% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::26          342      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::27           12      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::28            8      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::29            0      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::30           12      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::31           14      0.00%      0.17% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::32         6870      0.06%      0.22% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::33            0      0.00%      0.22% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::34            4      0.00%      0.22% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::35            6      0.00%      0.22% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::36            4      0.00%      0.22% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::37         6996      0.06%      0.28% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::38            0      0.00%      0.28% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::39            4      0.00%      0.28% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::40            6      0.00%      0.28% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::41         7380      0.06%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::42            0      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::43            4      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::44            6      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::45            4      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::46            0      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::47            2      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::48            8      0.00%      0.34% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::49         7182      0.06%      0.40% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::50            0      0.00%      0.40% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::51            4      0.00%      0.40% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::52            6      0.00%      0.40% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::53         6834      0.06%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::54            8      0.00%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::55            6      0.00%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::56            0      0.00%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::57            2      0.00%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::58            6      0.00%      0.45% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::59         6910      0.06%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::60           10      0.00%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::61            2      0.00%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::62            0      0.00%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::63            4      0.00%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::64            6      0.00%      0.51% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::overflows     12170468     99.49%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::max_value          108                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::mean   103.710923                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::stdev     7.629577                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::0         6734      0.06%      0.06% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::1          122      0.00%      0.06% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::2            4      0.00%      0.06% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::3            4      0.00%      0.06% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::4         9979      0.08%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::5          352      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::6          161      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::7          186      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::8           23      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::9            0      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::10            5      0.00%      0.14% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::11         8660      0.07%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::12           49      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::13            4      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::14            7      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::15            5      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::16            0      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::17            5      0.00%      0.21% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::18            4      0.00%      0.22% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::19         6938      0.06%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::20            2      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::21            2      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::22            8      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::23            2      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::24            0      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::25            4      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::26            8      0.00%      0.27% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::27         7164      0.06%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::28            8      0.00%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::29            4      0.00%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::30            0      0.00%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::31            2      0.00%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::32            6      0.00%      0.33% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::33         7380      0.06%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::34            0      0.00%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::35            4      0.00%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::36            6      0.00%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::37            4      0.00%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::38            0      0.00%      0.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::39         6898      0.06%      0.45% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::40            2      0.00%      0.45% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::41            2      0.00%      0.45% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::42            8      0.00%      0.45% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::43         6840      0.06%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::44            4      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::45            0      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::46            4      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::47            6      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::48            2      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::49            0      0.00%      0.50% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::50         6956      0.06%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::51            8      0.00%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::52            4      0.00%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::53            0      0.00%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::54            4      0.00%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::55            6      0.00%      0.56% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::56        28520      0.23%      0.79% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::57           34      0.00%      0.79% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::58         2676      0.02%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::59            6      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::60          173      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::61            6      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::62           41      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::63          380      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::64           75      0.00%      0.82% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::overflows     12132507     99.18%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::max_value          134                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::mean   131.645602                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::stdev     7.239272                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::0         1263      0.01%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::1           85      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::2           43      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::3            5      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::4            3      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::5          125      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::6            1      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::7           41      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::8            2      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::9            2      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::10           48      0.00%      0.01% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::11          239      0.00%      0.02% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::12           88      0.00%      0.02% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::13            9      0.00%      0.02% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::14            6      0.00%      0.02% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::15         1657      0.01%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::16          180      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::17            5      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::18          184      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::19          144      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::20           44      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::21           94      0.00%      0.03% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::22           48      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::23          122      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::24          216      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::25           52      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::26          312      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::27          130      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::28          194      0.00%      0.04% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::29          314      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::30            2      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::31           42      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::32            0      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::33            0      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::34           78      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::35            6      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::36            0      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::37            0      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::38           84      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::39            6      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::40          266      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::41          164      0.00%      0.05% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::42          952      0.01%      0.06% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::43            0      0.00%      0.06% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::44            0      0.00%      0.06% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::45            0      0.00%      0.06% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::46        11506      0.09%      0.15% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::47         1546      0.01%      0.17% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::48            0      0.00%      0.17% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::49           14      0.00%      0.17% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::50           12      0.00%      0.17% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::51         6848      0.06%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::52            4      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::53            6      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::54            4      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::55            0      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::56            2      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::57            8      0.00%      0.22% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::58         6986      0.06%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::59            0      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::60            4      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::61            6      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::62            4      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::63            0      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::64            2      0.00%      0.28% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::overflows     12198800     99.72%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::max_value          163                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::mean   111.966682                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::stdev     5.381834                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::0         1479      0.01%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::1           40      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::2           91      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::3            0      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::4           40      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::5            2      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::6            6      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::7            0      0.00%      0.01% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::8         1165      0.01%      0.02% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::9          164      0.00%      0.02% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::10          805      0.01%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::11            2      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::12            2      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::13          243      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::14           78      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::15           49      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::16           60      0.00%      0.03% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::17          129      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::18          174      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::19           85      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::20           92      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::21           82      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::22          142      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::23           86      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::24           48      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::25           84      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::26           62      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::27           92      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::28          104      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::29           42      0.00%      0.04% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::30           82      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::31           86      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::32           82      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::33           42      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::34           90      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::35           40      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::36            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::37            0      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::38            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::39            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::40            0      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::41            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::42            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::43          302      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::44            2      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::45           40      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::46          176      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::47           96      0.00%      0.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::48          258      0.00%      0.06% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::49          798      0.01%      0.06% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::50            0      0.00%      0.06% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::51         6956      0.06%      0.12% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::52         3028      0.02%      0.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::53           78      0.00%      0.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::54            6      0.00%      0.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::55            4      0.00%      0.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::56            2      0.00%      0.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::57          188      0.00%      0.15% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::58          238      0.00%      0.15% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::59         2322      0.02%      0.17% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::60            2      0.00%      0.17% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::61            2      0.00%      0.17% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::62            8      0.00%      0.17% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::63         6850      0.06%      0.22% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::64            0      0.00%      0.22% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::overflows     12205772     99.78%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::max_value          140                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::mean    54.041683                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::stdev     3.985877                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::0         1606      0.01%      0.01% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::1         2182      0.02%      0.03% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::2         2384      0.02%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::3          168      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::4            4      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::5            0      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::6           92      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::7            2      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::8            2      0.00%      0.05% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::9        13988      0.11%      0.17% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::10            0      0.00%      0.17% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::11            4      0.00%      0.17% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::12            8      0.00%      0.17% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::13         6842      0.06%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::14            2      0.00%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::15            2      0.00%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::16            8      0.00%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::17            2      0.00%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::18            0      0.00%      0.22% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::19         6996      0.06%      0.28% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::20            0      0.00%      0.28% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::21            4      0.00%      0.28% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::22            6      0.00%      0.28% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::23         7398      0.06%      0.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::24            0      0.00%      0.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::25            4      0.00%      0.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::26            6      0.00%      0.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::27         7178      0.06%      0.40% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::28            0      0.00%      0.40% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::29            4      0.00%      0.40% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::30            6      0.00%      0.40% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::31         6842      0.06%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::32            4      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::33            6      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::34            4      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::35            0      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::36            4      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::37            4      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::38            6      0.00%      0.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::39         6904      0.06%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::40           10      0.00%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::41            2      0.00%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::42            0      0.00%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::43            4      0.00%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::44            6      0.00%      0.51% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::45         6920      0.06%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::46            2      0.00%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::47            2      0.00%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::48            8      0.00%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::49            2      0.00%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::50            0      0.00%      0.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::51         7256      0.06%      0.63% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::52            2      0.00%      0.63% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::53     10338963     84.52%     85.15% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::54         2079      0.02%     85.16% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::55        10152      0.08%     85.25% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::56         1059      0.01%     85.25% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::57        10253      0.08%     85.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::58         1132      0.01%     85.35% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::59        10765      0.09%     85.44% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::60         4587      0.04%     85.47% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::61      1696604     13.87%     99.34% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::62         2029      0.02%     99.36% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::63        10048      0.08%     99.44% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::64         1987      0.02%     99.46% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::overflows        66464      0.54%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::max_value           83                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::mean    69.019159                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::stdev     3.730935                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::0         1653      0.01%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::1            4      0.00%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::2            1      0.00%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::3           40      0.00%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::4           40      0.00%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::5           84      0.00%      0.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::6         1976      0.02%      0.03% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::7        16671      0.14%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::8            0      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::9            9      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::10            6      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::11            4      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::12            0      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::13            4      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::14            6      0.00%      0.17% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::15         6832      0.06%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::16            8      0.00%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::17            4      0.00%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::18            0      0.00%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::19            4      0.00%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::20            6      0.00%      0.22% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::21         6986      0.06%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::22            2      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::23            2      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::24            8      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::25            2      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::26            0      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::27            4      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::28            8      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::29            2      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::30            0      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::31            4      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::32            6      0.00%      0.28% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::33         7370      0.06%      0.34% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::34            0      0.00%      0.34% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::35            4      0.00%      0.34% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::36            6      0.00%      0.34% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::37         7178      0.06%      0.40% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::38            2      0.00%      0.40% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::39            2      0.00%      0.40% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::40            8      0.00%      0.40% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::41         6848      0.06%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::42            4      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::43            6      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::44            4      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::45            0      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::46            4      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::47            4      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::48            4      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::49            2      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::50            2      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::51            6      0.00%      0.46% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::52         6894      0.06%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::53            0      0.00%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::54            4      0.00%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::55            6      0.00%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::56            4      0.00%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::57            0      0.00%      0.51% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::58         6924      0.06%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::59            8      0.00%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::60            4      0.00%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::61            0      0.00%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::62            4      0.00%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::63            6      0.00%      0.57% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::64         7220      0.06%      0.63% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::overflows     12156104     99.37%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::max_value          101                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::mean    82.822685                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::stdev     5.090858                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::0         1740      0.01%      0.01% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::1            0      0.00%      0.01% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::2        14957      0.12%      0.14% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::3         3830      0.03%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::4            3      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::5            2      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::6            8      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::7            2      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::8            0      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::9            4      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::10            8      0.00%      0.17% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::11         6828      0.06%      0.22% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::12            0      0.00%      0.22% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::13            4      0.00%      0.22% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::14            6      0.00%      0.22% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::15         7010      0.06%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::16            2      0.00%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::17            4      0.00%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::18            6      0.00%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::19            4      0.00%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::20            0      0.00%      0.28% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::21         7374      0.06%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::22            0      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::23            4      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::24            6      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::25            4      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::26            0      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::27            4      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::28            6      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::29            2      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::30            2      0.00%      0.34% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::31         7162      0.06%      0.40% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::32            0      0.00%      0.40% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::33            4      0.00%      0.40% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::34            6      0.00%      0.40% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::35         6866      0.06%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::36            0      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::37            2      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::38            8      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::39            2      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::40            0      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::41            4      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::42            6      0.00%      0.46% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::43         6892      0.06%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::44           10      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::45            2      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::46            0      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::47            4      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::48            6      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::49            2      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::50            0      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::51            4      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::52            8      0.00%      0.51% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::53         6906      0.06%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::54            2      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::55            2      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::56            8      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::57            2      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::58            0      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::59            4      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::60            8      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::61            2      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::62            0      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::63            2      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::64            8      0.00%      0.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::overflows     12163256     99.43%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::max_value          113                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::mean    82.910029                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::stdev     4.278843                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::0         1962      0.02%      0.02% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::1           44      0.00%      0.02% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::2          941      0.01%      0.02% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::3          943      0.01%      0.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::4            5      0.00%      0.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::5            5      0.00%      0.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::6          150      0.00%      0.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::7          308      0.00%      0.04% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::8          256      0.00%      0.04% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::9          172      0.00%      0.04% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::10          620      0.01%      0.04% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::11          210      0.00%      0.05% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::12          264      0.00%      0.05% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::13          344      0.00%      0.05% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::14          272      0.00%      0.05% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::15         3336      0.03%      0.08% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::16        10752      0.09%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::17            0      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::18            4      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::19            6      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::20            4      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::21            0      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::22            4      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::23            6      0.00%      0.17% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::24         6820      0.06%      0.22% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::25            2      0.00%      0.22% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::26            2      0.00%      0.22% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::27            8      0.00%      0.22% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::28         7018      0.06%      0.28% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::29            8      0.00%      0.28% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::30            4      0.00%      0.28% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::31            0      0.00%      0.28% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::32         7378      0.06%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::33           10      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::34            2      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::35            0      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::36            4      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::37            6      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::38            2      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::39            0      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::40            4      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::41            8      0.00%      0.34% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::42         7144      0.06%      0.40% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::43            0      0.00%      0.40% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::44            4      0.00%      0.40% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::45            6      0.00%      0.40% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::46         6874      0.06%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::47            0      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::48            4      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::49            6      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::50            4      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::51            0      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::52            4      0.00%      0.46% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::53         6904      0.06%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::54            0      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::55            4      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::56            6      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::57            4      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::58            0      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::59            2      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::60            8      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::61            2      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::62            0      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::63            4      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::64            6      0.00%      0.51% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::overflows     12170138     99.49%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::max_value          115                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::mean    73.957287                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::stdev     4.047003                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::0         3848      0.03%      0.03% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::3            2      0.00%      0.03% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::4         6022      0.05%      0.08% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::5            2      0.00%      0.08% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::6         6714      0.05%      0.14% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::7         4054      0.03%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::8            2      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::9            4      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::10            6      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::11            4      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::12            0      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::13            2      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::14            8      0.00%      0.17% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::15         6806      0.06%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::16            0      0.00%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::17            4      0.00%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::18            6      0.00%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::19            4      0.00%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::20            0      0.00%      0.22% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::21         7014      0.06%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::22            8      0.00%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::23            4      0.00%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::24            0      0.00%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::25            2      0.00%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::26            6      0.00%      0.28% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::27         7386      0.06%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::28            0      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::29            6      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::30            4      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::31            4      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::32            0      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::33            4      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::34            4      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::35            6      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::36            0      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::37            2      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::38            6      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::39            4      0.00%      0.34% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::40         7124      0.06%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::41            0      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::42            4      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::43            6      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::44            4      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::45            0      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::46            4      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::47            6      0.00%      0.40% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::48         6866      0.06%      0.46% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::49            4      0.00%      0.46% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::50            0      0.00%      0.46% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::51            2      0.00%      0.46% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::52            8      0.00%      0.46% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::53         6920      0.06%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::54            0      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::55            4      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::56            6      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::57            4      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::58            0      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::59            2      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::60            6      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::61            6      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::62            0      0.00%      0.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::63         6906      0.06%      0.57% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::64            2      0.00%      0.57% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::overflows     12163174     99.43%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::max_value          106                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::mean   109.525778                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::stdev     7.756238                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::0         8215      0.07%      0.07% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::1        12436      0.10%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::2            1      0.00%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::3            4      0.00%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::4            7      0.00%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::5            4      0.00%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::6           40      0.00%      0.17% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::7         6810      0.06%      0.22% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::8           14      0.00%      0.23% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::9            4      0.00%      0.23% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::10            1      0.00%      0.23% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::11            2      0.00%      0.23% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::12            6      0.00%      0.23% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::13         7012      0.06%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::14            0      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::15            4      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::16            6      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::17            4      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::18            0      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::19            4      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::20            4      0.00%      0.28% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::21         7396      0.06%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::22            2      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::23            8      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::24            2      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::25            0      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::26            4      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::27            6      0.00%      0.34% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::28         7132      0.06%      0.40% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::29            2      0.00%      0.40% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::30            2      0.00%      0.40% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::31            8      0.00%      0.40% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::32         6872      0.06%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::33            0      0.00%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::34            4      0.00%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::35            6      0.00%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::36            4      0.00%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::37            0      0.00%      0.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::38         6928      0.06%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::39            8      0.00%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::40            4      0.00%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::41            0      0.00%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::42            2      0.00%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::43            6      0.00%      0.51% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::44         6914      0.06%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::45            8      0.00%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::46            6      0.00%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::47            0      0.00%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::48            2      0.00%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::49            6      0.00%      0.57% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::50        29252      0.24%      0.81% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::51          544      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::52          182      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::53           34      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::54          148      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::55          504      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::56          164      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::57           32      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::58           10      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::59           38      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::60            2      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::61           10      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::62            3      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::63           64      0.00%      0.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::64          128      0.00%      0.83% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::overflows     12131983     99.17%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::max_value          142                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::mean    74.881027                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::stdev     3.914775                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::0         2792      0.02%      0.02% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::1         5478      0.04%      0.07% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::2            2      0.00%      0.07% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::3          410      0.00%      0.07% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::4         4632      0.04%      0.11% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::5         1800      0.01%      0.12% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::6          348      0.00%      0.13% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::7           82      0.00%      0.13% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::8          122      0.00%      0.13% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::9           72      0.00%      0.13% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::10         5004      0.04%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::11           14      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::12            4      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::13            0      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::14            4      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::15            6      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::16            2      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::17            0      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::18            4      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::19            8      0.00%      0.17% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::20         6792      0.06%      0.23% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::21            0      0.00%      0.23% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::22            4      0.00%      0.23% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::23            6      0.00%      0.23% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::24         7024      0.06%      0.28% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::25            0      0.00%      0.28% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::26            4      0.00%      0.28% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::27            6      0.00%      0.28% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::28         7406      0.06%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::29            2      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::30            2      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::31            8      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::32            2      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::33            0      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::34            4      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::35            8      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::36            2      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::37            0      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::38            4      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::39            6      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::40            2      0.00%      0.34% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::41         7110      0.06%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::42            0      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::43            4      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::44            6      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::45            4      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::46            0      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::47            4      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::48            4      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::49            6      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::50            0      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::51            2      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::52            6      0.00%      0.40% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::53         6848      0.06%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::54            8      0.00%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::55            4      0.00%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::56            0      0.00%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::57            4      0.00%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::58            4      0.00%      0.46% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::59         6926      0.06%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::60            0      0.00%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::61            4      0.00%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::62            6      0.00%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::63            4      0.00%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::64            0      0.00%      0.52% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::overflows     12169988     99.48%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::max_value          107                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::mean    61.923565                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::stdev     3.499533                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::0        16673      0.14%      0.14% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::1         4076      0.03%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::2           61      0.00%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::3            6      0.00%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::4            4      0.00%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::5            4      0.00%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::6            0      0.00%      0.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::7         6798      0.06%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::8            0      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::9            4      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::10            6      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::11            4      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::12            0      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::13            2      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::14            8      0.00%      0.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::15         7010      0.06%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::16            0      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::17            4      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::18            6      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::19            4      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::20            0      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::21            4      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::22            6      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::23            2      0.00%      0.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::24         7418      0.06%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::25            4      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::26            6      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::27            4      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::28            0      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::29            4      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::30            6      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::31            4      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::32            0      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::33            2      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::34            6      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::35            4      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::36            0      0.00%      0.34% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::37         7100      0.06%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::38            0      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::39            4      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::40            6      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::41            4      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::42            0      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::43            4      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::44            4      0.00%      0.40% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::45         6850      0.06%      0.46% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::46            0      0.00%      0.46% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::47            4      0.00%      0.46% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::48            6      0.00%      0.46% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::49            4      0.00%      0.46% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::50         6944      0.06%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::51            0      0.00%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::52            4      0.00%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::53            6      0.00%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::54            4      0.00%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::55            0      0.00%      0.52% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::56         6904      0.06%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::57            0      0.00%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::58            4      0.00%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::59            6      0.00%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::60            4      0.00%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::61            0      0.00%      0.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::62     11944315     97.64%     98.21% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::63         2321      0.02%     98.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::64         8811      0.07%     98.30% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::overflows       207559      1.70%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::max_value           94                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::mean    96.546832                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::stdev     7.131485                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::0         6738      0.06%      0.06% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::1         2184      0.02%      0.07% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::2         7055      0.06%      0.13% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::3          336      0.00%      0.13% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::4          575      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::5          310      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::6          159      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::7          144      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::8           45      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::9           26      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::10           49      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::11            2      0.00%      0.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::12          175      0.00%      0.15% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::13         1622      0.01%      0.16% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::14         6915      0.06%      0.22% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::15            0      0.00%      0.22% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::16            5      0.00%      0.22% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::17            6      0.00%      0.22% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::18         6952      0.06%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::19            0      0.00%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::20            4      0.00%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::21            6      0.00%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::22            4      0.00%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::23            0      0.00%      0.27% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::24         7172      0.06%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::25            0      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::26            4      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::27            6      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::28            4      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::29            0      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::30            2      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::31            8      0.00%      0.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::32         7372      0.06%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::33           10      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::34            2      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::35            0      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::36            4      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::37            6      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::38            2      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::39            0      0.00%      0.39% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::40         6888      0.06%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::41            0      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::42            4      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::43            6      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::44            4      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::45            0      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::46            4      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::47            4      0.00%      0.45% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::48         6832      0.06%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::49            8      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::50            4      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::52            2      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::53            6      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::54            4      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::55            0      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::56            4      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::57            6      0.00%      0.50% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::58         6940      0.06%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::59            2      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::60            2      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::61            8      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::62            2      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::63            0      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::64            4      0.00%      0.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::overflows     12164370     99.44%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::max_value          126                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::mean    60.125894                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::stdev     3.825366                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::0        20858      0.17%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::1            8      0.00%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::2            4      0.00%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::3            0      0.00%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::4            2      0.00%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::5            6      0.00%      0.17% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::6         6798      0.06%      0.23% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::7            0      0.00%      0.23% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::8            4      0.00%      0.23% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::9            6      0.00%      0.23% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::10         7024      0.06%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::11            4      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::12            6      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::13            4      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::14            0      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::15            2      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::16            8      0.00%      0.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::17         7434      0.06%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::18            8      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::19            2      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::20            0      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::21            4      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::22            6      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::23            4      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::24            0      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::25            2      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::26            8      0.00%      0.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::27         7092      0.06%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::28            0      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::29            4      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::30            6      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::31            4      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::32            0      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::33            2      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::34            8      0.00%      0.40% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::35         6840      0.06%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::36            4      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::37            6      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::38            4      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::39            0      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::40            2      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::41            8      0.00%      0.46% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::42         6936      0.06%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::43            8      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::44            4      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::45            0      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::46            2      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::47            6      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::48            4      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::49            0      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::50            4      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::51            6      0.00%      0.52% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::52         6884      0.06%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::53            8      0.00%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::54            4      0.00%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::55            0      0.00%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::56            2      0.00%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::57            6      0.00%      0.57% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::58         5398      0.04%      0.62% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::59           68      0.00%      0.62% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::60     11611605     94.92%     95.54% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::61         2053      0.02%     95.55% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::62        10016      0.08%     95.64% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::63         1357      0.01%     95.65% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::64        10686      0.09%     95.73% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::overflows       521769      4.27%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::max_value           90                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::mean    50.252959                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::stdev     3.420495                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::0         3696      0.03%      0.03% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::1        17214      0.14%      0.17% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::2            0      0.00%      0.17% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::3            4      0.00%      0.17% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::4            6      0.00%      0.17% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::5         6802      0.06%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::6            2      0.00%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::7            2      0.00%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::8            8      0.00%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::9            2      0.00%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::10            0      0.00%      0.23% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::11         7028      0.06%      0.28% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::12            0      0.00%      0.28% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::13            4      0.00%      0.28% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::14            6      0.00%      0.28% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::15         7454      0.06%      0.35% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::16            0      0.00%      0.35% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::17            4      0.00%      0.35% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::18            8      0.00%      0.35% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::19            2      0.00%      0.35% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::20         7106      0.06%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::21            0      0.00%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::22            4      0.00%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::23            6      0.00%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::24            4      0.00%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::25            0      0.00%      0.40% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::26         6850      0.06%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::27            0      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::28            4      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::29            6      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::30            4      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::31            0      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::32            4      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::33            6      0.00%      0.46% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::34         6942      0.06%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::35            2      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::36            2      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::37            8      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::38            4      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::39            0      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::40            2      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::41            6      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::42            4      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::43            0      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::44            2      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::45            8      0.00%      0.52% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::46         6872      0.06%      0.57% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::47            0      0.00%      0.57% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::48            4      0.00%      0.57% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::49            6      0.00%      0.57% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::50     11493848     93.96%     94.53% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::51         1221      0.01%     94.54% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::52         9739      0.08%     94.62% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::53         1219      0.01%     94.63% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::54        10552      0.09%     94.72% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::55         1271      0.01%     94.73% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::56        11491      0.09%     94.82% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::57         2511      0.02%     94.84% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::58       580084      4.74%     99.58% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::59         1977      0.02%     99.60% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::60        10059      0.08%     99.68% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::61         1918      0.02%     99.70% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::62         7705      0.06%     99.76% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::63         1826      0.01%     99.78% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::64         7311      0.06%     99.84% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::overflows        20178      0.16%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::max_value           80                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::mean    62.245258                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::stdev     4.056596                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::0         3704      0.03%      0.03% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::1        24076      0.20%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::2            8      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::3            4      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::4            2      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::5            2      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::6            6      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::7            4      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::8            0      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::9            2      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::10            8      0.00%      0.23% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::11         7006      0.06%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::12            0      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::13            4      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::14            6      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::15            4      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::16            0      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::17            4      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::18            4      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::19            4      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::20            2      0.00%      0.28% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::21         7424      0.06%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::22            4      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::23            6      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::24            4      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::25            0      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::26            4      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::27            6      0.00%      0.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::28         7108      0.06%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::29           10      0.00%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::30            2      0.00%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::31            0      0.00%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::32            4      0.00%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::33            6      0.00%      0.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::34         6848      0.06%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::35            2      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::36            2      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::37            8      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::38            2      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::39            0      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::40            4      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::41            8      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::42            2      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::43            0      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::44            4      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::45            6      0.00%      0.46% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::46         6938      0.06%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::47            2      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::48            2      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::49            8      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::50            2      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::51            0      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::52            4      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::53            8      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::54            2      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::55            0      0.00%      0.52% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::56         6864      0.06%      0.57% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::57            0      0.00%      0.57% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::58            4      0.00%      0.57% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::59            6      0.00%      0.57% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::60         5298      0.04%      0.62% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::61           68      0.00%      0.62% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::62     11431178     93.45%     94.06% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::63         1122      0.01%     94.07% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::64         9464      0.08%     94.15% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::overflows       715724      5.85%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::max_value           92                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::mean    70.223006                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::stdev     4.128683                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::0         8430      0.07%      0.07% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::1         8685      0.07%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::2            0      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::3          147      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::4            0      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::5          324      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::6            2      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::7           18      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::8            0      0.00%      0.14% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::9         3350      0.03%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::10            0      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::11            4      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::12            6      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::13            4      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::14            0      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::15            2      0.00%      0.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::16         6870      0.06%      0.23% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::17            0      0.00%      0.23% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::18            4      0.00%      0.23% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::19            6      0.00%      0.23% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::20         7026      0.06%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::21            8      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::22            4      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::23            0      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::24            2      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::25            6      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::26            4      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::27            0      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::28            2      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::29            8      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::30            4      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::31            0      0.00%      0.29% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::32         7412      0.06%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::33            2      0.00%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::34            2      0.00%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::35            8      0.00%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::36            2      0.00%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::37            0      0.00%      0.35% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::38         7116      0.06%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::39            0      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::40            4      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::41            6      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::42            4      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::43            0      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::44            4      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::45            6      0.00%      0.40% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::46         6858      0.06%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::47            2      0.00%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::48            4      0.00%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::49            6      0.00%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::50            2      0.00%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::51            0      0.00%      0.46% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::52         6954      0.06%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::53            8      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::54            4      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::55            0      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::56            4      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::57            6      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::58            2      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::59            2      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::60            2      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::61            6      0.00%      0.52% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::62         7056      0.06%      0.58% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::63            0      0.00%      0.58% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::64            4      0.00%      0.58% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::overflows     12162606     99.42%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::max_value          102                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::mean    61.094395                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::stdev     3.668681                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::0         8434      0.07%      0.07% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::1            4      0.00%      0.07% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::2         8118      0.07%      0.14% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::3          482      0.00%      0.14% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::4           48      0.00%      0.14% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::5          500      0.00%      0.14% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::6         3422      0.03%      0.17% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::7            4      0.00%      0.17% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::8            0      0.00%      0.17% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::9            4      0.00%      0.17% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::10            6      0.00%      0.17% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::11         6866      0.06%      0.23% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::12            2      0.00%      0.23% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::13            2      0.00%      0.23% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::14            8      0.00%      0.23% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::15            2      0.00%      0.23% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::16         7040      0.06%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::17            8      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::18            4      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::19            0      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::20            4      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::21            4      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::22            4      0.00%      0.29% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::23         7410      0.06%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::24            8      0.00%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::25            4      0.00%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::26            0      0.00%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::27            4      0.00%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::28            6      0.00%      0.35% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::29         7114      0.06%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::30            2      0.00%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::31            2      0.00%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::32            8      0.00%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::33            2      0.00%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::34            0      0.00%      0.40% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::35         6862      0.06%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::36            8      0.00%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::37            6      0.00%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::38            0      0.00%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::39            2      0.00%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::40            6      0.00%      0.46% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::41         6960      0.06%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::42            0      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::43            4      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::44            6      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::45            4      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::46            0      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::47            2      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::48            8      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::49            2      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::50            0      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::51            4      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::52            6      0.00%      0.52% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::53         7046      0.06%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::54            0      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::55            4      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::56            8      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::57            4      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::58            0      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::59            2      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::60            8      0.00%      0.58% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::61     11676389     95.45%     96.03% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::62         1613      0.01%     96.04% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::63         9586      0.08%     96.12% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::64         2027      0.02%     96.13% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::overflows       472915      3.87%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::max_value           93                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::mean    70.165606                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::stdev     4.182628                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::0         7958      0.07%      0.07% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::1         9185      0.08%      0.14% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::2          100      0.00%      0.14% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::3          343      0.00%      0.14% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::4            0      0.00%      0.14% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::5         3480      0.03%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::6            2      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::7            2      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::8            8      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::9            2      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::10            0      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::11            4      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::12            8      0.00%      0.17% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::13         6844      0.06%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::14            2      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::15            8      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::16            2      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::17            0      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::18            4      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::19            8      0.00%      0.23% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::20         7034      0.06%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::21            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::22            6      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::23            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::24            0      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::25            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::26            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::27            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::28            2      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::29            2      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::30            6      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::31            4      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::32            0      0.00%      0.29% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::33         7394      0.06%      0.35% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::34            2      0.00%      0.35% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::35            2      0.00%      0.35% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::36            8      0.00%      0.35% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::37         7120      0.06%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::38            8      0.00%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::39            6      0.00%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::40            0      0.00%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::41            2      0.00%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::42            6      0.00%      0.41% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::43         6858      0.06%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::44            2      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::45            2      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::46            8      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::47            2      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::48            0      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::49            4      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::50            8      0.00%      0.46% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::51         6968      0.06%      0.52% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::52            0      0.00%      0.52% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::53            4      0.00%      0.52% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::54            6      0.00%      0.52% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::55         7070      0.06%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::56            0      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::57            4      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::58            8      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::59            4      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::60            0      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::61            2      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::62            8      0.00%      0.58% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::63        29100      0.24%      0.81% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::64         1458      0.01%      0.83% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::overflows     12131910     99.17%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::max_value          102                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::mean   110.855858                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::stdev     7.519280                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::0         7962      0.07%      0.07% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::1            0      0.00%      0.07% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::2         2184      0.02%      0.08% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::3            0      0.00%      0.08% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::4            2      0.00%      0.08% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::5        10978      0.09%      0.17% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::6            0      0.00%      0.17% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::7            4      0.00%      0.17% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::8            8      0.00%      0.17% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::9         6852      0.06%      0.23% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::10            0      0.00%      0.23% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::11            4      0.00%      0.23% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::12            6      0.00%      0.23% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::13            4      0.00%      0.23% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::14         7056      0.06%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::15            8      0.00%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::16            2      0.00%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::17            2      0.00%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::18            4      0.00%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::19            4      0.00%      0.29% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::20         7396      0.06%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::21            0      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::22            4      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::23            6      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::24            4      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::25            0      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::26            4      0.00%      0.35% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::27         7118      0.06%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::28            2      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::29            2      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::30            8      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::31            2      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::32            0      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::33            4      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::34            8      0.00%      0.41% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::35         6858      0.06%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::36            0      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::37            4      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::38            6      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::39            4      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::40            0      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::41           50      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::42            4      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::43            0      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::44            0      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::45            2      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::46            0      0.00%      0.46% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::47         6914      0.06%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::48            0      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::49            4      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::50            6      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::51            4      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::52            0      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::53            2      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::54            8      0.00%      0.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::55         7072      0.06%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::56            0      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::57            4      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::58            8      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::59            4      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::60            0      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::61            2      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::62            8      0.00%      0.58% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::63        11680      0.10%      0.67% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::64            6      0.00%      0.67% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::overflows     12150720     99.33%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::max_value          143                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::mean    64.262319                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::stdev     3.979897                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::0        21136      0.17%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::1           40      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::2            2      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::3            8      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::4            4      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::5            2      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::6            2      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::7            6      0.00%      0.17% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::8         6836      0.06%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::9            4      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::10            6      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::11            4      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::12            0      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::13            4      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::15            4      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::16            2      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::17            2      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::18            6      0.00%      0.23% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::19         7252      0.06%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::20            2      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::21            2      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::22            8      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::23            2      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::24            0      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::25            4      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::26            8      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::27            2      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::28            0      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::29            2      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::30            8      0.00%      0.29% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::31         7164      0.06%      0.35% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::32            6      0.00%      0.35% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::33            0      0.00%      0.35% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::34            2      0.00%      0.35% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::35            6      0.00%      0.35% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::36         7128      0.06%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::37            0      0.00%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::38            4      0.00%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::39            6      0.00%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::40            4      0.00%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::41            0      0.00%      0.41% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::42         6866      0.06%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::43            2      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::44           10      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::45            6      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::46            2      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::47            6      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::48            6      0.00%      0.46% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::49         6954      0.06%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::50            0      0.00%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::51            4      0.00%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::52            6      0.00%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::53            4      0.00%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::54            0      0.00%      0.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::55         7090      0.06%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::56            0      0.00%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::57            4      0.00%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::58            8      0.00%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::59            4      0.00%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::60            0      0.00%      0.58% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::61        14032      0.11%      0.69% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::62            8      0.00%      0.69% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::63            0      0.00%      0.69% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::64     11406785     93.25%     93.94% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::overflows       741529      6.06%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::max_value           96                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::mean    61.167268                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::stdev     3.938418                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::0         8344      0.07%      0.07% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::1            4      0.00%      0.07% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::2        12888      0.11%      0.17% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::3            0      0.00%      0.17% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::4            4      0.00%      0.17% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::5            6      0.00%      0.17% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::6         6854      0.06%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::7            0      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::8            2      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::9            8      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::10            2      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::11            0      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::12            4      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::13            6      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::15            0      0.00%      0.23% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::16         7262      0.06%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::17            0      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::18            4      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::19            6      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::20            4      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::21            0      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::22            4      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::23            6      0.00%      0.29% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::24         7164      0.06%      0.35% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::25            0      0.00%      0.35% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::26            4      0.00%      0.35% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::27            6      0.00%      0.35% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::28         7130      0.06%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::29            8      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::30            4      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::31            0      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::32            2      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::33            6      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::34            4      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::35            0      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::36            4      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::37            6      0.00%      0.41% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::38        13832      0.11%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::39           10      0.00%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::40            2      0.00%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::41            0      0.00%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::42            4      0.00%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::43            6      0.00%      0.52% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::44         7090      0.06%      0.58% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::45            8      0.00%      0.58% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::46        10722      0.09%      0.67% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::47         3258      0.03%      0.69% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::48            2      0.00%      0.69% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::49            0      0.00%      0.69% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::50        14939      0.12%      0.81% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::51          534      0.00%      0.82% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::52          823      0.01%      0.83% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::53          435      0.00%      0.83% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::54         1013      0.01%      0.84% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::55          825      0.01%      0.84% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::56          347      0.00%      0.85% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::57         1025      0.01%      0.86% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::58          780      0.01%      0.86% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::59          349      0.00%      0.86% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::60         1127      0.01%      0.87% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::61     11469959     93.76%     94.64% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::62         1792      0.01%     94.65% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::63         9994      0.08%     94.73% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::64         1630      0.01%     94.75% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::overflows       642752      5.25%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::max_value           93                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::mean   114.626944                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::stdev     8.016246                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::0         8146      0.07%      0.07% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::1        13006      0.11%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::2           38      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::3            4      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::4            7      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::5           94      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::6            1      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::7            2      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::8            8      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::9            2      0.00%      0.17% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::10         6846      0.06%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::11            8      0.00%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::12            6      0.00%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::13            0      0.00%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::14            2      0.00%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::15            6      0.00%      0.23% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::16         7266      0.06%      0.29% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::17            2      0.00%      0.29% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::18            2      0.00%      0.29% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::19            8      0.00%      0.29% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::20         7168      0.06%      0.35% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::21            0      0.00%      0.35% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::22            4      0.00%      0.35% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::23            6      0.00%      0.35% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::24         7144      0.06%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::25            2      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::26            2      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::27            8      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::28            4      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::29            0      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::30            2      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::31            6      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::32            4      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::33            0      0.00%      0.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::34         6808      0.06%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::35            2      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::36           26      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::37            8      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::38            2      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::39            0      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::40            4      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::41            6      0.00%      0.46% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::42         6974      0.06%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::43            0      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::44            4      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::45            6      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::46            4      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::47            0      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::48            4      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::49            6      0.00%      0.52% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::50         7080      0.06%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::51            0      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::52            4      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::53            8      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::54            4      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::55            0      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::56            2      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::57            6      0.00%      0.58% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::58        10626      0.09%      0.67% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::59           36      0.00%      0.67% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::60         3250      0.03%      0.69% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::61            2      0.00%      0.69% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::62        13314      0.11%      0.80% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::63           36      0.00%      0.80% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::64            0      0.00%      0.80% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::overflows     12134982     99.20%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::max_value          147                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::mean   140.260453                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::stdev     9.142570                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::0          694      0.01%      0.01% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::1         6046      0.05%      0.06% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::2         1796      0.01%      0.07% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::3         1552      0.01%      0.08% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::4           80      0.00%      0.08% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::5          413      0.00%      0.09% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::6          760      0.01%      0.09% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::7          357      0.00%      0.10% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::8          442      0.00%      0.10% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::9          377      0.00%      0.10% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::10          110      0.00%      0.10% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::11           73      0.00%      0.10% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::12         3156      0.03%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::13          113      0.00%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::14          254      0.00%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::15          103      0.00%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::16           54      0.00%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::17           14      0.00%      0.13% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::18          358      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::19           16      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::20           16      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::21          160      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::22          312      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::23          198      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::24          108      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::25           18      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::26           20      0.00%      0.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::27          200      0.00%      0.15% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::28            0      0.00%      0.15% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::29          934      0.01%      0.15% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::30          702      0.01%      0.16% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::31           18      0.00%      0.16% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::32         6928      0.06%      0.22% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::33            0      0.00%      0.22% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::34            4      0.00%      0.22% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::35            6      0.00%      0.22% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::36            4      0.00%      0.22% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::37         6950      0.06%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::38           10      0.00%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::39            2      0.00%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::40            0      0.00%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::41            4      0.00%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::42            6      0.00%      0.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::43         7170      0.06%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::44            0      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::45            4      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::46            6      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::47            4      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::48            0      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::49            4      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::50            6      0.00%      0.33% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::51         7372      0.06%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::52            8      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::53            4      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::54            0      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::55            4      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::56            4      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::57            4      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::58            0      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::59            4      0.00%      0.39% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::60         6884      0.06%      0.45% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::61            0      0.00%      0.45% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::62            4      0.00%      0.45% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::63            6      0.00%      0.45% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::64         6850      0.06%      0.50% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::overflows     12171302     99.50%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::max_value          170                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::mean    71.620854                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::stdev     4.187197                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::0          760      0.01%      0.01% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::1         1646      0.01%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::2           52      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::3          112      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::4           18      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::5           14      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::6           12      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::7           94      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::8           14      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::9           56      0.00%      0.02% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::10         4748      0.04%      0.06% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::11            4      0.00%      0.06% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::12         8262      0.07%      0.13% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::13         2197      0.02%      0.15% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::14           60      0.00%      0.15% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::15            3      0.00%      0.15% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::16          680      0.01%      0.15% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::17         2604      0.02%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::18            4      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::19            6      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::20            4      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::21            0      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::22            4      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::23            4      0.00%      0.17% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::24         6848      0.06%      0.23% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::25            2      0.00%      0.23% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::26            2      0.00%      0.23% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::27            8      0.00%      0.23% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::28         7272      0.06%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::29            0      0.00%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::30            4      0.00%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::31            6      0.00%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::32            4      0.00%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::33            0      0.00%      0.29% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::34         7164      0.06%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::35            2      0.00%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::36            2      0.00%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::37            8      0.00%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::38            2      0.00%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::39            0      0.00%      0.35% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::40         7150      0.06%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::41            8      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::42            4      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::43            0      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::44            4      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::45            6      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::46            2      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::47            2      0.00%      0.41% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::48         6830      0.06%      0.46% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::49            2      0.00%      0.46% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::50            2      0.00%      0.46% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::51            8      0.00%      0.46% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::52         6988      0.06%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::53            2      0.00%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::54            2      0.00%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::55            8      0.00%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::56            2      0.00%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::57            0      0.00%      0.52% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::58         7098      0.06%      0.58% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::59            0      0.00%      0.58% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::60            4      0.00%      0.58% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::61            8      0.00%      0.58% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::62         6416      0.05%      0.63% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::63         1774      0.01%      0.65% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::64         5670      0.05%      0.69% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::overflows     12148336     99.31%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::max_value          103                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::mean   165.488646                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::stdev    12.703013                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::0         2532      0.02%      0.02% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::1         5000      0.04%      0.06% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::2           14      0.00%      0.06% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::3          102      0.00%      0.06% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::4        13742      0.11%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::5            0      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::6            4      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::7            6      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::8            4      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::9            0      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::10            2      0.00%      0.17% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::11            8      0.00%      0.18% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::12         6840      0.06%      0.23% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::13            0      0.00%      0.23% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::15            6      0.00%      0.23% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::16            4      0.00%      0.23% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::17         7270      0.06%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::18            8      0.00%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::19            4      0.00%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::20            0      0.00%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::21            2      0.00%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::22            6      0.00%      0.29% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::23         7158      0.06%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::24            8      0.00%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::25            6      0.00%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::26            0      0.00%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::27            2      0.00%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::28            6      0.00%      0.35% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::29         7148      0.06%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::30           10      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::31            2      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::32            0      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::33            4      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::34            6      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::35            2      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::36            0      0.00%      0.41% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::37         6826      0.06%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::38            0      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::39            4      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::40            6      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::41            4      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::42            0      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::43            4      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::44            4      0.00%      0.46% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::45         6978      0.06%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::46            8      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::47            4      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::48            0      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::49            4      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::50            6      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::51            2      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::52            2      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::53            2      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::54            6      0.00%      0.52% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::55         7076      0.06%      0.58% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::56            0      0.00%      0.58% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::57            4      0.00%      0.58% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::58            6      0.00%      0.58% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::59        13796      0.11%      0.69% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::60            2      0.00%      0.69% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::61            0      0.00%      0.69% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::62         8716      0.07%      0.76% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::63         2157      0.02%      0.78% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::64           44      0.00%      0.78% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::overflows     12137437     99.22%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::max_value          194                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::mean  8650.189053                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::stdev   799.676343                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::0         2694      0.02%      0.02% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::1        18686      0.15%      0.17% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::2           62      0.00%      0.18% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::4            6      0.00%      0.18% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::5            4      0.00%      0.18% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::6         6842      0.06%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::7            4      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::8            6      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::9            4      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::10            0      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::11            4      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::12            4      0.00%      0.23% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::13         7268      0.06%      0.29% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::14            0      0.00%      0.29% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::15            4      0.00%      0.29% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::16            6      0.00%      0.29% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::17         7168      0.06%      0.35% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::18            2      0.00%      0.35% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::19            2      0.00%      0.35% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::20            8      0.00%      0.35% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::21         7160      0.06%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::22            8      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::23            4      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::24            0      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::25            4      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::26            4      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::27            4      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::28            0      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::29            4      0.00%      0.41% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::30         6822      0.06%      0.46% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::31            0      0.00%      0.46% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::32            4      0.00%      0.46% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::33            6      0.00%      0.46% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::34         6998      0.06%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::35            0      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::36            4      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::37            6      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::38            4      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::39            0      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::40            2      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::41            8      0.00%      0.52% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::42         7070      0.06%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::43            0      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::44            4      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::45            8      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::46            4      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::47            0      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::48            4      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::49            6      0.00%      0.58% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::50        13692      0.11%      0.69% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::51        16627      0.14%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::52          128      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::53           81      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::54            2      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::55            2      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::56            0      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::57            0      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::58            0      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::59            4      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::60            4      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::61            4      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::62            4      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::63            0      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::64            4      0.00%      0.83% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::overflows     12131538     99.17%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::max_value         8797                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::mean   132.306541                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::stdev     9.830990                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::0        19252      0.16%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::1            4      0.00%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::2            2      0.00%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::3          120      0.00%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::4           84      0.00%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::5            4      0.00%      0.16% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::6         2022      0.02%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::7            4      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::8            8      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::9            4      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::10            0      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::11            4      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::12            6      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::13            2      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::14            2      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::15            2      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::16            6      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::17            4      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::18            0      0.00%      0.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::19         6824      0.06%      0.23% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::20            0      0.00%      0.23% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::21            4      0.00%      0.23% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::22            6      0.00%      0.23% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::23         7272      0.06%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::24            0      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::25            4      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::26            6      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::27            4      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::28            0      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::29            2      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::30            8      0.00%      0.29% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::31         7156      0.06%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::32            0      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::33            4      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::34            6      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::35            4      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::36            0      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::37            4      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::38            4      0.00%      0.35% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::39         7160      0.06%      0.41% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::40            4      0.00%      0.41% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::41            0      0.00%      0.41% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::42            4      0.00%      0.41% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::43            6      0.00%      0.41% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::44         6824      0.06%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::45            0      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::46            4      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::47            6      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::48            4      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::49            0      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::50            4      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::51            6      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::52            2      0.00%      0.46% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::53         6990      0.06%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::54            0      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::55            4      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::56            6      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::57            4      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::58            0      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::59            4      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::60            6      0.00%      0.52% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::61         7078      0.06%      0.58% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::62            0      0.00%      0.58% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::63            4      0.00%      0.58% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::64            6      0.00%      0.58% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::overflows     12162044     99.42%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::max_value          162                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::mean   184.117034                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::stdev    12.097850                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::0        21556      0.18%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::1            8      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::3            0      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::5            6      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::6            4      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::7            0      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::8            2      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::9            8      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::10            2      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::11            0      0.00%      0.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::12         6806      0.06%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::13            0      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::15            6      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::16            4      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::17            0      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::18            4      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::19            6      0.00%      0.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::20         7266      0.06%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::21            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::22            8      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::23            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::24            6      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::25            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::26            6      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::27            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::28            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::29            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::30            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::31            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::32            6      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::33            8      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::34            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::35           12      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::36            4      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::37          270      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::38            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::39            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::40            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::41            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::42            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::43            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::44            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::45            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::46            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::47            2      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::48           10      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::49            0      0.00%      0.29% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::50         1020      0.01%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::51            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::52            6      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::53            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::54            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::55            2      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::56            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::57            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::58            2      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::59            2      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::60            2      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::61            6      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::62            0      0.00%      0.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::63         4148      0.03%      0.34% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::64            0      0.00%      0.34% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::overflows     12191778     99.66%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::max_value          214                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::mean   196.528337                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::stdev    15.568278                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::0        21622      0.18%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::1            8      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::2            2      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::3            0      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::5            6      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::6            4      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::7            0      0.00%      0.18% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::8         6808      0.06%      0.23% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::9            2      0.00%      0.23% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::10            2      0.00%      0.23% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::11            8      0.00%      0.23% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::12         7296      0.06%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::13            6      0.00%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::14            4      0.00%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::15            0      0.00%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::16            4      0.00%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::17            6      0.00%      0.29% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::18         7144      0.06%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::19            0      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::20            4      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::21            6      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::22            4      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::23            0      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::24            4      0.00%      0.35% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::25         7156      0.06%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::26            2      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::27            2      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::28            8      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::29            2      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::30            0      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::31            4      0.00%      0.41% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::32         6826      0.06%      0.47% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::33            0      0.00%      0.47% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::34            4      0.00%      0.47% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::35            6      0.00%      0.47% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::36            4      0.00%      0.47% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::37         7012      0.06%      0.52% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::38            2      0.00%      0.52% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::39            4      0.00%      0.52% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::40            6      0.00%      0.52% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::41         7072      0.06%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::42            2      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::43            2      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::44            8      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::45            2      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::46            0      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::47            4      0.00%      0.58% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::48        17130      0.14%      0.72% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::49          140      0.00%      0.72% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::50          920      0.01%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::51           10      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::52           12      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::53            8      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::54           10      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::55            6      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::56            8      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::57            8      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::58            8      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::59           12      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::60           14      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::61           14      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::62           18      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::63           14      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::64           14      0.00%      0.73% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::overflows     12143590     99.27%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::max_value          227                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::mean    71.405876                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::stdev     5.920805                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::0        21674      0.18%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::1           10      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::3            0      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::4            2      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::5            6      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::6            4      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::7            0      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::8            4      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::9            6      0.00%      0.18% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::10         6792      0.06%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::11            0      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::12            4      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::13            6      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::15            0      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::16            4      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::17            4      0.00%      0.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::18         7292      0.06%      0.29% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::19            0      0.00%      0.29% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::20            4      0.00%      0.29% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::21            6      0.00%      0.29% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::22         7152      0.06%      0.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::23            4      0.00%      0.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::24            0      0.00%      0.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::25            4      0.00%      0.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::26            6      0.00%      0.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::27         7160      0.06%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::28            4      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::29            0      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::30            6      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::31            6      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::32            2      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::33            2      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::34            2      0.00%      0.41% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::35         6816      0.06%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::36            4      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::37            8      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::38            4      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::39            0      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::40            4      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::41            6      0.00%      0.47% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::42         7002      0.06%      0.52% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::43            0      0.00%      0.52% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::44            4      0.00%      0.52% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::45            6      0.00%      0.52% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::46            4      0.00%      0.52% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::47         7074      0.06%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::48            4      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::49            0      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::50            4      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::51            6      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::52            4      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::53            0      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::54            4      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::55            6      0.00%      0.58% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::56        17524      0.14%      0.72% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::57          862      0.01%      0.73% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::58          952      0.01%      0.74% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::59          344      0.00%      0.74% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::60          482      0.00%      0.75% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::61          668      0.01%      0.75% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::62         8531      0.07%      0.82% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::63          968      0.01%      0.83% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::64         1036      0.01%      0.84% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::overflows     12130507     99.16%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::max_value          101                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::mean    72.395536                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::stdev     5.835711                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::0        21742      0.18%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::2            2      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::3            8      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::5            0      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::6            8      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::7            8      0.00%      0.18% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::8         6784      0.06%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::9            0      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::10            4      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::11            6      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::12            4      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::13            0      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::14            4      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::15            4      0.00%      0.23% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::16         7284      0.06%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::17            0      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::18            4      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::19            8      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::20            2      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::21            2      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::22           28      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::23           10      0.00%      0.29% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::24         7110      0.06%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::25            2      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::26            2      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::27            8      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::28            2      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::29            0      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::30            4      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::31            8      0.00%      0.35% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::32         7154      0.06%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::33            4      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::34            0      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::35            4      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::36            6      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::37            4      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::38            0      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::39            4      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::40            6      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::41            2      0.00%      0.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::42         6816      0.06%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::43            0      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::44            4      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::45            6      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::46            4      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::47            0      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::48            4      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::49            6      0.00%      0.47% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::50         6988      0.06%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::51            4      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::52            6      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::53            4      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::54            0      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::55            4      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::56            4      0.00%      0.52% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::57         7078      0.06%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::58            0      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::59            4      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::60            6      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::61            4      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::62            0      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::63            4      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::64            4      0.00%      0.58% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::overflows     12161822     99.42%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::max_value          102                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::mean    61.574053                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::stdev     5.564489                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::0        21810      0.18%      0.18% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::4         6800      0.06%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::5            0      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::6            4      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::7            8      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::8            4      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::9            0      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::10            2      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::11            8      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::12            2      0.00%      0.23% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::13         7298      0.06%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::14            2      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::15            8      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::16            8      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::17            4      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::18            0      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::19            4      0.00%      0.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::20         7110      0.06%      0.35% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::21            0      0.00%      0.35% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::22            4      0.00%      0.35% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::23            6      0.00%      0.35% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::24         7180      0.06%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::25            4      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::26            6      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::27            4      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::28            0      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::29            4      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::30            6      0.00%      0.41% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::31         6810      0.06%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::32            2      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::33            2      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::34            8      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::35            2      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::36            0      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::38            8      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::39            2      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::40            0      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::41            4      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::42            6      0.00%      0.47% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::43         6984      0.06%      0.52% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::44            0      0.00%      0.52% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::45            4      0.00%      0.52% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::46            6      0.00%      0.52% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::47         7096      0.06%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::48            0      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::49            4      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::50            6      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::51            4      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::52            0      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::53            4      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::54            4      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::55            6      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::56            0      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::57            2      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::58            6      0.00%      0.58% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::59      8187918     66.93%     67.52% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::60         1981      0.02%     67.53% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::61         8279      0.07%     67.60% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::62         1401      0.01%     67.61% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::63         8484      0.07%     67.68% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::64         1604      0.01%     67.69% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::overflows      3952071     32.31%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::max_value           95                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::mean    57.700142                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::stdev     5.420642                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::0        21856      0.18%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::5            0      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::6            2      0.00%      0.18% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::7         6810      0.06%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::8            4      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::9            6      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::10            4      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::11            0      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::12            2      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::13            8      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::14            2      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::15            0      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::16            4      0.00%      0.23% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::17         7294      0.06%      0.29% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::18            8      0.00%      0.29% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::19            0      0.00%      0.29% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::20           36      0.00%      0.29% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::21            6      0.00%      0.29% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::22         7072      0.06%      0.35% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::23            0      0.00%      0.35% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::24            4      0.00%      0.35% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::25            6      0.00%      0.35% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::26         7188      0.06%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::27            2      0.00%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::28            2      0.00%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::29            8      0.00%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::30            2      0.00%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::31            0      0.00%      0.41% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::32         6840      0.06%      0.47% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::33            2      0.00%      0.47% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::34            2      0.00%      0.47% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::35            8      0.00%      0.47% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::36         6982      0.06%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::37            0      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::38            4      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::39            6      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::40            4      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::41            0      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::42            4      0.00%      0.52% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::43         7116      0.06%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::44            0      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::45            4      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::46            6      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::47            4      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::48            0      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::49            4      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::50            4      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::51            6      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::52            0      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::53            2      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::54            6      0.00%      0.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::55      8071045     65.98%     66.56% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::56         2542      0.02%     66.58% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::57         7597      0.06%     66.64% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::58         1681      0.01%     66.66% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::59         8402      0.07%     66.73% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::60         1299      0.01%     66.74% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::61         9036      0.07%     66.81% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::62         4314      0.04%     66.85% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::63      3671203     30.01%     96.86% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::64         2153      0.02%     96.87% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::overflows       382392      3.13%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::max_value           91                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::mean   119.291381                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::stdev     8.796551                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::0         6744      0.06%      0.06% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::1          218      0.00%      0.06% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::2         3223      0.03%      0.08% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::3         1134      0.01%      0.09% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::4          111      0.00%      0.09% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::5          242      0.00%      0.10% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::6         5232      0.04%      0.14% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::7          312      0.00%      0.14% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::8          198      0.00%      0.14% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::9          148      0.00%      0.14% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::10          239      0.00%      0.15% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::11         8624      0.07%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::12            5      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::13            6      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::14            5      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::15            0      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::16            5      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::17            6      0.00%      0.22% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::18         6952      0.06%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::19            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::20            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::21            8      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::22            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::23            0      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::24            4      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::25            8      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::26            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::27            0      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::28            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::29            8      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::30            2      0.00%      0.27% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::31         7148      0.06%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::32            2      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::33            2      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::34            8      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::35            2      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::36            0      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::37            4      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::38            8      0.00%      0.33% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::39         7374      0.06%      0.39% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::40            4      0.00%      0.39% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::41            0      0.00%      0.39% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::42            2      0.00%      0.39% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::43            6      0.00%      0.39% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::44         6888      0.06%      0.45% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::45            0      0.00%      0.45% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::46            4      0.00%      0.45% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::47            6      0.00%      0.45% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::48         6860      0.06%      0.50% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::49           10      0.00%      0.50% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::50            2      0.00%      0.50% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::51            0      0.00%      0.50% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::52            4      0.00%      0.51% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::53            6      0.00%      0.51% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::54         6938      0.06%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::55            0      0.00%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::56            4      0.00%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::57            6      0.00%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::58            4      0.00%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::59            0      0.00%      0.56% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::60        12826      0.10%      0.67% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::61         1194      0.01%      0.68% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::62           72      0.00%      0.68% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::63          318      0.00%      0.68% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::64         3996      0.03%      0.71% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::overflows     12145866     99.29%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::max_value          149                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::mean    48.589047                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::stdev     5.098630                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::0         8660      0.07%      0.07% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::1        13246      0.11%      0.18% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::2            6      0.00%      0.18% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::3            0      0.00%      0.18% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::4            2      0.00%      0.18% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::5            8      0.00%      0.18% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::6         6826      0.06%      0.24% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::7            4      0.00%      0.24% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::8            0      0.00%      0.24% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::9            4      0.00%      0.24% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::10            6      0.00%      0.24% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::11         7328      0.06%      0.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::12            2      0.00%      0.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::13            2      0.00%      0.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::14            8      0.00%      0.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::15         7072      0.06%      0.35% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::16            0      0.00%      0.35% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::17            4      0.00%      0.35% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::18            6      0.00%      0.35% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::19         7190      0.06%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::20            8      0.00%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::21            4      0.00%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::22            0      0.00%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::23            4      0.00%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::24            6      0.00%      0.41% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::25         6832      0.06%      0.47% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::26            0      0.00%      0.47% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::27            4      0.00%      0.47% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::28            8      0.00%      0.47% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::29            4      0.00%      0.47% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::30         6982      0.06%      0.53% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::31            4      0.00%      0.53% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::32            0      0.00%      0.53% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::33            4      0.00%      0.53% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::34            6      0.00%      0.53% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::35         7132      0.06%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::36            0      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::37            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::38            6      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::39            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::40            0      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::41            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::42            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::43            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::44            0      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::45            4      0.00%      0.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::46      8253444     67.47%     68.05% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::47         1949      0.02%     68.07% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::48         8171      0.07%     68.14% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::49         1527      0.01%     68.15% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::50         8641      0.07%     68.22% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::51          945      0.01%     68.23% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::52         9133      0.07%     68.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::53         4242      0.03%     68.34% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::54      3519280     28.77%     97.10% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::55         2055      0.02%     97.12% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::56         9888      0.08%     97.20% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::57         1903      0.02%     97.22% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::58         4340      0.04%     97.25% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::59         1027      0.01%     97.26% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::60         2806      0.02%     97.28% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::61          906      0.01%     97.29% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::62       318051      2.60%     99.89% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::63          384      0.00%     99.89% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::64         1929      0.02%     99.91% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::overflows        10985      0.09%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::max_value           78                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::mean    86.271872                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::stdev     6.890664                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::0         7898      0.06%      0.06% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::1        14068      0.12%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::2            0      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::3            4      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::4            6      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::5            4      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::6            0      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::7            4      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::8            6      0.00%      0.18% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::9         6806      0.06%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::10            2      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::11            2      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::12            8      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::13            2      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::14            0      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::15            4      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::16            8      0.00%      0.24% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::17         7316      0.06%      0.30% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::18            0      0.00%      0.30% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::19            4      0.00%      0.30% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::20            6      0.00%      0.30% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::21         7072      0.06%      0.35% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::22            2      0.00%      0.35% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::23            2      0.00%      0.35% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::24            8      0.00%      0.35% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::25         7194      0.06%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::26            2      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::27            2      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::28            8      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::29            2      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::30            0      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::31            4      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::32            8      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::33            2      0.00%      0.41% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::34         6820      0.06%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::35            4      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::36            6      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::38            0      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::39            4      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::40            4      0.00%      0.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::41         6978      0.06%      0.53% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::42            2      0.00%      0.53% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::43            2      0.00%      0.53% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::44            8      0.00%      0.53% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::45            2      0.00%      0.53% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::46         7144      0.06%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::47            6      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::48            0      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::49            2      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::50            6      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::51            4      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::52            0      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::53            4      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::54            6      0.00%      0.58% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::55         3672      0.03%      0.61% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::56          376      0.00%      0.62% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::57         4130      0.03%      0.65% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::58          250      0.00%      0.65% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::59           58      0.00%      0.65% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::60         3452      0.03%      0.68% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::61        15775      0.13%      0.81% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::62          408      0.00%      0.81% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::63          128      0.00%      0.82% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::64          982      0.01%      0.82% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::overflows     12132317     99.18%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::max_value          124                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::mean    60.417708                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::stdev     5.495644                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::0        22020      0.18%      0.18% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::1            2      0.00%      0.18% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::2            2      0.00%      0.18% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::3            8      0.00%      0.18% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::4         6820      0.06%      0.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::5            0      0.00%      0.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::6            4      0.00%      0.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::7            6      0.00%      0.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::8            4      0.00%      0.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::9         7318      0.06%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::10            0      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::11            4      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::12            8      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::13            4      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::14            0      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::15            2      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::16            8      0.00%      0.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::17         7058      0.06%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::18            0      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::19            4      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::20            6      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::21            4      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::22            0      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::23            4      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::24            4      0.00%      0.35% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::25         7192      0.06%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::26            2      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::27            8      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::28            2      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::29            0      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::30            4      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::31            8      0.00%      0.41% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::32         6822      0.06%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::33            0      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::34            4      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::35            6      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::36            4      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::37            0      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::38            2      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::39            8      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::40            2      0.00%      0.47% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::41         6968      0.06%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::42            2      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::43            8      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::44            2      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::45            0      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::46            4      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::47            8      0.00%      0.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::48         7142      0.06%      0.58% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::49            0      0.00%      0.58% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::50            4      0.00%      0.58% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::51         7570      0.06%      0.65% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::52            4      0.00%      0.65% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::53            0      0.00%      0.65% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::54        21342      0.17%      0.82% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::55         1573      0.01%      0.83% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::56         2016      0.02%      0.85% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::57         2086      0.02%      0.87% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::58      8343206     68.20%     69.07% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::59         1666      0.01%     69.08% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::60         8660      0.07%     69.15% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::61         1565      0.01%     69.17% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::62         8539      0.07%     69.24% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::63         1332      0.01%     69.25% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::64         9621      0.08%     69.33% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::overflows      3752336     30.67%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::max_value           94                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::mean    80.317862                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::stdev     6.572386                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::0        22068      0.18%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::5            0      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::6            4      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::7            4      0.00%      0.18% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::8         6808      0.06%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::9            4      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::10            6      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::11            4      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::12            0      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::13            4      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::14            4      0.00%      0.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::15         7336      0.06%      0.30% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::16            0      0.00%      0.30% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::17            4      0.00%      0.30% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::18            8      0.00%      0.30% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::19         7054      0.06%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::20            0      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::21            4      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::22            6      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::23            4      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::24            0      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::25            2      0.00%      0.35% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::26         7198      0.06%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::27            0      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::28            4      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::29            6      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::30            4      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::31            0      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::32            4      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::33            4      0.00%      0.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::34         6824      0.06%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::35            4      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::36            6      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::38            0      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::39            2      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::40            8      0.00%      0.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::41         7146      0.06%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::42            0      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::43            4      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::44            6      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::45            4      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::46            0      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::47            4      0.00%      0.53% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::48         6962      0.06%      0.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::49           10      0.00%      0.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::50            0      0.00%      0.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::51            4      0.00%      0.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::52            6      0.00%      0.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::53         3636      0.03%      0.61% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::54          322      0.00%      0.62% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::55         4130      0.03%      0.65% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::56          250      0.00%      0.65% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::57           56      0.00%      0.65% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::58        18398      0.15%      0.80% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::59          136      0.00%      0.81% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::60         1202      0.01%      0.81% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::61           26      0.00%      0.82% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::62           50      0.00%      0.82% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::63          930      0.01%      0.82% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::64           42      0.00%      0.82% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::overflows     12132278     99.18%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::max_value          112                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::mean    43.655818                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::stdev     4.971654                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::0        22122      0.18%      0.18% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::4         6820      0.06%      0.24% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::5            0      0.00%      0.24% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::6            4      0.00%      0.24% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::7            6      0.00%      0.24% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::8            4      0.00%      0.24% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::9         7338      0.06%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::10            0      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::11            4      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::12            6      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::13            4      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::14            0      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::15            4      0.00%      0.30% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::16         7052      0.06%      0.35% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::17            4      0.00%      0.35% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::18            0      0.00%      0.35% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::19            4      0.00%      0.35% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::20            6      0.00%      0.35% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::21         7202      0.06%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::22            0      0.00%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::23            4      0.00%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::24            6      0.00%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::25            4      0.00%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::26            0      0.00%      0.41% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::27         6832      0.06%      0.47% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::28            0      0.00%      0.47% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::29            4      0.00%      0.47% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::30            6      0.00%      0.47% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::31            4      0.00%      0.47% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::32         7154      0.06%      0.53% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::33            4      0.00%      0.53% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::34            0      0.00%      0.53% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::35            4      0.00%      0.53% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::36            6      0.00%      0.53% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::37         6970      0.06%      0.59% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::38            2      0.00%      0.59% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::39            2      0.00%      0.59% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::40            8      0.00%      0.59% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::41      8227329     67.26%     67.84% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::42         1848      0.02%     67.86% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::43         8339      0.07%     67.92% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::44         1672      0.01%     67.94% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::45         7647      0.06%     68.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::46         1856      0.02%     68.02% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::47         8712      0.07%     68.09% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::48         4017      0.03%     68.12% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::49      3520884     28.78%     96.90% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::50         1926      0.02%     96.92% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::51        10002      0.08%     97.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::52         2004      0.02%     97.01% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::53         4195      0.03%     97.05% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::54         1186      0.01%     97.06% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::55         2838      0.02%     97.08% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::56          943      0.01%     97.09% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::57       337637      2.76%     99.85% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::58          414      0.00%     99.85% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::59         2024      0.02%     99.87% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::60          414      0.00%     99.87% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::61          778      0.01%     99.88% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::62          230      0.00%     99.88% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::63          412      0.00%     99.88% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::64           63      0.00%     99.89% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::overflows        14038      0.11%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::max_value           79                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::mean    54.455687                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::stdev     5.329265                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::0        22108      0.18%      0.18% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::1           60      0.00%      0.18% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::4         6820      0.06%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::5            4      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::6            6      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::7            4      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::8            0      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::9            2      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::10            8      0.00%      0.24% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::11         7332      0.06%      0.30% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::12           10      0.00%      0.30% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::13            0      0.00%      0.30% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::14            4      0.00%      0.30% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::15            6      0.00%      0.30% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::16         7048      0.06%      0.35% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::17            0      0.00%      0.35% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::18            4      0.00%      0.35% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::19            6      0.00%      0.36% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::20         7206      0.06%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::21            8      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::22            4      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::23            0      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::24            4      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::25            4      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::26            4      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::27            0      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::28            4      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::29            6      0.00%      0.41% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::30         6810      0.06%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::31            4      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::32            8      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::33            2      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::34            2      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::35            2      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::36            8      0.00%      0.47% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::37         7144      0.06%      0.53% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::38            2      0.00%      0.53% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::39            2      0.00%      0.53% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::40            8      0.00%      0.53% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::41         6972      0.06%      0.59% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::42            0      0.00%      0.59% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::43            4      0.00%      0.59% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::44            8      0.00%      0.59% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::45        25756      0.21%      0.80% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::46         2464      0.02%      0.82% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::47         1414      0.01%      0.83% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::48         1034      0.01%      0.84% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::49         1184      0.01%      0.85% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::50          978      0.01%      0.85% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::51         1314      0.01%      0.86% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::52      8359491     68.34%     69.20% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::53         1604      0.01%     69.21% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::54         8355      0.07%     69.28% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::55         1245      0.01%     69.29% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::56         8279      0.07%     69.36% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::57         1897      0.02%     69.38% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::58         9150      0.07%     69.45% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::59         3680      0.03%     69.48% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::60      3378411     27.62%     97.10% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::61         1899      0.02%     97.11% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::62         9971      0.08%     97.19% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::63         1980      0.02%     97.21% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::64         4371      0.04%     97.25% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::overflows       336883      2.75%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::max_value           90                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::mean    63.415700                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::stdev     5.600946                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::0        19675      0.16%      0.16% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::1         2496      0.02%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::2           42      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::3            4      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::4            9      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::5            2      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::6            0      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::7            4      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::8            8      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::9            2      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::10            0      0.00%      0.18% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::11         6810      0.06%      0.24% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::12            0      0.00%      0.24% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::13            4      0.00%      0.24% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::14            6      0.00%      0.24% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::15         7350      0.06%      0.30% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::16            0      0.00%      0.30% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::17            4      0.00%      0.30% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::18            8      0.00%      0.30% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::19         7044      0.06%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::20            2      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::21            2      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::22            8      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::23            2      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::24            0      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::25            4      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::26            8      0.00%      0.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::27         7204      0.06%      0.41% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::28            2      0.00%      0.41% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::29            2      0.00%      0.41% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::30            8      0.00%      0.41% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::31         6834      0.06%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::32            0      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::33            4      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::34            6      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::35            4      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::36            0      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::37            2      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::38            8      0.00%      0.47% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::39         7132      0.06%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::40            0      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::41            4      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::42            8      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::43            4      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::44            0      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::45            2      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::46            6      0.00%      0.53% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::47         6958      0.06%      0.59% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::48            0      0.00%      0.59% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::49            4      0.00%      0.59% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::50            6      0.00%      0.59% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::51         3764      0.03%      0.62% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::52            0      0.00%      0.62% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::53           68      0.00%      0.62% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::54            0      0.00%      0.62% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::55         4240      0.03%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::56            0      0.00%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::57          170      0.00%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::58            2      0.00%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::59           18      0.00%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::60            0      0.00%      0.65% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::61      8408968     68.74%     69.39% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::62         2078      0.02%     69.41% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::63         8284      0.07%     69.48% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::64         1256      0.01%     69.49% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::overflows      3732468     30.51%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::max_value           98                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::mean    54.460970                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::stdev     5.312133                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::0        19680      0.16%      0.16% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::1         2590      0.02%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::2            8      0.00%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::3            4      0.00%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::4            0      0.00%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::5            4      0.00%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::6            6      0.00%      0.18% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::7         6806      0.06%      0.24% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::8            0      0.00%      0.24% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::9            4      0.00%      0.24% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::10            6      0.00%      0.24% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::11         7350      0.06%      0.30% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::12            0      0.00%      0.30% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::13            4      0.00%      0.30% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::14            6      0.00%      0.30% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::15         7054      0.06%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::16            2      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::17            2      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::18            8      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::19            2      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::20            0      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::21            4      0.00%      0.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::22         7206      0.06%      0.41% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::23            0      0.00%      0.41% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::24            4      0.00%      0.41% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::25            6      0.00%      0.41% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::26         6842      0.06%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::27            0      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::28            4      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::29            6      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::30            4      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::31            0      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::32            4      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::33            6      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::34            4      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::35            0      0.00%      0.47% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::36         7136      0.06%      0.53% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::37            0      0.00%      0.53% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::38            4      0.00%      0.53% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::39            6      0.00%      0.53% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::40         6956      0.06%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::41            0      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::42            4      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::43            8      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::44            4      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::45            0      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::46            4      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::47            6      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::48            2      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::49            2      0.00%      0.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::50        21134      0.17%      0.76% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::51          472      0.00%      0.76% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::52      8385252     68.55%     69.31% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::53         1649      0.01%     69.32% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::54         8015      0.07%     69.39% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::55         2010      0.02%     69.40% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::56         8693      0.07%     69.48% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::57          989      0.01%     69.48% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::58         8869      0.07%     69.56% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::59         4049      0.03%     69.59% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::60      3365884     27.51%     97.10% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::61         2043      0.02%     97.12% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::62         9851      0.08%     97.20% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::63         2066      0.02%     97.22% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::64         4385      0.04%     97.25% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::overflows       335889      2.75%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::max_value           88                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::mean   106.107799                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::stdev     8.744275                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::0        22322      0.18%      0.18% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::1            2      0.00%      0.18% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::2            2      0.00%      0.18% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::3            8      0.00%      0.18% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::4         6810      0.06%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::5            2      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::6            2      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::7            8      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::8            2      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::9            0      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::10            4      0.00%      0.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::11         7342      0.06%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::12            2      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::13            2      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::14            8      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::15            4      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::16            0      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::17           20      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::18            6      0.00%      0.30% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::19         7028      0.06%      0.36% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::20            4      0.00%      0.36% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::21            2      0.00%      0.36% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::22            4      0.00%      0.36% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::24         7204      0.06%      0.42% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::25            0      0.00%      0.42% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::26            4      0.00%      0.42% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::27            6      0.00%      0.42% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::28         6852      0.06%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::29           10      0.00%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::30            2      0.00%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::31            0      0.00%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::32            4      0.00%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::33            6      0.00%      0.47% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::34         7132      0.06%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::35            0      0.00%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::36            4      0.00%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::37            6      0.00%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::38            4      0.00%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::39            0      0.00%      0.53% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::40         6970      0.06%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::41            8      0.00%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::42            4      0.00%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::43            0      0.00%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::44            4      0.00%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::45            4      0.00%      0.59% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::46         4108      0.03%      0.62% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::47          356      0.00%      0.62% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::48        20362      0.17%      0.79% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::49          498      0.00%      0.79% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::50            6      0.00%      0.79% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::51         1466      0.01%      0.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::52          390      0.00%      0.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::53           42      0.00%      0.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::54           42      0.00%      0.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::55          260      0.00%      0.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::56          364      0.00%      0.82% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::57          126      0.00%      0.82% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::58            8      0.00%      0.82% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::59          990      0.01%      0.82% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::60          180      0.00%      0.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::61            4      0.00%      0.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::62            0      0.00%      0.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::63           60      0.00%      0.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::64           90      0.00%      0.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::overflows     12131844     99.17%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::max_value          139                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::mean    57.576840                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::stdev     5.480290                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::0        22370      0.18%      0.18% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::4         6816      0.06%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::5            4      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::6            0      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::7            6      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::8            6      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::9            2      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::10            2      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::11            2      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::12            6      0.00%      0.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::13         7356      0.06%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::14            2      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::15            2      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::16            8      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::17            4      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::18            0      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::19            8      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::20            8      0.00%      0.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::21         7012      0.06%      0.36% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::25         7204      0.06%      0.42% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::26            0      0.00%      0.42% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::27            4      0.00%      0.42% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::28            6      0.00%      0.42% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::29            4      0.00%      0.42% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::30         6854      0.06%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::31            0      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::32            4      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::33            6      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::34            4      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::35            0      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::36            4      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::37            6      0.00%      0.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::38         7126      0.06%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::39            8      0.00%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::40            4      0.00%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::41            0      0.00%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::42            4      0.00%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::43            4      0.00%      0.53% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::44         6968      0.06%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::45            0      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::46            4      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::47            6      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::48            4      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::49            0      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::50            4      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::51            6      0.00%      0.59% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::52         3848      0.03%      0.62% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::53          266      0.00%      0.62% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::54          294      0.00%      0.62% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::55      8271525     67.62%     68.24% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::56         1616      0.01%     68.25% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::57         7977      0.07%     68.32% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::58         1777      0.01%     68.33% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::59         8324      0.07%     68.40% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::60         1663      0.01%     68.41% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::61         8793      0.07%     68.49% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::62         3720      0.03%     68.52% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::63      3443295     28.15%     96.66% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::64         1981      0.02%     96.68% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::overflows       406061      3.32%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::max_value           90                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::mean    98.620779                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::stdev     7.149138                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::0         6748      0.06%      0.06% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::1            6      0.00%      0.06% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::2            2      0.00%      0.06% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::3            0      0.00%      0.06% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::4         3713      0.03%      0.09% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::5            0      0.00%      0.09% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::6         6421      0.05%      0.14% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::7          310      0.00%      0.14% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::8          203      0.00%      0.14% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::9          146      0.00%      0.14% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::10          205      0.00%      0.15% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::11         8676      0.07%      0.22% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::12           51      0.00%      0.22% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::13            3      0.00%      0.22% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::14            9      0.00%      0.22% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::15         6975      0.06%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::16            4      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::17            6      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::18            4      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::19            0      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::20            2      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::21            8      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::22            4      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::23            0      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::24            2      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::25            8      0.00%      0.27% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::26         7142      0.06%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::27            0      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::28            4      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::29            6      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::30            4      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::31            0      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::32            4      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::33            4      0.00%      0.33% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::34         7370      0.06%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::35            0      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::36            4      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::37            6      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::38            4      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::39            0      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::40            2      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::41            8      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::42            2      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::43            0      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::44            4      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::45            6      0.00%      0.39% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::46         6862      0.06%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::47            2      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::48            2      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::49            8      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::50            2      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::51            0      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::52            4      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::53            8      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::54            2      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::55            0      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::56            2      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::57            8      0.00%      0.45% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::58         6838      0.06%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::59            0      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::60            4      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::61            6      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::62            4      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::63            0      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::64            4      0.00%      0.51% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::overflows     12171176     99.49%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::max_value          128                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::mean    49.155453                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::stdev     4.935907                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::0        22416      0.18%      0.18% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::2            4      0.00%      0.18% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::3            6      0.00%      0.18% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::4         6826      0.06%      0.24% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::5            2      0.00%      0.24% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::6            2      0.00%      0.24% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::7            8      0.00%      0.24% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::8            2      0.00%      0.24% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::9         7382      0.06%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::10            0      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::11            4      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::12            6      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::13            4      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::14            0      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::15            4      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::16            6      0.00%      0.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::17         6998      0.06%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::18            0      0.00%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::19            4      0.00%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::20            6      0.00%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::21            4      0.00%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::23         7200      0.06%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::24            4      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::25            6      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::26            4      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::27            0      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::28            4      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::29            6      0.00%      0.42% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::30         6852      0.06%      0.47% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::31            2      0.00%      0.47% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::32            2      0.00%      0.47% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::33            8      0.00%      0.47% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::34         7136      0.06%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::35            0      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::36            4      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::37            6      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::38            4      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::39            0      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::40            2      0.00%      0.53% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::41         6974      0.06%      0.59% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::42            2      0.00%      0.59% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::43            2      0.00%      0.59% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::44            8      0.00%      0.59% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::45            2      0.00%      0.59% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::46         7054      0.06%      0.65% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::47      8855938     72.39%     73.04% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::48         2060      0.02%     73.06% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::49         9005      0.07%     73.13% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::50         1577      0.01%     73.14% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::51         8005      0.07%     73.21% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::52         1242      0.01%     73.22% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::53         9816      0.08%     73.30% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::54         3754      0.03%     73.33% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::55      2961841     24.21%     97.54% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::56         1975      0.02%     97.56% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::57        10044      0.08%     97.64% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::58         2065      0.02%     97.66% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::59         4008      0.03%     97.69% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::60         1183      0.01%     97.70% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::61         2738      0.02%     97.72% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::62          704      0.01%     97.73% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::63       264177      2.16%     99.89% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::64          329      0.00%     99.89% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::overflows        13581      0.11%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::max_value           79                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::mean    68.372548                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::stdev     5.444947                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::0         7692      0.06%      0.06% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::1        14770      0.12%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::2            0      0.00%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::3            4      0.00%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::4            6      0.00%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::5            4      0.00%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::6            0      0.00%      0.18% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::7         7004      0.06%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::8            2      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::9            8      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::10            2      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::11            0      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::12            4      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::13            8      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::14            2      0.00%      0.24% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::15         7196      0.06%      0.30% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::16            2      0.00%      0.30% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::17            2      0.00%      0.30% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::18            8      0.00%      0.30% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::19         7014      0.06%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::20           10      0.00%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::21            2      0.00%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::25         7188      0.06%      0.42% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::26            0      0.00%      0.42% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::27            4      0.00%      0.42% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::28            6      0.00%      0.42% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::29         6860      0.06%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::30            0      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::31            4      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::32            6      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::33            4      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::34            0      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::35            4      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::36            4      0.00%      0.47% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::37         7130      0.06%      0.53% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::38            4      0.00%      0.53% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::39            0      0.00%      0.53% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::40            2      0.00%      0.53% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::41            8      0.00%      0.53% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::42         6972      0.06%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::43            2      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::44            8      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::45            2      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::46            0      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::47            4      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::48            8      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::49            2      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::50            0      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::51            2      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::52            6      0.00%      0.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::53         6889      0.06%      0.64% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::54           93      0.00%      0.65% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::55        22606      0.18%      0.83% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::56          243      0.00%      0.83% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::57           42      0.00%      0.83% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::58         1908      0.02%      0.85% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::59          186      0.00%      0.85% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::60           39      0.00%      0.85% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::61         2107      0.02%      0.87% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::62          185      0.00%      0.87% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::63           39      0.00%      0.87% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::64          654      0.01%      0.87% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::overflows     12126037     99.13%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::max_value           97                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::mean    83.548437                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::stdev     5.960462                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::0        17036      0.14%      0.14% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::1         5474      0.04%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::2           10      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::3            2      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::4            0      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::5            4      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::6            6      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::7            2      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::8            0      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::9            4      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::10            8      0.00%      0.18% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::11         6986      0.06%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::12            4      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::13            6      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::14            4      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::15            0      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::16            4      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::17            6      0.00%      0.24% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::18         7194      0.06%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::19            0      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::20            4      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::21            6      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::22            4      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::23            0      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::24            4      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::25            4      0.00%      0.30% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::26         7008      0.06%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::27            0      0.00%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::28            4      0.00%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::29            6      0.00%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::30            4      0.00%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::31            0      0.00%      0.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::32         7190      0.06%      0.42% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::33            2      0.00%      0.42% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::34            2      0.00%      0.42% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::35            8      0.00%      0.42% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::36            2      0.00%      0.42% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::37         6864      0.06%      0.47% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::38            0      0.00%      0.47% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::39            4      0.00%      0.47% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::40            6      0.00%      0.47% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::41         7136      0.06%      0.53% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::42            0      0.00%      0.53% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::43            4      0.00%      0.53% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::44            6      0.00%      0.53% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::45         6996      0.06%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::46            2      0.00%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::47            2      0.00%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::48            6      0.00%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::49            4      0.00%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::50            0      0.00%      0.59% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::51        29126      0.24%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::52          512      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::53           81      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::54            0      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::55            1      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::56            0      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::57            1      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::58          158      0.00%      0.83% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::59         1983      0.02%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::60            2      0.00%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::61           45      0.00%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::62            0      0.00%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::63            1      0.00%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::64            2      0.00%      0.85% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::overflows     12129068     99.15%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::max_value          113                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::mean   118.686239                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::stdev     8.828577                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::0        22572      0.18%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::1            0      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::2            6      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::3            4      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::4            4      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::5            0      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::6            4      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::7            4      0.00%      0.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::8         6992      0.06%      0.24% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::9            2      0.00%      0.24% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::10            2      0.00%      0.24% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::11            8      0.00%      0.24% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::12         7206      0.06%      0.30% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::13            0      0.00%      0.30% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::14            4      0.00%      0.30% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::15            6      0.00%      0.30% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::16         7014      0.06%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::17           10      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::18            2      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::19            0      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::20            4      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::21            6      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::22            2      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::23            0      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::24            4      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::25            8      0.00%      0.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::26         7168      0.06%      0.42% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::27            2      0.00%      0.42% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::28            8      0.00%      0.42% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::29            2      0.00%      0.42% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::30            0      0.00%      0.42% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::31         6864      0.06%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::32            0      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::33            4      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::34            6      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::35            4      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::36            0      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::38            6      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::39            2      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::40            2      0.00%      0.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::41         7118      0.06%      0.53% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::42            0      0.00%      0.53% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::43            4      0.00%      0.53% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::44            6      0.00%      0.53% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::45         6998      0.06%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::46            8      0.00%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::47            4      0.00%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::48            0      0.00%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::49            4      0.00%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::50            4      0.00%      0.59% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::51        28780      0.24%      0.82% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::52          584      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::53            0      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::54            0      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::55           14      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::56            0      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::57          119      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::58          277      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::59            1      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::60           19      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::61           20      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::62           14      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::63            0      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::64            0      0.00%      0.83% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::overflows     12131098     99.17%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::max_value          151                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::mean    98.323416                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::stdev     6.836749                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::0         7084      0.06%      0.06% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::1         6056      0.05%      0.11% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::2         4994      0.04%      0.15% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::3         4437      0.04%      0.18% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::4            0      0.00%      0.18% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::5            5      0.00%      0.18% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::6            6      0.00%      0.18% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::7         7001      0.06%      0.24% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::8            2      0.00%      0.24% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::9           51      0.00%      0.24% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::10            6      0.00%      0.24% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::11         7207      0.06%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::12            0      0.00%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::13            5      0.00%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::14            6      0.00%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::15            4      0.00%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::16            0      0.00%      0.30% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::17         7026      0.06%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::18            0      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::19            6      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::20            4      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::21            4      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::24            4      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::25            6      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::26            0      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::27            2      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::28            6      0.00%      0.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::29         7164      0.06%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::30            8      0.00%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::31            4      0.00%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::32            0      0.00%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::33            2      0.00%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::34            6      0.00%      0.42% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::35         6854      0.06%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::36            8      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::38            0      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::39            4      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::40            4      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::41            4      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::42            0      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::43            4      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::44            6      0.00%      0.47% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::45         7102      0.06%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::46            2      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::47            2      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::48            8      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::49            2      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::50            0      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::51            4      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::52            8      0.00%      0.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::53         6988      0.06%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::54            0      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::55            4      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::56            6      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::57            4      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::58            0      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::59            2      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::60            8      0.00%      0.59% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::61         9104      0.07%      0.66% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::62         1374      0.01%      0.68% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::63           84      0.00%      0.68% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::64           98      0.00%      0.68% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::overflows     12150210     99.32%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::max_value          122                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::mean    87.154677                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::stdev     6.328521                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::0        12378      0.10%      0.10% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::1           92      0.00%      0.10% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::2          173      0.00%      0.10% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::3          930      0.01%      0.11% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::4           39      0.00%      0.11% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::5         3929      0.03%      0.14% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::6          280      0.00%      0.15% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::7         4847      0.04%      0.19% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::8            0      0.00%      0.19% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::9            6      0.00%      0.19% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::10            6      0.00%      0.19% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::11         7000      0.06%      0.24% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::12            0      0.00%      0.24% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::13            4      0.00%      0.24% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::14            6      0.00%      0.24% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::15         7208      0.06%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::16           10      0.00%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::17            2      0.00%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::18            0      0.00%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::19            4      0.00%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::20            6      0.00%      0.30% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::21         7034      0.06%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::25            4      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::26            0      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::27            4      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::28            4      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::29            4      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::30            0      0.00%      0.36% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::31         7162      0.06%      0.42% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::32            0      0.00%      0.42% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::33            4      0.00%      0.42% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::34            6      0.00%      0.42% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::35         6884      0.06%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::36            0      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::37            4      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::38            6      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::39            4      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::40            0      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::41            2      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::42            8      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::43            2      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::44            0      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::45            4      0.00%      0.47% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::46         7090      0.06%      0.53% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::47            0      0.00%      0.53% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::48            4      0.00%      0.53% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::49            6      0.00%      0.53% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::50         7012      0.06%      0.59% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::51            0      0.00%      0.59% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::52            4      0.00%      0.59% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::53            8      0.00%      0.59% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::54         2572      0.02%      0.61% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::55         6063      0.05%      0.66% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::56         1775      0.01%      0.68% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::57          126      0.00%      0.68% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::58          141      0.00%      0.68% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::59          322      0.00%      0.68% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::60         3925      0.03%      0.71% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::61           78      0.00%      0.71% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::62          464      0.00%      0.72% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::63         3746      0.03%      0.75% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::64          108      0.00%      0.75% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::overflows     12141498     99.25%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::max_value          114                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::mean   133.633277                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::stdev     9.287692                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::0        12721      0.10%      0.10% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::1          977      0.01%      0.11% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::2         1252      0.01%      0.12% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::3           57      0.00%      0.12% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::4          387      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::5           39      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::6           82      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::7            1      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::8          122      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::9           23      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::10           74      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::11            1      0.00%      0.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::12         1805      0.01%      0.14% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::13          276      0.00%      0.15% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::14         4901      0.04%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::15            2      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::16            2      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::17            8      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::18            2      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::19            0      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::20            4      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::21            8      0.00%      0.19% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::22         6982      0.06%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::23            0      0.00%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::24            4      0.00%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::25            6      0.00%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::26            4      0.00%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::27            0      0.00%      0.24% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::28         7210      0.06%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::29            0      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::30            4      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::31            6      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::32            4      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::33            0      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::34            4      0.00%      0.30% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::35         7042      0.06%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::36            8      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::37            4      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::38            0      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::39            2      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::40            6      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::41            4      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::42            0      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::43            4      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::44            6      0.00%      0.36% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::45         7144      0.06%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::46            0      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::47            4      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::48            6      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::49            4      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::50            0      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::51            2      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::52            8      0.00%      0.42% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::53         6884      0.06%      0.47% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::54            4      0.00%      0.47% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::55            0      0.00%      0.47% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::56            4      0.00%      0.47% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::57            6      0.00%      0.48% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::58            4      0.00%      0.48% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::59            0      0.00%      0.48% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::60         7088      0.06%      0.53% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::61            0      0.00%      0.53% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::62            4      0.00%      0.53% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::63            6      0.00%      0.53% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::64            4      0.00%      0.53% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::overflows     12167792     99.47%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::max_value          162                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::mean   163.259496                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::stdev    11.499723                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::0         8708      0.07%      0.07% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::1         4967      0.04%      0.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::2           84      0.00%      0.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::3            5      0.00%      0.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::4           42      0.00%      0.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::5          253      0.00%      0.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::6         1776      0.01%      0.13% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::7           73      0.00%      0.13% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::8          782      0.01%      0.14% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::9           77      0.00%      0.14% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::10           17      0.00%      0.14% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::11           79      0.00%      0.14% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::12         3061      0.03%      0.16% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::13         2860      0.02%      0.19% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::14            0      0.00%      0.19% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::15            4      0.00%      0.19% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::16            6      0.00%      0.19% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::17         6980      0.06%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::18           10      0.00%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::19            2      0.00%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::20            0      0.00%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::21            4      0.00%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::22            6      0.00%      0.24% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::23         5908      0.05%      0.29% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::24          182      0.00%      0.29% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::25          130      0.00%      0.29% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::26          510      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::27          476      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::28            4      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::29            0      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::30            4      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::31            6      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::32           44      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::33          130      0.00%      0.30% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::34         4038      0.03%      0.34% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::35           92      0.00%      0.34% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::36         2750      0.02%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::37            2      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::38            2      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::39            8      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::40            4      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::41            0      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::42            2      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::43            6      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::44            4      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::45            0      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::46            4      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::47            6      0.00%      0.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::48         7134      0.06%      0.42% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::49            0      0.00%      0.42% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::50            4      0.00%      0.42% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::51            6      0.00%      0.42% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::52         1778      0.01%      0.43% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::53          118      0.00%      0.43% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::54         3410      0.03%      0.46% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::55           66      0.00%      0.46% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::56         1522      0.01%      0.48% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::57           10      0.00%      0.48% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::58            2      0.00%      0.48% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::59            0      0.00%      0.48% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::60            4      0.00%      0.48% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::61         2164      0.02%      0.49% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::62           82      0.00%      0.49% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::63         4848      0.04%      0.53% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::64            0      0.00%      0.53% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::overflows     12167752     99.47%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::max_value          193                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::mean   104.530484                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::stdev     8.195180                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::0        13877      0.11%      0.11% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::1         8848      0.07%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::2            1      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::3            4      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::4            9      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::5            4      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::6            1      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::7            5      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::8          103      0.00%      0.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::9         6973      0.06%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::10            3      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::11            2      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::12            8      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::13            2      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::14            0      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::15            4      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::16            8      0.00%      0.24% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::17         7198      0.06%      0.30% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::18            2      0.00%      0.30% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::19           38      0.00%      0.30% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::20            6      0.00%      0.30% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::21         7040      0.06%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::23            2      0.00%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::24            8      0.00%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::25            2      0.00%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::26            0      0.00%      0.36% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::27         7140      0.06%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::28            0      0.00%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::29            4      0.00%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::30            6      0.00%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::31            4      0.00%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::32            0      0.00%      0.42% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::33         6894      0.06%      0.48% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::34            8      0.00%      0.48% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::35            2      0.00%      0.48% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::36            2      0.00%      0.48% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::37            8      0.00%      0.48% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::38         7086      0.06%      0.53% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::39            2      0.00%      0.53% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::40            2      0.00%      0.53% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::41            8      0.00%      0.53% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::42         7018      0.06%      0.59% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::43            2      0.00%      0.59% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::44            2      0.00%      0.59% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::45            8      0.00%      0.59% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::46         4096      0.03%      0.62% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::47          140      0.00%      0.63% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::48            0      0.00%      0.63% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::49         1006      0.01%      0.63% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::50           28      0.00%      0.63% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::51          379      0.00%      0.64% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::52         6354      0.05%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::53          391      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::54           73      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::55            4      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::56            3      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::57           31      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::58            0      0.00%      0.69% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::59          226      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::60            0      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::61           41      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::62            2      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::63          383      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::64           43      0.00%      0.70% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::overflows     12147464     99.30%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::max_value          132                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::mean   131.360686                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::stdev    10.065621                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::0         6738      0.06%      0.06% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::1          808      0.01%      0.06% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::2          392      0.00%      0.06% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::3         5745      0.05%      0.11% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::4           10      0.00%      0.11% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::5         9011      0.07%      0.19% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::6            2      0.00%      0.19% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::7            3      0.00%      0.19% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::8            8      0.00%      0.19% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::9         6987      0.06%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::10            1      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::11          179      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::12            7      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::13            5      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::14            0      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::15            4      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::16            4      0.00%      0.24% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::17         7236      0.06%      0.30% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::18            2      0.00%      0.30% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::19            2      0.00%      0.30% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::20            8      0.00%      0.30% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::21            4      0.00%      0.30% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::22         7026      0.06%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::23            8      0.00%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::24            4      0.00%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::25            0      0.00%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::26            4      0.00%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::27            6      0.00%      0.36% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::28         7132      0.06%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::29           10      0.00%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::30            2      0.00%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::31            0      0.00%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::32            4      0.00%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::33            6      0.00%      0.42% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::34         6894      0.06%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::35            0      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::36            4      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::37            6      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::38            4      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::39            0      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::40            2      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::41            8      0.00%      0.48% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::42         7084      0.06%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::43            0      0.00%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::44            4      0.00%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::45            6      0.00%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::46            4      0.00%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::47            0      0.00%      0.53% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::48         7006      0.06%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::49            0      0.00%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::50            4      0.00%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::51            6      0.00%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::52            4      0.00%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::53            2      0.00%      0.59% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::54         5218      0.04%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::55            4      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::56            0      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::57            0      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::58            0      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::59            0      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::60            0      0.00%      0.63% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::61          150      0.00%      0.64% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::62            4      0.00%      0.64% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::63            0      0.00%      0.64% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::64            0      0.00%      0.64% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::overflows     12155236     99.36%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::max_value          161                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::mean   102.555409                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::stdev     8.210197                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::0         6754      0.06%      0.06% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::1         3755      0.03%      0.09% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::2         6384      0.05%      0.14% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::3          311      0.00%      0.14% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::4          198      0.00%      0.14% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::5          147      0.00%      0.14% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::6          206      0.00%      0.15% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::7         8725      0.07%      0.22% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::8            0      0.00%      0.22% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::9           51      0.00%      0.22% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::10            7      0.00%      0.22% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::11         6993      0.06%      0.27% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::12            1      0.00%      0.27% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::13            4      0.00%      0.27% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::14            6      0.00%      0.27% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::15         7160      0.06%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::16            0      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::17            4      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::18            6      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::19            4      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::20            0      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::21            2      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::22            8      0.00%      0.33% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::23         7378      0.06%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::24            0      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::25            4      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::26            6      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::27            4      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::28            0      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::29            2      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::30            6      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::31            6      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::32            0      0.00%      0.39% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::33         6870      0.06%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::34            0      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::35            4      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::36            6      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::37            4      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::38            0      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::39            4      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::40            6      0.00%      0.45% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::41         6852      0.06%      0.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::42            0      0.00%      0.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::43            4      0.00%      0.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::44            8      0.00%      0.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::45            2      0.00%      0.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::46         6930      0.06%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::47            0      0.00%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::48            4      0.00%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::49            6      0.00%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::50            4      0.00%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::51            0      0.00%      0.56% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::52        30562      0.25%      0.81% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::53          241      0.00%      0.81% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::54         1178      0.01%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::55            1      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::56           28      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::57           42      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::58            9      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::59            0      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::60            2      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::61            1      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::62           11      0.00%      0.82% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::63           75      0.00%      0.83% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::64           88      0.00%      0.83% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::overflows     12131934     99.17%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::max_value          132                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::mean   160.274134                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::stdev    12.013277                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::0         7936      0.06%      0.06% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::1         5715      0.05%      0.11% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::2           39      0.00%      0.11% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::3         8908      0.07%      0.18% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::4            1      0.00%      0.18% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::5          172      0.00%      0.19% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::6            6      0.00%      0.19% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::7            6      0.00%      0.19% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::8            0      0.00%      0.19% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::9         7152      0.06%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::10            0      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::11            5      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::12            6      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::13            4      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::14            0      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::15            2      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::16            8      0.00%      0.24% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::17         7228      0.06%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::18           16      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::19            6      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::20            4      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::21            0      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::22            4      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::23            4      0.00%      0.30% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::24         7012      0.06%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::25            2      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::26            2      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::27            8      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::28            2      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::29            0      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::30            4      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::31            8      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::32            2      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::33            0      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::34            2      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::35            8      0.00%      0.36% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::36         7116      0.06%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::37            0      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::38            4      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::39            6      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::40            4      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::41            0      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::42            4      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::43            6      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::44            4      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::45            0      0.00%      0.42% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::46         6890      0.06%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::47            0      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::48            4      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::49            6      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::50            4      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::51            0      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::52            4      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::53            6      0.00%      0.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::54         7078      0.06%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::55            8      0.00%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::56            4      0.00%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::57            0      0.00%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::58            2      0.00%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::59            6      0.00%      0.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::60         7006      0.06%      0.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::61            8      0.00%      0.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::62            4      0.00%      0.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::63            0      0.00%      0.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::64            4      0.00%      0.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::overflows     12160558     99.41%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::max_value          190                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::mean   124.546137                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::stdev     9.711769                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::0        13614      0.11%      0.11% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::1         9196      0.08%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::2           50      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::3            4      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::4            3      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::5            2      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::6            8      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::7            4      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::8          122      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::9            2      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::10            9      0.00%      0.19% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::11         6976      0.06%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::12            0      0.00%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::14            6      0.00%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::15            4      0.00%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::16            0      0.00%      0.25% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::17         7250      0.06%      0.30% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::18            0      0.00%      0.30% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::19            4      0.00%      0.30% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::20            6      0.00%      0.30% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::21         7034      0.06%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::25            4      0.00%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::26            0      0.00%      0.36% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::27         7132      0.06%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::28           10      0.00%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::29            2      0.00%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::30            0      0.00%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::31            4      0.00%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::32            6      0.00%      0.42% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::33         6894      0.06%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::34            2      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::35            2      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::36            8      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::37            2      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::38            0      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::39            4      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::40            8      0.00%      0.48% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::41         7074      0.06%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::42            0      0.00%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::43            4      0.00%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::44            6      0.00%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::45            4      0.00%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::46            0      0.00%      0.54% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::47         7012      0.06%      0.59% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::48            0      0.00%      0.59% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::49            4      0.00%      0.59% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::50            6      0.00%      0.59% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::51            4      0.00%      0.59% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::52         5918      0.05%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::53            2      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::54            0      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::55           44      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::56            2      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::57            0      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::58           66      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::59            2      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::60            0      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::61            4      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::62            0      0.00%      0.64% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::63         6478      0.05%      0.69% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::64           42      0.00%      0.70% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::overflows     12147950     99.30%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::max_value          154                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::mean    91.844264                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::stdev     7.530405                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::0        13903      0.11%      0.11% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::1         9046      0.07%      0.19% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::2            1      0.00%      0.19% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::3            6      0.00%      0.19% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::4            7      0.00%      0.19% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::5         6988      0.06%      0.24% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::6           12      0.00%      0.24% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::7            2      0.00%      0.24% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::8           84      0.00%      0.25% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::9            4      0.00%      0.25% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::10            7      0.00%      0.25% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::11         7240      0.06%      0.30% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::12            0      0.00%      0.30% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::13            4      0.00%      0.30% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::14            6      0.00%      0.30% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::15            4      0.00%      0.31% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::16            0      0.00%      0.31% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::17            2      0.00%      0.31% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::18            8      0.00%      0.31% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::19         7022      0.06%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::20           10      0.00%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::21            2      0.00%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::25         7128      0.06%      0.42% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::26            0      0.00%      0.42% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::27            4      0.00%      0.42% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::28            6      0.00%      0.42% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::29         6910      0.06%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::30            0      0.00%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::31            4      0.00%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::32            6      0.00%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::33            4      0.00%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::34            0      0.00%      0.48% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::35         7078      0.06%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::36            8      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::37            4      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::38            0      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::39            2      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::40            6      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::41            4      0.00%      0.54% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::42         7000      0.06%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::43            4      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::44            6      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::45            4      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::46            0      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::47            4      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::48            6      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::49            2      0.00%      0.59% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::50         6018      0.05%      0.64% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::51            2      0.00%      0.64% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::52            0      0.00%      0.64% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::53            0      0.00%      0.64% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::54         4426      0.04%      0.68% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::55         1552      0.01%      0.69% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::56          128      0.00%      0.69% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::57          436      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::58           12      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::59          237      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::60          718      0.01%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::61           13      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::62            1      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::63            0      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::64            3      0.00%      0.70% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::overflows     12146904     99.30%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::max_value          121                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::mean   143.483617                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::stdev    11.102896                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::0        13853      0.11%      0.11% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::1         9218      0.08%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::2            3      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::3            2      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::4           11      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::5            2      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::6            2      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::7            4      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::8           16      0.00%      0.19% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::9         6978      0.06%      0.25% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::10            1      0.00%      0.25% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::11            4      0.00%      0.25% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::12            6      0.00%      0.25% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::13         7254      0.06%      0.31% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::14            0      0.00%      0.31% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::15            4      0.00%      0.31% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::16            6      0.00%      0.31% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::17         7034      0.06%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::18            0      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::19            4      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::20            6      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::21            4      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::22            0      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::23            4      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::24            6      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::25            2      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::26            2      0.00%      0.36% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::27         7116      0.06%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::28            2      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::29            2      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::30            8      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::31            2      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::32            0      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::33            4      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::34            8      0.00%      0.42% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::35         6896      0.06%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::36            8      0.00%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::37            4      0.00%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::38            0      0.00%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::39            2      0.00%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::40            6      0.00%      0.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::41         7076      0.06%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::42            2      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::43            8      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::44            2      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::45            0      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::46            4      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::47            8      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::48            2      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::49            0      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::50            4      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::51            6      0.00%      0.54% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::52         6990      0.06%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::53            4      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::54            6      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::55            4      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::56            0      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::57            4      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::58            6      0.00%      0.59% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::59         5236      0.04%      0.64% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::60         3776      0.03%      0.67% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::61         1136      0.01%      0.68% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::62           72      0.00%      0.68% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::63         1054      0.01%      0.69% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::64          378      0.00%      0.69% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::overflows     12148746     99.31%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::max_value          173                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::mean   214.725246                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::stdev    16.988347                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::0        23127      0.19%      0.19% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::1            0      0.00%      0.19% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::2            5      0.00%      0.19% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::3            8      0.00%      0.19% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::4         6985      0.06%      0.25% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::5            2      0.00%      0.25% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::6            3      0.00%      0.25% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::7            8      0.00%      0.25% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::8            7      0.00%      0.25% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::9         7250      0.06%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::10            3      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::11            4      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::12            7      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::13            4      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::14            1      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::15            4      0.00%      0.31% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::16         7036      0.06%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::17           10      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::18            2      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::19            0      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::20            4      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::21            6      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::22            2      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::23            0      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::24            4      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::25            8      0.00%      0.36% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::26         7108      0.06%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::27            0      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::28            4      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::29            6      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::30            4      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::31            0      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::32            4      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::33            4      0.00%      0.42% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::34         7086      0.06%      0.48% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::35            2      0.00%      0.48% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::36            2      0.00%      0.48% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::37            8      0.00%      0.48% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::38         6904      0.06%      0.54% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::39            0      0.00%      0.54% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::40            6      0.00%      0.54% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::41            4      0.00%      0.54% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::42         7008      0.06%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::43            2      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::44            2      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::45            8      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::46            2      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::47            0      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::48            4      0.00%      0.59% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::49         3718      0.03%      0.62% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::50         1350      0.01%      0.64% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::51         6619      0.05%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::52           52      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::53           44      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::54            2      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::55          245      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::56           51      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::57            0      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::58           19      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::59            0      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::60           54      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::61            0      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::62            0      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::63            2      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::64            0      0.00%      0.69% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::overflows     12148194     99.31%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::max_value          244                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::mean   712.012226                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::stdev    58.929734                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::0        23171      0.19%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::1            0      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::2            5      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::3            8      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::4            5      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::5            0      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::6            3      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::7            8      0.00%      0.19% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::8         6981      0.06%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::9            3      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::10            9      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::11            3      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::12            0      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::14            8      0.00%      0.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::15         7244      0.06%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::16            4      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::17            0      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::18            4      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::19            6      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::20            4      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::21            0      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::22            4      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::23            6      0.00%      0.31% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::24         7036      0.06%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::25            0      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::26            6      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::27            4      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::28            4      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::29            0      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::30            4      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::31            4      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::32            4      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::33            2      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::34            2      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::35            6      0.00%      0.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::36         7100      0.06%      0.42% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::37            0      0.00%      0.42% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::38            4      0.00%      0.42% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::39            6      0.00%      0.42% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::40         7092      0.06%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::41            0      0.00%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::42            4      0.00%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::43            6      0.00%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::44            4      0.00%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::45            0      0.00%      0.48% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::46         6900      0.06%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::47            2      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::48            2      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::49            8      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::50            2      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::51            0      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::52            4      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::53            8      0.00%      0.54% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::54         6998      0.06%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::55           10      0.00%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::56            0      0.00%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::57            4      0.00%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::58            6      0.00%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::59            4      0.00%      0.59% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::60         6198      0.05%      0.65% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::61            8      0.00%      0.65% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::62         7986      0.07%      0.71% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::63           95      0.00%      0.71% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::64            0      0.00%      0.71% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::overflows     12146005     99.29%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::max_value          746                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::mean    80.650149                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::stdev     6.570956                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::0        13849      0.11%      0.11% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::1          212      0.00%      0.11% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::2         9161      0.07%      0.19% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::3            2      0.00%      0.19% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::4            5      0.00%      0.19% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::5            6      0.00%      0.19% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::6         6985      0.06%      0.25% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::7            2      0.00%      0.25% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::8           15      0.00%      0.25% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::9            8      0.00%      0.25% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::10         7261      0.06%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::11            2      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::12            3      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::13            8      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::14            3      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::15            0      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::16            4      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::17            8      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::18            2      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::19            0      0.00%      0.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::20         7044      0.06%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::21            0      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::22            2      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::23            8      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::24            2      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::25            0      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::26            4      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::27            6      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::28            4      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::29            0      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::30            4      0.00%      0.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::31         7088      0.06%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::32            0      0.00%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::33            4      0.00%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::34            6      0.00%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::35            4      0.00%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::36            0      0.00%      0.42% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::37         7090      0.06%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::38            8      0.00%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::39            4      0.00%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::40            0      0.00%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::41            2      0.00%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::42            6      0.00%      0.48% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::43         6902      0.06%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::44            0      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::45            4      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::46            6      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::47            4      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::48            0      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::49            4      0.00%      0.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::50         7006      0.06%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::51            4      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::52            8      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::53            4      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::54            0      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::55            4      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::56            6      0.00%      0.59% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::57        10620      0.09%      0.68% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::58            3      0.00%      0.68% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::59           27      0.00%      0.68% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::60         3570      0.03%      0.71% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::61           47      0.00%      0.71% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::62            3      0.00%      0.71% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::63            0      0.00%      0.71% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::64         2036      0.02%      0.73% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::overflows     12143928     99.27%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::max_value          110                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::mean    81.708824                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::stdev     6.106946                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::0         7785      0.06%      0.06% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::1         7072      0.06%      0.12% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::2           95      0.00%      0.12% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::3          432      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::4           55      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::5           83      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::6            1      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::7          123      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::8            0      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::9           89      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::10            0      0.00%      0.13% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::11         2087      0.02%      0.15% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::12            0      0.00%      0.15% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::13         5465      0.04%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::14            2      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::15            3      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::16            8      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::17            2      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::18            0      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::19            4      0.00%      0.19% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::20         6988      0.06%      0.25% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::21            0      0.00%      0.25% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::22            4      0.00%      0.25% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::23            8      0.00%      0.25% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::24         7258      0.06%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::25           10      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::26            2      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::27            0      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::28            4      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::29            6      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::30            2      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::31            0      0.00%      0.31% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::32         7062      0.06%      0.36% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::33            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::34            0      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::35            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::36            6      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::37            2      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::38            2      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::39            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::40            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::41            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::42            0      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::43            4      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::44            6      0.00%      0.37% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::45         7056      0.06%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::46           10      0.00%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::47            2      0.00%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::48            0      0.00%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::49            4      0.00%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::50            6      0.00%      0.42% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::51         7086      0.06%      0.48% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::52            0      0.00%      0.48% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::53            4      0.00%      0.48% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::54            6      0.00%      0.48% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::55         6912      0.06%      0.54% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::56            4      0.00%      0.54% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::57            0      0.00%      0.54% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::58            2      0.00%      0.54% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::59            8      0.00%      0.54% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::60         7020      0.06%      0.60% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::61            0      0.00%      0.60% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::62            4      0.00%      0.60% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::63            8      0.00%      0.60% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::64            4      0.00%      0.60% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::overflows     12160182     99.40%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::max_value          111                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::mean   112.606281                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::stdev     8.045598                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::0        13267      0.11%      0.11% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::1          505      0.00%      0.11% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::2          371      0.00%      0.12% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::3          916      0.01%      0.12% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::4           41      0.00%      0.12% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::5          345      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::6            1      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::7           80      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::8           15      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::9          120      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::10            3      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::11           72      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::12            1      0.00%      0.13% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::13         1804      0.01%      0.14% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::14          279      0.00%      0.15% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::15         5520      0.05%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::16           10      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::17            0      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::18            4      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::19            6      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::20            6      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::21            0      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::22            4      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::23            6      0.00%      0.19% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::24         6964      0.06%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::25            0      0.00%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::26            4      0.00%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::27            6      0.00%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::28            4      0.00%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::29            0      0.00%      0.25% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::30         7264      0.06%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::31            8      0.00%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::32            4      0.00%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::33            0      0.00%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::34            4      0.00%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::35            4      0.00%      0.31% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::36         7080      0.06%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::37            0      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::38            2      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::39            8      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::40            2      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::41            0      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::42            4      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::43            8      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::44            2      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::45            0      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::46            2      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::47            8      0.00%      0.37% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::48         7044      0.06%      0.42% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::49            0      0.00%      0.42% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::50            4      0.00%      0.42% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::51            6      0.00%      0.42% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::52         7092      0.06%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::53            0      0.00%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::54            4      0.00%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::55            6      0.00%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::56            4      0.00%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::57            0      0.00%      0.48% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::58         6910      0.06%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::59            0      0.00%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::60            4      0.00%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::61            6      0.00%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::62            4      0.00%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::63            0      0.00%      0.54% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::64         7034      0.06%      0.60% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::overflows     12160136     99.40%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::max_value          142                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::mean   153.160886                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::stdev    11.451769                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::0        13491      0.11%      0.11% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::1         4313      0.04%      0.15% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::2            1      0.00%      0.15% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::3         5589      0.05%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::4            5      0.00%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::5            4      0.00%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::6            9      0.00%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::7            2      0.00%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::8            9      0.00%      0.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::9         6962      0.06%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::10           11      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::11            2      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::12            1      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::14            7      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::15            2      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::16            0      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::17            4      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::18            8      0.00%      0.25% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::19         7246      0.06%      0.31% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::20            0      0.00%      0.31% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::21            4      0.00%      0.31% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::22            6      0.00%      0.31% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::23         7102      0.06%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::24            0      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::25            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::26            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::27            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::28            0      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::29            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::30            6      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::31            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::32            0      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::33            2      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::34            6      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::35            4      0.00%      0.37% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::36         7024      0.06%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::37            2      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::38            2      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::39            8      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::40            2      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::41            0      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::42            4      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::43            8      0.00%      0.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::44         7078      0.06%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::45            8      0.00%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::46            4      0.00%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::47            0      0.00%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::48            4      0.00%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::49            4      0.00%      0.48% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::50         6904      0.06%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::51            8      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::52            4      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::53            0      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::54            4      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::55            4      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::56            4      0.00%      0.54% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::57         7022      0.06%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::58            2      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::59            2      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::60            8      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::61            4      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::62            0      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::63            4      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::64            6      0.00%      0.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::overflows     12160064     99.40%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::max_value          183                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::mean   124.947755                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::stdev     6.527764                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::0         3346      0.03%      0.03% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::1          270      0.00%      0.03% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::3            0      0.00%      0.03% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::4        11156      0.09%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::5            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::6            6      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::7            4      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::8            1      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::9            1      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::10            5      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::11            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::12           44      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::13            3      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::14            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::15            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::16            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::17            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::18            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::19            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::20            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::21            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::22            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::23            0      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::24            2      0.00%      0.12% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::25          524      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::26            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::27            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::28            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::29            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::30            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::31            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::32            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::33            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::34            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::35            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::36            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::37            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::38            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::39            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::40            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::41            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::42            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::43            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::44            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::45           96      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::46            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::47            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::48            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::49            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::50            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::51            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::52            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::53            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::54            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::55            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::56            4      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::57           58      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::58            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::59            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::60            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::61            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::62            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::63            2      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::64            0      0.00%      0.13% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::overflows     12217412     99.87%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::max_value          154                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::mean   226.884370                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::stdev    15.645840                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::0        10336      0.08%      0.08% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::1            6      0.00%      0.08% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::2          135      0.00%      0.09% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::3          240      0.00%      0.09% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::4         1786      0.01%      0.10% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::5         1636      0.01%      0.12% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::6          695      0.01%      0.12% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::7          335      0.00%      0.12% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::8          268      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::9           17      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::10           70      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::11           13      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::12          110      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::13           19      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::14           62      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::15           11      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::16          356      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::17          211      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::18           64      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::19           13      0.00%      0.13% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::20          904      0.01%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::21          259      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::22            8      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::23            3      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::24           12      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::25           15      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::26           25      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::27           36      0.00%      0.14% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::28         1766      0.01%      0.16% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::29           32      0.00%      0.16% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::30         4191      0.03%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::31            8      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::32            4      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::33            0      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::34            4      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::35            4      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::36            4      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::37            0      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::38            4      0.00%      0.19% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::39         6788      0.06%      0.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::40            0      0.00%      0.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::41            4      0.00%      0.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::42            6      0.00%      0.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::43         7256      0.06%      0.31% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::44            0      0.00%      0.31% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::45            4      0.00%      0.31% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::46            6      0.00%      0.31% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::47         7118      0.06%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::48            4      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::49            6      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::50            4      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::51            0      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::52            2      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::53            8      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::54            4      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::55            0      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::56            2      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::57            6      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::58            4      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::59            0      0.00%      0.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::60         7026      0.06%      0.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::61            0      0.00%      0.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::62            4      0.00%      0.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::63            6      0.00%      0.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::64            4      0.00%      0.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::overflows     12181084     99.58%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::max_value          257                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::mean   240.891970                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::stdev    17.099416                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::0         7185      0.06%      0.06% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::1          258      0.00%      0.06% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::2          148      0.00%      0.06% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::3          498      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::4          185      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::5            0      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::6            2      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::7          258      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::8          478      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::9            2      0.00%      0.07% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::10          188      0.00%      0.08% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::11         1364      0.01%      0.09% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::12           10      0.00%      0.09% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::13         1620      0.01%      0.10% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::14          334      0.00%      0.10% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::15          110      0.00%      0.10% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::16          623      0.01%      0.11% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::17            4      0.00%      0.11% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::18         2933      0.02%      0.13% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::19          106      0.00%      0.13% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::20           47      0.00%      0.13% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::21            6      0.00%      0.13% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::22         1145      0.01%      0.14% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::23           56      0.00%      0.14% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::24         1053      0.01%      0.15% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::25           47      0.00%      0.15% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::26          771      0.01%      0.16% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::27           23      0.00%      0.16% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::28         4238      0.03%      0.19% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::29            4      0.00%      0.19% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::30            0      0.00%      0.19% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::31            4      0.00%      0.19% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::32            6      0.00%      0.19% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::33         6790      0.06%      0.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::34            0      0.00%      0.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::35            4      0.00%      0.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::36            6      0.00%      0.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::37            4      0.00%      0.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::38         7252      0.06%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::39            2      0.00%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::40            2      0.00%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::41            8      0.00%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::42            2      0.00%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::43            0      0.00%      0.31% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::44         7134      0.06%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::45            8      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::46            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::47            0      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::48            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::49            6      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::50            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::51            0      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::52            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::53            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::54            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::55            0      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::56            4      0.00%      0.37% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::57         7012      0.06%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::58            0      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::59            4      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::60            6      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::61            4      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::62            0      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::63            2      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::64            8      0.00%      0.42% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::overflows     12181020     99.58%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::max_value          269                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::mean   160.647560                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::stdev    12.182024                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::0        23621      0.19%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::1            2      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::2           58      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::3            6      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::4            5      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::5            0      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::6            5      0.00%      0.19% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::7         6786      0.06%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::8           61      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::9            6      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::10            5      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::11            0      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::12            5      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::13            6      0.00%      0.25% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::14         7244      0.06%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::15            8      0.00%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::16            4      0.00%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::17            0      0.00%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::18            4      0.00%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::19            6      0.00%      0.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::20         7150      0.06%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::21            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::22            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::23            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::24            6      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::25            4      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::26            0      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::27            4      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::28            6      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::29            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::30            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::31            2      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::32            8      0.00%      0.37% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::33         6996      0.06%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::34            0      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::35            4      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::36            6      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::37            4      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::38            0      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::39            4      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::40            6      0.00%      0.43% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::41         7058      0.06%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::42            2      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::43            2      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::44            8      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::45            2      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::46            0      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::47            4      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::48            8      0.00%      0.48% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::49         6898      0.06%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::50            0      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::51            4      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::52            6      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::53            4      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::54            0      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::55            4      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::56            6      0.00%      0.54% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::57         7050      0.06%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::58            4      0.00%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::59            0      0.00%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::60            2      0.00%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::61            8      0.00%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::62            2      0.00%      0.60% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::63         8497      0.07%      0.67% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::64           86      0.00%      0.67% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::overflows     12151311     99.33%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::max_value          188                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::mean   203.552226                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::stdev    16.270590                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::0        10422      0.09%      0.09% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::1            0      0.00%      0.09% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::2        13301      0.11%      0.19% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::3            6      0.00%      0.19% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::4            1      0.00%      0.19% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::5            4      0.00%      0.19% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::6            7      0.00%      0.19% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::7         6790      0.06%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::8            1      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::9            4      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::10           67      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::11            4      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::12            1      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::14            7      0.00%      0.25% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::15         7242      0.06%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::16            3      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::17            2      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::18            8      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::19            2      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::20            0      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::21            4      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::22            8      0.00%      0.31% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::23         7160      0.06%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::24            2      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::25            2      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::26            6      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::27            4      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::28            0      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::29            2      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::30            8      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::31            2      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::32            0      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::33            6      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::34            4      0.00%      0.37% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::35         6988      0.06%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::36            2      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::37            2      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::38            8      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::39            2      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::40            0      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::41            4      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::42            8      0.00%      0.43% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::43        13980      0.11%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::44            2      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::45            2      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::46            8      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::47            2      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::48            0      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::49            4      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::50            8      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::51            2      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::52            0      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::53            2      0.00%      0.54% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::54         7038      0.06%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::55            4      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::56            6      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::57            4      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::58            0      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::59            4      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::60            4      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::61            6      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::62            0      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::63            2      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::64            6      0.00%      0.60% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::overflows     12159826     99.40%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::max_value          238                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::mean   135.350409                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::stdev    10.545069                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::0        10464      0.09%      0.09% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::1        13297      0.11%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::2            4      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::3            5      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::4            8      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::5            6      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::6            0      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::7            8      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::8            8      0.00%      0.19% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::9         6789      0.06%      0.25% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::10            2      0.00%      0.25% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::11            7      0.00%      0.25% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::12           60      0.00%      0.25% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::13         7257      0.06%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::14            0      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::15            6      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::16            6      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::17            5      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::18            0      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::19            4      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::20            4      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::21            4      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::22            2      0.00%      0.31% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::23         7166      0.06%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::24            0      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::25            4      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::26            6      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::27            4      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::28            0      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::29            2      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::30            8      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::31            2      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::32            0      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::33            4      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::34            8      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::35            8      0.00%      0.37% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::36         6968      0.06%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::37            2      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::38            2      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::39            8      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::40            2      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::41            0      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::42            4      0.00%      0.43% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::43         7012      0.06%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::44            0      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::45            4      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::46            6      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::47            4      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::48            0      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::49            4      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::50            4      0.00%      0.48% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::51         6960      0.06%      0.54% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::52            6      0.00%      0.54% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::53            0      0.00%      0.54% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::54            2      0.00%      0.54% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::55            6      0.00%      0.54% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::56         7058      0.06%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::57            0      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::58            4      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::59            6      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::60            4      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::61            0      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::62            4      0.00%      0.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::63        24373      0.20%      0.80% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::64            8      0.00%      0.80% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::overflows     12135399     99.20%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::max_value          165                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::mean   128.462106                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::stdev     9.738374                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::0        10006      0.08%      0.08% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::1         6222      0.05%      0.13% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::2           99      0.00%      0.13% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::3           62      0.00%      0.13% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::4            5      0.00%      0.13% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::5         7459      0.06%      0.19% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::6            2      0.00%      0.20% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::7            5      0.00%      0.20% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::8            6      0.00%      0.20% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::9           42      0.00%      0.20% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::10         6788      0.06%      0.25% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::11            2      0.00%      0.25% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::12            4      0.00%      0.25% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::13            6      0.00%      0.25% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::14         7276      0.06%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::15            8      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::16            4      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::17            0      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::18            2      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::19            6      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::20            4      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::21            0      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::22            4      0.00%      0.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::23         7164      0.06%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::24            4      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::25            6      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::26            4      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::27            0      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::28            2      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::29            8      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::30            2      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::31            0      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::32            4      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::33           10      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::34            8      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::35            0      0.00%      0.37% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::36         6954      0.06%      0.43% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::37            4      0.00%      0.43% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::38            2      0.00%      0.43% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::39            4      0.00%      0.43% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::40            4      0.00%      0.43% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::41         7018      0.06%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::42            0      0.00%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::43            4      0.00%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::44            6      0.00%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::45            4      0.00%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::46            0      0.00%      0.48% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::47         6974      0.06%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::48            0      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::49            4      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::50            6      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::51            4      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::52            0      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::53            2      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::54            8      0.00%      0.54% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::55         7040      0.06%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::56            8      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::57            2      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::58            2      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::59            8      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::60            2      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::61            0      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::62            4      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::63            8      0.00%      0.60% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::64        24247      0.20%      0.80% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::overflows     12135465     99.20%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::max_value          159                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::mean   172.060133                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::stdev    13.298925                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::0        10010      0.08%      0.08% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::1            2      0.00%      0.08% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::2        13885      0.11%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::3           40      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::4            9      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::5            4      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::6            3      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::7            4      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::8            5      0.00%      0.20% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::9         6780      0.06%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::10            2      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::11            4      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::12            6      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::14            0      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::15            2      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::16            8      0.00%      0.25% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::17         7274      0.06%      0.31% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::18            4      0.00%      0.31% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::19            0      0.00%      0.31% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::20            4      0.00%      0.31% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::21            6      0.00%      0.31% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::22         7186      0.06%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::23            8      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::24            2      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::25            0      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::26            4      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::27            8      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::28            4      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::29            0      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::30            2      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::31           12      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::32            8      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::33            0      0.00%      0.37% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::34         6938      0.06%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::35            0      0.00%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::36            4      0.00%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::37            6      0.00%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::38            4      0.00%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::39            0      0.00%      0.43% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::40         7016      0.06%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::41            8      0.00%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::42            4      0.00%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::43            0      0.00%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::44            4      0.00%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::45            4      0.00%      0.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::46         6974      0.06%      0.54% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::47            0      0.00%      0.54% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::48            4      0.00%      0.54% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::49            6      0.00%      0.54% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::50         7064      0.06%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::51            0      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::52            4      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::53            6      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::54            4      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::55            0      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::56            2      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::57            8      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::58            2      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::59            0      0.00%      0.60% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::60        24281      0.20%      0.80% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::61            2      0.00%      0.80% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::62            1      0.00%      0.80% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::63            2      0.00%      0.80% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::64            1      0.00%      0.80% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::overflows     12135369     99.20%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::max_value          208                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::mean   219.683768                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::stdev    17.145953                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::0        10100      0.08%      0.08% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::1        13758      0.11%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::2          128      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::3            6      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::4            6      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::5            9      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::6            0      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::7            3      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::8           10      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::9            2      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::10            0      0.00%      0.20% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::11         6776      0.06%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::12            0      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::13            4      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::14            6      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::15            4      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::16            0      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::17            4      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::18            6      0.00%      0.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::19         7268      0.06%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::20            0      0.00%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::21            4      0.00%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::22            6      0.00%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::23            4      0.00%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::24            0      0.00%      0.31% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::25         7202      0.06%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::26            8      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::27            2      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::28            0      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::29            6      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::30            4      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::31            8      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::32            0      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::33            2      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::34           14      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::35            6      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::36            0      0.00%      0.37% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::37         6920      0.06%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::38            8      0.00%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::39            4      0.00%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::40            0      0.00%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::41            2      0.00%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::42            6      0.00%      0.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::43         7014      0.06%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::44            0      0.00%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::45            4      0.00%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::46            6      0.00%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::47            4      0.00%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::48            0      0.00%      0.48% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::49         6974      0.06%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::50            2      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::51            2      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::52            8      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::53            2      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::54            0      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::55            4      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::56            8      0.00%      0.54% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::57         7064      0.06%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::58           10      0.00%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::59            2      0.00%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::60            0      0.00%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::61            4      0.00%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::62            6      0.00%      0.60% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::63        23578      0.19%      0.79% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::64          383      0.00%      0.80% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::overflows     12135637     99.20%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::max_value          253                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::mean   219.651095                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::stdev    17.019427                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::0        10272      0.08%      0.08% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::1            0      0.00%      0.08% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::2        13718      0.11%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::3           66      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::4            4      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::5            1      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::7            7      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::8            4      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::9            0      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::10            4      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::11            6      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::12            4      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::13            0      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::14            2      0.00%      0.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::15         6760      0.06%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::16            2      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::17            2      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::18            8      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::19            2      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::20            0      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::21            4      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::22            8      0.00%      0.25% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::23         7260      0.06%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::24           10      0.00%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::25            2      0.00%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::26            0      0.00%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::27            4      0.00%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::28            6      0.00%      0.31% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::29         7210      0.06%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::30            8      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::31            4      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::32            0      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::33            2      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::34            8      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::35            8      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::36            0      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::37            2      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::38           14      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::39            6      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::40            0      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::41            2      0.00%      0.37% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::42         6904      0.06%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::43            0      0.00%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::44            4      0.00%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::45            6      0.00%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::46            4      0.00%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::47            0      0.00%      0.43% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::48         7016      0.06%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::49            8      0.00%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::50            4      0.00%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::51            0      0.00%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::52            4      0.00%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::53            4      0.00%      0.49% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::54         6976      0.06%      0.54% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::55            0      0.00%      0.54% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::56            4      0.00%      0.54% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::57            6      0.00%      0.54% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::58         7076      0.06%      0.60% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::59        23497      0.19%      0.79% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::60           50      0.00%      0.79% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::61           57      0.00%      0.79% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::62          315      0.00%      0.80% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::63            4      0.00%      0.80% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::64            3      0.00%      0.80% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::overflows     12135642     99.20%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::max_value          252                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::mean   439.995999                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::stdev    36.033422                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::0         8156      0.07%      0.07% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::1        15903      0.13%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::2            4      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::3            1      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::4           43      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::5           28      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::6            3      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::7            2      0.00%      0.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::8         6768      0.06%      0.25% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::9            0      0.00%      0.25% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::10            4      0.00%      0.25% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::11            6      0.00%      0.25% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::12         7272      0.06%      0.31% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::13            0      0.00%      0.31% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::14            4      0.00%      0.31% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::15            6      0.00%      0.31% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::16         7246      0.06%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::17            2      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::18            0      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::19            6      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::20            4      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::21            8      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::22            0      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::23            2      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::24           14      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::25            6      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::26            0      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::27            2      0.00%      0.37% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::28         6886      0.06%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::29            8      0.00%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::30            4      0.00%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::31            0      0.00%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::32            2      0.00%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::33            6      0.00%      0.43% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::34         7014      0.06%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::35            0      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::36            4      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::37            6      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::38            4      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::39            0      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::40            2      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::41            8      0.00%      0.49% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::42         6966      0.06%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::43            0      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::44            4      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::45            6      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::46            4      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::47            0      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::48            2      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::49            8      0.00%      0.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::50        14220      0.12%      0.66% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::51         7654      0.06%      0.72% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::52           96      0.00%      0.72% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::53          180      0.00%      0.72% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::54          388      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::55          122      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::56            7      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::57            4      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::58          157      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::59            2      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::60           12      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::61            2      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::62            9      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::63            4      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::64           17      0.00%      0.73% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::overflows     12143710     99.27%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::max_value          473                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::mean    82.068267                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::stdev     5.650882                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::0         3350      0.03%      0.03% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::2        12262      0.10%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::3            4      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::4            8      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::5           58      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::6            1      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::7            4      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::8            2      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::9            1      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::10           25      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::11            3      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::12            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::13            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::14            2      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::15            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::16            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::17            2      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::18            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::19            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::20            2      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::21            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::22            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::23            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::24            4      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::25          168      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::26            6      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::27            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::28           68      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::29            4      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::30            0      0.00%      0.13% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::31          778      0.01%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::32            4      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::33            0      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::34           12      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::35            8      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::36          184      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::37            0      0.00%      0.14% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::38         9662      0.08%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::39            0      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::40            4      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::41            6      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::42            4      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::43            0      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::44            4      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::45            6      0.00%      0.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::46         6984      0.06%      0.27% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::47            4      0.00%      0.27% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::48            0      0.00%      0.27% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::49            4      0.00%      0.27% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::50            6      0.00%      0.28% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::51         7166      0.06%      0.33% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::52            2      0.00%      0.33% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::53            2      0.00%      0.33% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::54            8      0.00%      0.33% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::55         7390      0.06%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::56            0      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::57            4      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::58            6      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::59            4      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::60            0      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::61            4      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::62            4      0.00%      0.39% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::63         6870      0.06%      0.45% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::64            0      0.00%      0.45% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::overflows     12177904     99.55%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::max_value          111                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::mean   736.928800                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::stdev    61.038087                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::0         8160      0.07%      0.07% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::1            4      0.00%      0.07% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::2        15944      0.13%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::3           48      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::4            3      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::5            2      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::6           27      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::7            6      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::8            2      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::9            0      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::10            4      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::11            8      0.00%      0.20% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::12         6746      0.06%      0.25% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::13            0      0.00%      0.25% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::14            4      0.00%      0.25% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::15            6      0.00%      0.25% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::16            4      0.00%      0.25% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::17         7268      0.06%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::18            2      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::19            2      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::20            8      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::21            2      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::22            0      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::23            4      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::24            8      0.00%      0.31% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::25         7306      0.06%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::26            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::27            0      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::28            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::29            6      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::30            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::31            0      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::32            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::33            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::34            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::35            0      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::36            4      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::37            8      0.00%      0.37% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::38         6818      0.06%      0.43% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::39            0      0.00%      0.43% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::40            4      0.00%      0.43% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::41            6      0.00%      0.43% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::42         7026      0.06%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::43            0      0.00%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::44            4      0.00%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::45            6      0.00%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::46            4      0.00%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::47            0      0.00%      0.49% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::48         6976      0.06%      0.54% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::49            0      0.00%      0.54% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::50            4      0.00%      0.54% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::51            6      0.00%      0.54% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::52        14342      0.12%      0.66% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::53            0      0.00%      0.66% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::54         7492      0.06%      0.72% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::55            2      0.00%      0.72% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::56           96      0.00%      0.72% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::57          134      0.00%      0.72% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::58          556      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::59            4      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::60            4      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::61           31      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::62            2      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::63          126      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::64            0      0.00%      0.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::overflows     12143755     99.27%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::max_value          772                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::mean   154.329643                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::stdev     9.917080                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::0         3296      0.03%      0.03% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::1          280      0.00%      0.03% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::2            2      0.00%      0.03% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::3        13957      0.11%      0.14% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::4           44      0.00%      0.14% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::5           76      0.00%      0.14% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::6           40      0.00%      0.14% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::7           45      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::8            0      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::9            3      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::10            2      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::11            5      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::12            0      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::13           27      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::14            2      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::15          181      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::16            0      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::17            1      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::18            0      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::19            1      0.00%      0.15% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::20         6242      0.05%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::21            0      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::22            5      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::23            6      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::24            5      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::25            2      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::26            3      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::27            9      0.00%      0.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::28         6753      0.06%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::29            7      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::30           16      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::31            3      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::32            2      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::33            3      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::34            8      0.00%      0.25% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::35         7266      0.06%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::36            0      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::37            4      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::38            6      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::39            4      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::40            0      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::41            4      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::42            4      0.00%      0.31% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::43         7298      0.06%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::44            0      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::45            4      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::46            8      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::47            0      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::48            0      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::49            4      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::50            8      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::51            2      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::52            0      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::53            2      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::54           10      0.00%      0.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::55         6824      0.06%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::56            0      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::57            4      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::58            6      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::59            4      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::60            0      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::61            2      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::62            8      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::63            2      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::64            0      0.00%      0.43% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::overflows     12180508     99.57%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::max_value          185                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::mean   293.284635                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::stdev    20.970954                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::0         3302      0.03%      0.03% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::1            0      0.00%      0.03% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::2          276      0.00%      0.03% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::3        10710      0.09%      0.12% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::4           92      0.00%      0.12% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::5          261      0.00%      0.12% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::6         3050      0.02%      0.14% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::7            4      0.00%      0.14% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::8           42      0.00%      0.14% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::9            7      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::10            5      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::11            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::12            1      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::13            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::14            3      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::15            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::16          175      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::17            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::18           43      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::19            1      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::20            3      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::21            2      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::22            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::23            1      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::24            4      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::25            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::26            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::27            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::28            0      0.00%      0.15% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::29         6262      0.05%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::30            0      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::31            5      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::32            6      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::33            5      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::34            0      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::35            3      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::36            8      0.00%      0.20% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::37         6753      0.06%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::38            0      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::39            8      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::40            8      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::41            8      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::42            1      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::43            3      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::44            9      0.00%      0.25% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::45         7261      0.06%      0.31% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::46            0      0.00%      0.31% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::47            6      0.00%      0.31% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::48            6      0.00%      0.31% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::49         7303      0.06%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::50            0      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::51            4      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::52           12      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::53           27      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::54            0      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::55            2      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::56           14      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::57            6      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::58            0      0.00%      0.37% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::59         6832      0.06%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::60            4      0.00%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::61            0      0.00%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::62            6      0.00%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::63            4      0.00%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::64            4      0.00%      0.43% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::overflows     12180456     99.57%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::max_value          327                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::mean   125.445050                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::stdev     8.149400                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::0        10368      0.08%      0.08% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::1         7293      0.06%      0.14% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::2           92      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::3          203      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::4            4      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::5            4      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::6            6      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::7           16      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::8            0      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::9            0      0.00%      0.15% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::10         1452      0.01%      0.16% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::11            4      0.00%      0.16% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::12         4889      0.04%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::13            2      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::14            6      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::15            6      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::16            5      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::17            0      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::18           10      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::19            6      0.00%      0.20% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::20         6760      0.06%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::21            2      0.00%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::22            2      0.00%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::23            8      0.00%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::24            4      0.00%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::25            0      0.00%      0.25% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::26         7250      0.06%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::27            0      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::28            4      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::29            6      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::30            4      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::31            0      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::32            4      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::33            6      0.00%      0.31% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::34         7288      0.06%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::35           12      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::36            8      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::37            0      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::38            2      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::39           14      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::40            4      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::41            0      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::42            4      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::43           12      0.00%      0.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::44         6828      0.06%      0.43% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::45            4      0.00%      0.43% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::46            0      0.00%      0.43% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::47            4      0.00%      0.43% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::48            6      0.00%      0.43% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::49         7036      0.06%      0.49% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::50            0      0.00%      0.49% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::51            4      0.00%      0.49% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::52            6      0.00%      0.49% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::53         6946      0.06%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::54            0      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::55            4      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::56            8      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::57            2      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::58            2      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::59            2      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::60            8      0.00%      0.54% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::61         7977      0.07%      0.61% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::62           42      0.00%      0.61% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::63          112      0.00%      0.61% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::64          164      0.00%      0.61% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::overflows     12158093     99.39%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::max_value          158                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::mean   126.555999                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::stdev     9.004930                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::0        10372      0.08%      0.08% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::1            2      0.00%      0.08% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::2         9090      0.07%      0.16% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::3            8      0.00%      0.16% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::4          149      0.00%      0.16% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::5           90      0.00%      0.16% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::6         4674      0.04%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::7            2      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::8            8      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::9            9      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::10            3      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::11            1      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::12            4      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::13           10      0.00%      0.20% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::14         6760      0.06%      0.25% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::15           10      0.00%      0.25% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::16            4      0.00%      0.26% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::17            0      0.00%      0.26% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::18            2      0.00%      0.26% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::19            8      0.00%      0.26% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::20         7240      0.06%      0.31% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::21            2      0.00%      0.31% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::22            2      0.00%      0.31% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::23            8      0.00%      0.31% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::24         7310      0.06%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::25            0      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::26            2      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::27           14      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::28            6      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::29            0      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::30            2      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::31           14      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::32            4      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::33            0      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::34            4      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::35           14      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::36            6      0.00%      0.37% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::37         6802      0.06%      0.43% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::38            2      0.00%      0.43% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::39            2      0.00%      0.43% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::40            8      0.00%      0.43% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::41         7036      0.06%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::42            0      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::43            4      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::44            6      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::45            4      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::46            0      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::47            4      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::48            6      0.00%      0.49% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::49         6948      0.06%      0.54% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::50            0      0.00%      0.54% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::51            4      0.00%      0.54% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::52            6      0.00%      0.54% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::53         8200      0.07%      0.61% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::54            2      0.00%      0.61% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::55          320      0.00%      0.61% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::56          306      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::57           12      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::58            4      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::59           24      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::60            6      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::61           46      0.00%      0.62% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::62        20399      0.17%      0.78% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::63         5032      0.04%      0.83% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::64            2      0.00%      0.83% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::overflows     12131989     99.17%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::max_value          159                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::mean    72.118845                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::stdev     4.715266                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::0        24452      0.20%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::1            0      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::2            4      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::3            6      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::4            4      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::5            0      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::7         6772      0.06%      0.26% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::8            0      0.00%      0.26% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::9            4      0.00%      0.26% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::10            6      0.00%      0.26% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::11         7242      0.06%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::12            0      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::13            4      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::14            6      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::15            4      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::16            0      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::17            4      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::18            4      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::19            4      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::20            2      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::21            2      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::22            6      0.00%      0.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::23         7304      0.06%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::24            2      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::25           12      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::26            8      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::27            0      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::28            2      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::29           14      0.00%      0.37% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::30            6      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::32            4      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::33           12      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::34            6      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::35            0      0.00%      0.38% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::36         6962      0.06%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::37            0      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::38            4      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::39            6      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::40            4      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::41            0      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::42            4      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::43            4      0.00%      0.43% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::44         6854      0.06%      0.49% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::45            0      0.00%      0.49% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::46            4      0.00%      0.49% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::47            6      0.00%      0.49% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::49         6950      0.06%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::50            0      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::51            4      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::52            6      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::53            4      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::54            0      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::55            4      0.00%      0.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::56        13524      0.11%      0.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::57            2      0.00%      0.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::58            0      0.00%      0.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::59            0      0.00%      0.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::60        14464      0.12%      0.77% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::61         1378      0.01%      0.79% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::62            6      0.00%      0.79% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::63         4589      0.04%      0.82% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::64          134      0.00%      0.82% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::overflows     12132191     99.18%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::max_value          104                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::mean    75.150918                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::stdev     4.816938                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::0         8478      0.07%      0.07% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::1            4      0.00%      0.07% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::2            4      0.00%      0.07% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::3        16028      0.13%      0.20% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::4            4      0.00%      0.20% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::5            0      0.00%      0.20% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::6            2      0.00%      0.20% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::7            8      0.00%      0.20% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::8         6760      0.06%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::9            0      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::10            4      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::11            6      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::12            4      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::13            0      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::14            2      0.00%      0.26% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::15         7254      0.06%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::16            0      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::17            2      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::18            8      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::19            2      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::20            0      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::21            4      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::22            6      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::23            4      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::24            0      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::25            4      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::26            6      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::27            4      0.00%      0.32% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::28         7304      0.06%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::29           12      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::30            8      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::31            0      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::32            2      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::33           14      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::34            6      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::35            0      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::36            2      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::37           14      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::38            6      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::39            0      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::40            2      0.00%      0.38% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::41         6948      0.06%      0.43% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::42            0      0.00%      0.43% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::43            4      0.00%      0.43% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::44            6      0.00%      0.43% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::45         6858      0.06%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::46            4      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::47            6      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::49            0      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::50            4      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::51            6      0.00%      0.49% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::52         6946      0.06%      0.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::53            4      0.00%      0.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::54            0      0.00%      0.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::55            4      0.00%      0.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::56            6      0.00%      0.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::57        27356      0.22%      0.77% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::58          180      0.00%      0.77% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::59           48      0.00%      0.77% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::60          162      0.00%      0.77% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::61         3188      0.03%      0.80% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::62           26      0.00%      0.80% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::63            8      0.00%      0.80% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::64           44      0.00%      0.80% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::overflows     12135228     99.20%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::max_value          107                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::mean    79.062112                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::stdev     5.271552                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::0        19092      0.16%      0.16% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::1            0      0.00%      0.16% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::2         5470      0.04%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::3            0      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::4            4      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::5            6      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::6            4      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::7            0      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::8            2      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::9            8      0.00%      0.20% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::10         6754      0.06%      0.26% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::11            4      0.00%      0.26% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::12            0      0.00%      0.26% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::13            4      0.00%      0.26% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::14            6      0.00%      0.26% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::15         7268      0.06%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::16            2      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::17            8      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::18            2      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::19            0      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::20            4      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::21            6      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::22            2      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::23            2      0.00%      0.32% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::24         7332      0.06%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::25            8      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::26            0      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::27            2      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::28           12      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::29            8      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::30            0      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::31            2      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::32           12      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::33            8      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::34            0      0.00%      0.38% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::35         6930      0.06%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::36            0      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::37            4      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::38            6      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::39            4      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::40            0      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::41            2      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::42            8      0.00%      0.43% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::43         6852      0.06%      0.49% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::44            2      0.00%      0.49% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::45            2      0.00%      0.49% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::46            8      0.00%      0.49% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::47         6952      0.06%      0.55% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::48            0      0.00%      0.55% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::49            4      0.00%      0.55% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::50            6      0.00%      0.55% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::51        25156      0.21%      0.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::52            2      0.00%      0.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::53            1      0.00%      0.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::54            2      0.00%      0.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::55            1      0.00%      0.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::56         5963      0.05%      0.80% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::57            1      0.00%      0.80% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::58         2175      0.02%      0.82% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::59          247      0.00%      0.82% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::60         1040      0.01%      0.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::61          160      0.00%      0.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::62          472      0.00%      0.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::63            4      0.00%      0.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::64           40      0.00%      0.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::overflows     12130932     99.17%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::max_value          111                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::mean   101.814886                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::stdev     6.568184                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::0         3248      0.03%      0.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::1            4      0.00%      0.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::2          284      0.00%      0.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::3            2      0.00%      0.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::4            0      0.00%      0.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::5        21015      0.17%      0.20% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::6           58      0.00%      0.20% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::7            5      0.00%      0.20% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::8            6      0.00%      0.20% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::9         6763      0.06%      0.26% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::10            0      0.00%      0.26% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::11            7      0.00%      0.26% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::12            6      0.00%      0.26% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::13            4      0.00%      0.26% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::14         7274      0.06%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::15            8      0.00%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::16            4      0.00%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::17            0      0.00%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::18            4      0.00%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::19            4      0.00%      0.32% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::20         7338      0.06%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::21           14      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::22            4      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::23            0      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::24            4      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::25           12      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::26            8      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::27            0      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::28            2      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::29           14      0.00%      0.38% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::30         6924      0.06%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::31            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::32            8      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::33            2      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::34            6      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::35            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::36            4      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::37            2      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::38            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::39            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::40            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::41            2      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::42            0      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::43            4      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::44            8      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::45            2      0.00%      0.43% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::46         6832      0.06%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::47            0      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::49            6      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::50            4      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::51            0      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::52            4      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::53            4      0.00%      0.49% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::54         6940      0.06%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::55            2      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::56            2      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::57            8      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::58            4      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::59            0      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::60            4      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::61            6      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::62            4      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::63            0      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::64            2      0.00%      0.55% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::overflows     12166128     99.45%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::max_value          134                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::samples     12233008                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::mean    72.109930                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::stdev     4.517592                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::0         3288      0.03%      0.03% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::1        14121      0.12%      0.14% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::2            2      0.00%      0.14% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::3            1      0.00%      0.14% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::4            0      0.00%      0.14% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::5         7250      0.06%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::6            2      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::7            2      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::8            8      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::9            2      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::10            0      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::11            4      0.00%      0.20% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::12         6754      0.06%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::13            4      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::14            6      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::15            4      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::16            0      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::17            4      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::18            6      0.00%      0.26% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::19         7270      0.06%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::20            0      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::21            4      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::22            6      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::23            4      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::24            0      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::25            2      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::26            8      0.00%      0.32% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::27         7344      0.06%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::28            0      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::29            4      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::30           12      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::31            8      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::32            0      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::33            2      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::34           12      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::35            8      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::36            0      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::37            4      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::38           10      0.00%      0.38% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::39         6930      0.06%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::40            2      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::41            8      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::42            2      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::43            0      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::44            4      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::45            8      0.00%      0.43% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::46         6830      0.06%      0.49% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::47            0      0.00%      0.49% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::48            4      0.00%      0.49% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::49            6      0.00%      0.49% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::50         6966      0.06%      0.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::51            4      0.00%      0.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::52            0      0.00%      0.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::53            4      0.00%      0.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::54            6      0.00%      0.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::55        24955      0.20%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::56            0      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::57           69      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::58           25      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::59            3      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::60            9      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::61            1      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::62            0      0.00%      0.75% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::63        10590      0.09%      0.84% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::64          176      0.00%      0.84% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::overflows     12130250     99.16%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::max_value          104                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::total     12233008                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.checkerCacheHits      8268735                       # Number of cache hits during access from the checker side (Unspecified)
board.cache_hierarchy.cc_l3cache.checkerCacheMisses            0                       # Number of cache misses during access from the checker side (Unspecified)
board.cache_hierarchy.cc_l3cache.loadBypassCount         2057                       # Number of load packets that were bypassed (Unspecified)
board.cache_hierarchy.cc_l3cache.normalLoadDispatchCount        42965                       # Number of load packets that were normally dispatched (Unspecified)
board.cache_hierarchy.cc_l3cache.oooCacheHits       768492                       # Total number of cache hits (including both checker and non-checker) (Unspecified)
board.cache_hierarchy.cc_l3cache.oooCacheMisses      1025976                       # Total number of cache misses (including both checker and non-checker) (Unspecified)
board.cache_hierarchy.cc_l3cache.storeDispatchCount      8225770                       # Number of store packets that were dispatched (Unspecified)
board.cache_hierarchy.cc_l3cache.unknownPacketTypeCount            0                       # Number of packets with unknown type that were dispatched (Unspecified)
board.processor.cores0.core.cc_buffer.bank_queue_full_block          717                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_bandwidth_stalls        28971                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.639057                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     7.248022                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0     11653468     95.26%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1        38248      0.31%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2        35293      0.29%     95.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3        34228      0.28%     96.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4        37500      0.31%     96.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5        35693      0.29%     96.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6        32912      0.27%     97.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7        38225      0.31%     97.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8        18721      0.15%     97.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9        94710      0.77%     98.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10        13113      0.11%     98.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11        14427      0.12%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12         6044      0.05%     98.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13        14101      0.12%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14        11352      0.09%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15        15089      0.12%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16        32631      0.27%     99.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17        17030      0.14%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18        15101      0.12%     99.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19         4385      0.04%     99.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20         5151      0.04%     99.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21         4934      0.04%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22         4444      0.04%     99.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23         5795      0.05%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24        11407      0.09%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25         8635      0.07%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26         1786      0.01%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27          216      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28          410      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29         1510      0.01%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30          273      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31          551      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32          191      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33         1216      0.01%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          349      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35          177      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36          151      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37          554      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38         1016      0.01%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39          393      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40          457      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41          285      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42          178      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43          126      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44          120      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45          364      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46          499      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47          434      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48          437      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49          120      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50          169      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51          257      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52          471      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53          137      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54           72      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55           63      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56          128      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57          361      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58           56      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59          130      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60          108      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61           94      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62          261      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63           51      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64           63      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::65          103      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::66          148      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::67          324      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::68          113      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::69          294      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::70           51      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::71           39      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::72          118      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::73          115      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::74          289      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::75           93      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::76           99      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::77           59      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::78          230      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::79           43      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::80           40      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::81           96      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::82          143      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::83          280      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::84           78      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::85          135      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::86          196      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::87           83      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::88           60      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::89          117      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::90           50      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::91          217      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::92          106      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::93           35      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::94           35      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::95           24      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::96          728      0.01%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::97         1536      0.01%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::98         1420      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::99          578      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::100          793      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::101          911      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::102          650      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::103          357      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::104          825      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::105          286      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::106          129      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::107          166      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::108          226      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::109          144      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::110           88      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::111           56      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::112           58      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::113           41      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::114           22      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::115           21      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::116          240      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::117           20      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::118           27      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::119           23      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::120           18      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::121           23      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::122           17      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::123           24      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::124           19      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::125           22      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::126           13      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::127           13      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::128          205      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows         2625      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          777                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_execute_full_stalls         2803                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.731156                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    11.855835                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0     11716878     95.78%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1        39224      0.32%     96.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2        34890      0.29%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3        37775      0.31%     96.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4       138967      1.14%     97.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5        66256      0.54%     98.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6        13156      0.11%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7        14141      0.12%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8        47722      0.39%     98.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9        20416      0.17%     99.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10        12509      0.10%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11        12742      0.10%     99.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12         8440      0.07%     99.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13         6983      0.06%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14         4708      0.04%     99.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15         5727      0.05%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16         7381      0.06%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17          409      0.00%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18          249      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19          196      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20          166      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21          369      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22          305      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23          282      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24          205      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25          188      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26          812      0.01%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27          142      0.00%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28          187      0.00%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29         1494      0.01%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30           93      0.00%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31          205      0.00%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32          155      0.00%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33          273      0.00%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34          665      0.01%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35          354      0.00%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36          125      0.00%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37          658      0.01%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38          243      0.00%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39          281      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40          118      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41          101      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42          188      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43          109      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44          164      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45           96      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46           78      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47           88      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48          109      0.00%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49          354      0.00%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50          474      0.00%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51          299      0.00%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52          298      0.00%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53          951      0.01%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54          256      0.00%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55          362      0.00%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56          323      0.00%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57           62      0.00%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58          121      0.00%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59          874      0.01%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60          419      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61           56      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62          156      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63          329      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64          291      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::65          331      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::66          318      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::67          110      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::68           83      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::69          313      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::70          349      0.00%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::71          118      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::72          129      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::73          111      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::74           76      0.00%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::75          729      0.01%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::76          175      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::77          144      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::78          145      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::79          251      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::80          199      0.00%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::81          619      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::82          143      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::83          111      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::84          443      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::85          490      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::86           91      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::87          204      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::88          122      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::89          265      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::90          241      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::91          296      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::92          119      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::93          129      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::94          234      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::95          131      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::96          172      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::97          365      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::98           46      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::99           70      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::100          230      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::101          392      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::102           42      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::103          318      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::104          284      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::105           44      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::106          226      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::107          312      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::108          143      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::109          179      0.00%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::110          403      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::111          273      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::112          293      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::113          176      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::114          114      0.00%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::115          131      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::116          486      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::117           61      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::118           20      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::119          293      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::120           47      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::121           31      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::122          432      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::123          196      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::124           65      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::125          229      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::126           84      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::127          308      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::128          445      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::129          185      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::130           98      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::131          849      0.01%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::132          210      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::133           86      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::134           19      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::135          440      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::136          123      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::137           47      0.00%     99.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::138          211      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::139           83      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::140           80      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::141          104      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::142           77      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::143           33      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::144           20      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::145          190      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::146           76      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::147           43      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::148          393      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::149           95      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::150          101      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::151          116      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::152          111      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::153          151      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::154          167      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::155           38      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::156          120      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::157           83      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::158           80      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::159          441      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::160           47      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::161           23      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::162          142      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::163          108      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::164           62      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::165          103      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::166           74      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::167          118      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::168           29      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::169          113      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::170           60      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::171           35      0.00%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::172          101      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::173           50      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::174           26      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::175          294      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::176           11      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::177           24      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::178          165      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::179           48      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::180           32      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::181           54      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::182          161      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::183          141      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::184           16      0.00%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::185          191      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::186          310      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::187           19      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::188           12      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::189          113      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::190           63      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::191          334      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::192           86      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::193           21      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::194          119      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::195          110      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::196           22      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::197           19      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::198           83      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::199           53      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::200           23      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::201           14      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::202           51      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::203           62      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::204           98      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::205           13      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::206           37      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::207           13      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::208           23      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::209           35      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::210           38      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::211           14      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::212           23      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::213           14      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::214           31      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::215           28      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::216           11      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::217           23      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::218           28      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::219           88      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::220           35      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::221           21      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::222           27      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::223           13      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::224           33      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::225           19      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::226           33      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::227           31      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::228           11      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::229           23      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::230           40      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::231           30      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::232           19      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::233           32      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::234           19      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::235          101      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::236           16      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::237           24      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::238          227      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::239            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::240           19      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::241            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::242            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::243           69      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::244           71      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::245            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::246           34      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::247           22      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::248           17      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::249           16      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::250           13      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::251           12      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::252           41      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::253           26      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::254           16      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::255           11      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::256           21      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::257            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::258            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::259           53      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::260           35      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::261           27      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::262           44      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::263            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::264           18      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::265           46      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::266            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::267           10      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::268           27      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::269            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::270            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::271            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::272            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::273            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::274           16      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::275           11      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::276           18      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::277            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::278           12      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::279           18      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::280            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::281            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::282            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::283            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::284           22      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::285           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::286            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::287           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::288           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::289            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::290           30      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::291            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::292           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::293           36      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::294            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::295           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::296            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::297            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::298            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::299            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::300            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::301            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::302            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::303            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::304            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::305           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::306           12      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::307            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::308            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::309            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::310            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::311            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::312            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::313           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::314            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::315            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::316            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::317           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::318            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::319            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::320           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::321            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::322            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::323            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::324            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::325            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::326            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::327            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::328            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::329            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::330            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::331            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::332            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::333            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::334            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::335            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::336           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::337           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::338            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::339            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::340           23      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::341            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::342            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::343            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::344           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::345           16      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::346            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::347            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::348           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::349           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::350            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::351            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::352            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::353            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::354            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::355            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::356            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::357           17      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::358            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::359            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::360            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::361           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::362            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::363            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::364            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::365            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::366            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::367            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::368           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::369            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::370            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::371            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::372            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::373            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::374            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::375            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::376           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::377            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::378            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::379            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::380            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::381            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::382            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::383            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::384           16      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::385            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::386            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::387            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::388            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::389           16      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::390            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::391            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::392           12      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::393            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::394            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::395           23      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::396            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::397            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::398            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::399            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::400           19      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::401            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::402            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::403            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::404            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::405            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::406            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::407            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::408            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::409            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::410            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::411            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::412           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::413           17      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::414            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::415            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::417           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::418            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::419           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::420            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::421           12      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::422            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::423           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::424            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::425            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::426            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::427            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::428           15      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::429            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::430            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::431            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::432            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::433            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::434            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::435            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::436            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::437            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::438            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::439            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::440            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::441           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::442            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::443            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::444           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::445            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::446            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::447           37      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::448            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::449            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::450            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::451           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::452           16      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::453           14      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::454            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::455           20      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::457            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::458            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::459            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::460            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::461            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::462           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::463            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::464            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::465            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::466            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::467            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::468            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::469            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::470           11      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::471           16      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::472            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::473            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::474            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::475            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::476            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::477           13      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::478            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::479           92      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::480          476      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::481           80      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::482           19      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::483           71      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::484          128      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::485           60      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::486          155      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::487           30      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::488          517      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::489           66      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::490          100      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::491          125      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::492           96      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::493          229      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::494          106      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::495           72      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::496           37      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::497           51      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::498            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::499            7      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::500          240      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::501            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::502           34      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::503           43      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::504           38      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::505           21      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::506          352      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::507           25      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::508          108      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::509          234      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::510           19      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::511           54      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::512          368      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_old_inst_not_finished        35667                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores0.core.cc_buffer.num_fault_insts          841                       # Number of fault insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals        27677                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_bandwidth_reached        12883                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed      2955129                       # Number of insts regfile has processes (Unspecified)
board.processor.cores1.core.cc_buffer.bank_queue_full_block        15315                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_bandwidth_stalls         7136                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.465547                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.402958                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0     11686718     95.53%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1        36818      0.30%     95.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2        34559      0.28%     96.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3        33506      0.27%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4        36654      0.30%     96.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5        34893      0.29%     96.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6        32061      0.26%     97.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7        37890      0.31%     97.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8        17987      0.15%     97.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9        94880      0.78%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10        12519      0.10%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11        13967      0.11%     98.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12         5576      0.05%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13        13807      0.11%     98.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14        10772      0.09%     98.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15        14572      0.12%     99.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16        32059      0.26%     99.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17        16088      0.13%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18        14810      0.12%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19         4008      0.03%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20         4601      0.04%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21         4659      0.04%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22         4112      0.03%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23         5558      0.05%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24        11088      0.09%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25         8346      0.07%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26         1411      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28            8      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29         1181      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30           96      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31           98      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33          592      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34          103      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35           98      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36           35      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37          428      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38          322      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40          139      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42          103      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::71            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::75            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::76            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::87            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::88            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::99            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::100            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::104         1961      0.02%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::116         3427      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::128          459      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_execute_full_stalls         5886                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.449482                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    11.048229                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0     11765697     96.18%     96.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1        37868      0.31%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2        34388      0.28%     96.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3        37136      0.30%     97.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4       137989      1.13%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5        66018      0.54%     98.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6        12462      0.10%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7        13324      0.11%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8        46861      0.38%     99.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9        19813      0.16%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10        11330      0.09%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11        12336      0.10%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12         8126      0.07%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13         6792      0.06%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14         4199      0.03%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15         5438      0.04%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16         7016      0.06%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17           14      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23           10      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::71            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::72            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::74            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::75            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::79            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::83            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::84            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::87            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::88            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::90            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::91            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::93            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::95            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::96            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::99            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::102            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::103            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::104            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::109            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::111            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::115            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::119            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::121            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::123            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::127            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::131            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::135            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::143            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::145            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::147            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::151            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::155            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::157            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::159            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::167            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::169            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::175            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::179            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::181            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::183            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::187            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::191            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::193            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::195            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::199            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::203            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::205            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::207            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::215            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::217            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::223            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::227            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::229            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::231            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::235            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::239            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::241            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::243            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::247            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::251            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::253            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::255            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::259            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::263            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::265            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::267            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::271            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::275            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::277            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::279            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::283            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::287            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::289            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::291            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::295            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::299            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::301            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::303            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::307            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::311            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::313            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::315            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::319            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::323            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::325            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::327            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::331            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::335            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::337            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::349            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::351            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::361            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::367            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::371            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::373            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::375            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::379            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::383            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::385            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::387            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::389            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::390            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::391            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::392            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::393            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::395            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::396            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::397            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::399            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::400            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::403            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::407            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::411            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::415            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::419            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::423            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::427            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::431            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::435            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::439            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::443            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::447            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::451            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::455            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::459            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::463            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::467            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::471            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::475            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::479            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::483            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::487            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::488         1977      0.02%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::494            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::495            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::499            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::500         3449      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::507           30      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::512          459      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_old_inst_not_finished         6347                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores1.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals        19710                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_bandwidth_reached           25                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed      2554554                       # Number of insts regfile has processes (Unspecified)
board.processor.cores2.core.cc_buffer.bank_queue_full_block       508299                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_bandwidth_stalls         7347                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.467940                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.468800                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0     11685979     95.53%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1        37085      0.30%     95.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2        34847      0.28%     96.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3        33360      0.27%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4        36220      0.30%     96.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5        35279      0.29%     96.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6        32421      0.27%     97.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7        37537      0.31%     97.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8        17938      0.15%     97.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9        94246      0.77%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10        12417      0.10%     98.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11        13830      0.11%     98.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12         5779      0.05%     98.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13        13924      0.11%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14        11131      0.09%     98.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15        14578      0.12%     99.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16        32135      0.26%     99.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17        16442      0.13%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18        14707      0.12%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19         4069      0.03%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20         4653      0.04%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21         4557      0.04%     99.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22         4253      0.03%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23         5546      0.05%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24        11327      0.09%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25         8374      0.07%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26         1413      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27            3      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28            5      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29         1239      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30           94      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31          106      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32            5      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33          615      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34          101      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35          106      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37          396      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38          297      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40          117      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42           97      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43           11      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::65            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::66            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::67            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::68            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::69            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::71            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::72            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::75            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::77            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::79            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::80            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::81            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::82            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::83            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::84            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::85            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::87            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::88            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::89            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::90            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::91            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::92            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::96            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::97            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::99            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::100            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::101            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::102            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::103            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::104          519      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::105            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::106            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::107            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::108            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::109            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::110            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::112            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::113            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::114            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::115            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::116         3199      0.03%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::117            8      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::118            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::119            5      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::120           10      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::121            5      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::122            8      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::123            7      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::124           10      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::125           14      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::126           47      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::127           43      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::128         1539      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows          148      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          131                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_execute_full_stalls         5599                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.450050                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    11.121132                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0     11764851     96.17%     96.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1        38222      0.31%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2        34646      0.28%     96.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3        36915      0.30%     97.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4       138013      1.13%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5        65607      0.54%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6        12548      0.10%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7        13234      0.11%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8        47483      0.39%     99.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9        19979      0.16%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10        11355      0.09%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11        12153      0.10%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12         7968      0.07%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13         6874      0.06%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14         4379      0.04%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15         5573      0.05%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16         7080      0.06%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::70            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::71            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::72            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::73            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::74            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::77            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::83            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::84            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::86            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::89            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::91            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::92            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::95            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::99            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::101            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::103            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::105            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::107            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::113            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::115            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::118            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::119            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::120            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::121            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::123            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::125            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::127            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::137            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::153            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::156            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::169            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::172            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::176            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::185            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::192            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::201            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::208            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::217            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::224            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::233            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::240            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::244            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::248            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::249            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::264            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::265            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::280            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::281            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::291            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::296            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::307            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::312            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::316            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::323            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::332            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::340            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::348            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::349            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::361            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::364            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::373            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::380            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::384            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::385            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::397            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::400            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::409            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::416            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::421            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::432            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::433            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::445            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::448            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::452            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::457            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::468            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::469            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::470            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::471            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::472            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::473            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::474            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::475            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::476            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::477            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::478            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::479            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::480            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::481            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::482            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::483            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::484            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::485            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::486            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::487            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::488          520      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::489            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::490            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::491            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::492            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::493            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::494            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::495            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::496            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::497            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::498            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::499            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::500         3198      0.03%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::501            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::502            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::503            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::504           11      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::505            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::506            9      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::507            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::508            9      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::509           22      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::510          452      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::511           36      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::512         1536      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_old_inst_not_finished         5371                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores2.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals        19811                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_bandwidth_reached           53                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed      2543434                       # Number of insts regfile has processes (Unspecified)
board.processor.cores3.core.cc_buffer.bank_queue_full_block      2545326                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_bandwidth_stalls         7057                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.466214                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.486542                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0     11685618     95.53%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1        37138      0.30%     95.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2        34560      0.28%     96.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3        33550      0.27%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4        36548      0.30%     96.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5        35265      0.29%     96.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6        32190      0.26%     97.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7        37652      0.31%     97.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8        18075      0.15%     97.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9        94630      0.77%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10        12598      0.10%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11        14097      0.12%     98.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12         5637      0.05%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13        13738      0.11%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14        11029      0.09%     98.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15        14766      0.12%     99.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16        32317      0.26%     99.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17        16171      0.13%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18        14725      0.12%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19         4244      0.03%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20         4692      0.04%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21         4777      0.04%     99.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22         4155      0.03%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23         5676      0.05%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24        11063      0.09%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25         8254      0.07%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26         1414      0.01%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29         1204      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30          118      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31          102      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32            6      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33          604      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34           88      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35          109      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36           36      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37          437      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38          304      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40          152      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42           97      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::65            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::66            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::67            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::68            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::70            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::71            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::75            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::77            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::79            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::80            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::82            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::86            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::87            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::88            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::92            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::99            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::100            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::102            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::103            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::104          296      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::105            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::106            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::107            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::108            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::109            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::112            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::113            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::114            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::115            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::116            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::117            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::118            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::119            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::120            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::121            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::122            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::123            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::124            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::125           23      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::126           36      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::127           46      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::128         4431      0.04%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows          141      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          131                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_execute_full_stalls         5199                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.432657                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    10.763821                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0     11764527     96.17%     96.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1        38382      0.31%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2        34321      0.28%     96.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3        37125      0.30%     97.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4       138336      1.13%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5        66031      0.54%     98.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6        12269      0.10%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7        13511      0.11%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8        47373      0.39%     99.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9        19935      0.16%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10        11316      0.09%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11        12486      0.10%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12         8036      0.07%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13         6871      0.06%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14         4411      0.04%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15         5505      0.05%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16         6922      0.06%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            7      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            8      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30            5      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            9      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            3      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::65            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::70            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::71            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::72            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::75            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::76            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::77            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::78            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::80            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::83            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::84            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::85            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::90            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::91            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::93            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::94            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::99            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::101            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::103            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::109            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::110            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::115            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::123            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::125            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::126            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::128            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::131            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::141            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::142            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::147            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::149            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::155            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::157            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::158            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::165            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::173            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::174            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::179            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::181            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::187            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::189            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::195            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::197            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::203            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::205            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::206            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::213            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::221            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::227            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::229            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::235            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::237            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::239            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::243            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::245            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::251            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::253            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::259            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::261            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::263            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::267            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::269            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::275            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::277            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::283            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::285            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::287            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::291            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::293            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::299            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::301            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::307            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::309            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::311            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::315            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::317            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::323            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::325            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::331            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::333            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::335            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::339            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::341            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::347            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::349            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::355            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::357            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::359            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::363            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::365            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::371            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::372            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::373            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::374            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::375            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::376            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::377            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::378            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::379            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::380            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::381            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::382            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::383            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::384            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::385            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::386            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::387            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::388            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::389            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::390            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::391            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::392            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::393            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::394            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::395            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::396            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::397            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::398            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::399            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::400            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::401            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::402            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::403            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::404            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::405            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::406            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::407            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::408            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::409            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::410            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::411            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::412            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::413            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::414            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::415            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::416            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::417            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::418            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::419            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::420            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::421            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::422            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::423            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::424            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::425            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::426            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::427            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::428            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::429            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::430            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::431            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::432            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::433            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::434            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::435            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::436            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::437            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::438            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::439            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::440            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::441            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::442            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::443            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::444            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::445            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::446            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::447            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::448            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::449            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::450            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::451            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::452            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::453            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::454            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::455            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::456            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::457            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::458            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::459            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::460            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::461            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::462            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::463            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::464            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::465            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::466            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::467            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::468            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::469            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::470            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::471            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::472            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::473            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::474            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::475            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::476            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::477            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::478            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::479            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::480            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::481            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::482            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::483            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::484            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::485            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::486            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::487            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::488          311      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::489            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::490            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::491            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::492            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::493            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::494            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::495            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::496            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::497            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::498            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::499            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::500            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::501            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::502            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::503            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::504            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::505            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::506            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::507            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::508            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::509           29      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::510          335      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::511           40      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::512         4427      0.04%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_old_inst_not_finished          784                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores3.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals        19740                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_bandwidth_reached           43                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed      2526036                       # Number of insts regfile has processes (Unspecified)
board.processor.cores4.core.cc_buffer.bank_queue_full_block      2224130                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_bandwidth_stalls         7204                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.459239                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.357492                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0     11686977     95.54%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1        37058      0.30%     95.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2        34519      0.28%     96.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3        33552      0.27%     96.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4        36396      0.30%     96.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5        35105      0.29%     96.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6        32064      0.26%     97.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7        37732      0.31%     97.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8        17963      0.15%     97.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9        94331      0.77%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10        12650      0.10%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11        13976      0.11%     98.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12         5599      0.05%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13        13893      0.11%     98.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14        11008      0.09%     98.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15        14663      0.12%     99.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16        32548      0.27%     99.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17        15987      0.13%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18        14803      0.12%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19         4122      0.03%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20         4761      0.04%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21         4835      0.04%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22         4175      0.03%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23         5659      0.05%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24        10942      0.09%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25         8512      0.07%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26         1380      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27            3      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28            6      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29         1232      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30          108      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31          108      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33          639      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34          110      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35           95      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37          371      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38          284      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40          104      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42          113      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44           41      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45           41      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48           38      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::66            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::69            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::70            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::71            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::72            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::75            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::76            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::77            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::78            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::79            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::80            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::82            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::87            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::88            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::90            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::92            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::94            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::95            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::100            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::102            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::103            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::104          288      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::105            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::106            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::107            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::108            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::109            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::111            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::112            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::113            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::114            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::115            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::116            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::117            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::118           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::119            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::120            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::121            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::122            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::123            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::124           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::125           23      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::126           18      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::127           41      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::128         3720      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows          183      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          130                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_execute_full_stalls         4551                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.406773                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    10.123847                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0     11765483     96.18%     96.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1        38145      0.31%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2        34311      0.28%     96.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3        37194      0.30%     97.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4       137846      1.13%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5        65772      0.54%     98.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6        12602      0.10%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7        13216      0.11%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8        47503      0.39%     99.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9        19797      0.16%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10        11533      0.09%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11        12288      0.10%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12         8214      0.07%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13         6950      0.06%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14         4355      0.04%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15         5444      0.04%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16         7199      0.06%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17           14      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20           15      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22           15      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23           13      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27           15      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31           12      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32            8      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60            9      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::65            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::68            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::70            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::71            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::72            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::74            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::75            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::76            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::77            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::78            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::80            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::84            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::86            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::92            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::94            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::96            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::100            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::102            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::108            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::110            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::112            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::116            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::118            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::120            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::124            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::126            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::128            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::129            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::132            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::134            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::136            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::142            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::144            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::150            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::156            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::158            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::160            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::164            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::172            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::174            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::176            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::180            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::182            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::188            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::192            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::196            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::198            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::204            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::206            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::208            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::212            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::214            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::220            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::224            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::228            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::230            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::236            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::238            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::240            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::244            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::246            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::252            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::254            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::256            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::260            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::262            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::268            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::270            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::272            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::276            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::278            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::284            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::286            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::288            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::292            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::294            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::300            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::302            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::304            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::308            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::309            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::310            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::316            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::318            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::321            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::324            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::326            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::332            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::333            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::334            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::340            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::342            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::345            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::348            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::350            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::356            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::357            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::358            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::364            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::366            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::369            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::372            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::374            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::380            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::381            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::382            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::388            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::390            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::393            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::396            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::398            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::404            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::405            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::406            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::412            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::414            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::417            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::418            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::419            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::420            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::421            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::422            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::423            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::424            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::425            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::426            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::427            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::428            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::429            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::430            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::431            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::432            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::433            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::434            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::435            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::436            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::437            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::438            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::439            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::440            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::441            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::442            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::443            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::444            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::445            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::446            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::447            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::448            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::449            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::450            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::451            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::452            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::453            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::454            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::455            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::456            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::457            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::458            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::459            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::460            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::461            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::462            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::463            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::464            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::465            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::466            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::467            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::468            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::469            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::470            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::471            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::472            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::473            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::474            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::475            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::476            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::477            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::478            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::479            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::480            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::481            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::482            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::483            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::484            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::485            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::486            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::487            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::488          302      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::489            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::490            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::491            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::492            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::493            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::494            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::495            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::496            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::497            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::498           11      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::499            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::500            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::501            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::502            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::503           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::504            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::505            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::506            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::507            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::508           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::509           29      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::510          330      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::511           40      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::512         3781      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_old_inst_not_finished          769                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores4.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals        16981                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_bandwidth_reached           52                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed      2525550                       # Number of insts regfile has processes (Unspecified)
board.processor.cores5.core.cc_buffer.bank_queue_full_block      1988015                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_bandwidth_stalls         7090                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.453010                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.270723                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0     11688410     95.55%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1        37116      0.30%     95.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2        34438      0.28%     96.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3        33670      0.28%     96.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4        36509      0.30%     96.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5        35009      0.29%     96.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6        32161      0.26%     97.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7        37834      0.31%     97.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8        18067      0.15%     97.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9        94867      0.78%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10        12440      0.10%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11        13820      0.11%     98.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12         5633      0.05%     98.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13        13653      0.11%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14        10731      0.09%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15        14589      0.12%     99.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16        32185      0.26%     99.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17        15955      0.13%     99.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18        14700      0.12%     99.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19         4036      0.03%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20         4641      0.04%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21         4643      0.04%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22         4168      0.03%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23         5534      0.05%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24        10983      0.09%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25         8447      0.07%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26         1406      0.01%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28            6      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29         1235      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30          109      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31           87      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32            4      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33          594      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34           94      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35           81      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37          407      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38          320      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40          104      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42           98      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43           41      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44           40      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47           41      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::65            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::66            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::67            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::68            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::69            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::71            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::72            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::75            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::77            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::78            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::79            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::80            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::81            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::82            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::87            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::88            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::89            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::90            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::91            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::92            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::96            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::99            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::100            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::102            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::103            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::104          299      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::105            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::106            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::107            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::108            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::109            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::112            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::113            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::114            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::115            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::116            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::117            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::118            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::119            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::120            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::121            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::122            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::123            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::124           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::125           17      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::126           42      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::127           44      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::128         3342      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows          141      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          131                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_execute_full_stalls         4145                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.386538                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     9.641362                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0     11767323     96.19%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1        38183      0.31%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2        34265      0.28%     96.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3        37208      0.30%     97.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4       138184      1.13%     98.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5        65941      0.54%     98.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6        12342      0.10%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7        13187      0.11%     98.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8        46855      0.38%     99.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9        19640      0.16%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10        11387      0.09%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11        12285      0.10%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12         8158      0.07%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13         6722      0.05%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14         4314      0.04%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15         5496      0.04%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16         6955      0.06%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            6      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23           11      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            7      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            5      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58            4      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::68            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::70            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::71            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::72            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::76            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::77            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::79            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::84            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::85            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::86            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::87            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::91            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::93            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::95            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::101            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::102            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::103            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::104            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::109            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::111            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::113            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::119            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::120            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::123            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::125            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::126            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::127            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::135            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::141            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::143            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::149            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::151            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::157            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::159            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::165            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::167            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::173            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::175            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::181            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::183            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::189            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::191            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::197            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::199            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::205            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::207            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::213            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::215            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::221            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::223            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::229            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::231            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::237            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::239            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::245            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::247            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::253            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::255            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::261            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::263            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::268            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::269            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::271            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::277            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::279            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::280            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::285            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::287            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::292            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::293            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::295            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::301            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::303            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::304            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::309            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::311            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::316            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::317            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::319            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::325            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::327            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::328            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::333            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::335            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::340            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::341            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::343            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::349            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::351            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::352            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::357            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::359            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::364            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::365            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::367            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::373            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::375            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::376            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::381            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::383            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::385            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::389            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::391            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::394            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::397            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::398            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::399            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::400            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::401            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::402            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::403            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::404            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::405            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::406            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::407            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::408            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::409            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::410            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::411            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::412            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::413            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::414            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::415            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::416            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::417            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::418            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::419            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::420            1      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::421            2      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::422            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::423            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::424            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::425            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::426            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::427            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::428            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::429            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::430            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::431            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::432            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::433            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::434            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::435            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::436            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::437            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::438            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::439            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::440            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::441            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::442            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::443            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::444            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::445            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::446            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::447            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::448            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::449            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::450            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::451            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::452            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::453            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::454            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::455            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::456            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::457            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::458            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::459            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::460            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::461            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::462            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::463            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::464            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::465            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::466            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::467            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::468            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::469            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::470            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::471            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::472            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::473            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::474            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::475            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::476            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::477            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::478            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::479            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::480            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::481            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::482            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::483            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::484            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::485            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::486            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::487            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::488          311      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::489            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::490            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::491            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::492            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::493            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::494            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::495            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::496            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::497            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::498            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::499            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::500            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::501            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::502            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::503            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::504            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::505            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::506            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::507            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::508            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::509           24      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::510          378      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::511           38      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::512         3338      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_old_inst_not_finished          788                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores5.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals        15396                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_bandwidth_reached           43                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed      2513419                       # Number of insts regfile has processes (Unspecified)
board.processor.cores6.core.cc_buffer.bank_queue_full_block      1581151                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_bandwidth_stalls         7156                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.443813                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     3.089806                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0     11690227     95.56%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1        36923      0.30%     95.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2        34380      0.28%     96.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3        33393      0.27%     96.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4        36575      0.30%     96.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5        34885      0.29%     97.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6        32164      0.26%     97.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7        37597      0.31%     97.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8        18008      0.15%     97.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9        94369      0.77%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10        12580      0.10%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11        13928      0.11%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12         5522      0.05%     98.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13        13666      0.11%     98.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14        10929      0.09%     98.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15        14656      0.12%     99.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16        31963      0.26%     99.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17        15858      0.13%     99.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18        14710      0.12%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19         4125      0.03%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20         4763      0.04%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21         4634      0.04%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22         4216      0.03%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23         5611      0.05%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24        10890      0.09%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25         8503      0.07%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26         1460      0.01%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28            6      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29         1204      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30           98      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31           99      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32            3      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33          598      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34          107      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35          104      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37          378      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38          323      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40          110      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42          101      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44           40      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45           40      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48           38      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::66            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::69            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::70            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::71            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::75            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::76            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::77            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::79            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::80            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::82            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::87            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::88            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::90            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::92            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::94            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::95            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::100            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::102            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::103            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::104          288      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::105            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::106            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::107            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::108            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::109            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::112            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::113            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::114            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::115            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::116            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::117            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::118           16      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::119            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::120            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::121            6      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::122            8      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::123            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::124           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::125           23      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::126           18      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::127           41      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::128         2458      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows          178      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          130                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_execute_full_stalls         3281                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.352807                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     8.670782                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0     11768549     96.20%     96.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1        38020      0.31%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2        34171      0.28%     96.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3        36963      0.30%     97.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4       137827      1.13%     98.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5        65600      0.54%     98.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6        12607      0.10%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7        13295      0.11%     98.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8        46850      0.38%     99.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9        19513      0.16%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10        11505      0.09%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11        12484      0.10%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12         8044      0.07%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13         6597      0.05%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14         4316      0.04%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15         5610      0.05%     99.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16         7148      0.06%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17           14      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18           12      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20           15      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22           14      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23           12      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25           11      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27           16      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29           10      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31           13      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            6      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            5      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::65            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::68            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::70            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::71            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::73            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::74            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::75            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::76            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::77            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::78            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::84            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::86            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::87            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::92            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::94            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::100            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::102            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::103            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::108            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::110            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::116            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::118            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::119            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::120            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::124            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::126            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::129            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::132            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::134            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::135            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::136            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::142            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::150            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::151            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::156            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::158            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::164            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::167            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::172            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::174            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::180            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::182            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::183            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::188            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::196            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::198            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::199            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::204            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::206            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::212            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::214            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::215            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::220            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::228            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::230            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::231            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::236            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::238            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::244            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::246            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::247            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::252            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::254            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::260            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::262            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::263            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::268            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::270            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::276            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::278            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::280            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::284            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::286            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::292            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::294            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::300            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::302            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::304            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::308            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::310            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::316            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::318            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::324            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::326            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::328            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::332            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::334            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::340            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::342            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::348            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::350            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::352            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::356            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::358            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::364            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::366            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::369            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::370            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::371            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::372            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::373            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::374            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::375            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::376            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::377            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::378            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::379            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::380            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::381            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::382            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::383            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::384            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::385            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::386            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::387            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::388            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::389            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::390            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::391            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::392            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::393            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::394            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::395            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::396            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::397            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::398            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::399            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::400            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::401            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::402            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::403            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::404            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::405            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::406            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::407           11      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::408            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::409            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::410            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::411            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::412            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::413            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::414            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::415            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::416            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::417            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::418            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::419            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::420            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::421            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::422            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::423            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::424            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::425            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::426            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::427            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::428            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::429            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::430            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::431            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::432            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::433            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::434            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::435            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::436            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::437            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::438            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::439            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::440            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::441            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::442            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::443            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::444            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::445            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::446            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::447            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::448            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::449            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::450            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::451            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::452            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::453            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::454            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::455            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::456            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::457            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::458            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::459            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::460            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::461            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::462            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::463            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::464            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::465            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::466            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::467            9      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::468            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::469            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::470            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::471            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::472            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::473            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::474            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::475            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::476            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::477            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::478            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::479            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::480            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::481            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::482            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::483            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::484            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::485            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::486            2      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::487            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::488          299      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::489            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::490            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::491            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::492            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::493            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::494            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::495            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::496            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::497            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::498            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::499            3      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::500            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::501            4      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::502            6      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::503            9      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::504            6      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::505            8      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::506            8      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::507            6      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::508           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::509           29      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::510          312      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::511           44      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::512         2525      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          512                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_old_inst_not_finished          783                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores6.core.cc_buffer.num_fault_insts           36                       # Number of fault insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals        11912                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_bandwidth_reached           49                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed      2512655                       # Number of insts regfile has processes (Unspecified)
board.processor.cores7.core.cc_buffer.bank_queue_full_block        99816                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles     12233008                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_bandwidth_stalls         7068                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean     0.412192                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev     2.345318                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0     11691114     95.57%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1        37063      0.30%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2        34814      0.28%     96.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3        33666      0.28%     96.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4        36301      0.30%     96.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5        35157      0.29%     97.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6        32299      0.26%     97.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7        37845      0.31%     97.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8        18123      0.15%     97.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9        95165      0.78%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10        12432      0.10%     98.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11        14014      0.11%     98.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12         5588      0.05%     98.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13        13790      0.11%     98.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14        10823      0.09%     98.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15        14744      0.12%     99.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16        32097      0.26%     99.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17        16082      0.13%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18        14806      0.12%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19         4127      0.03%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20         4695      0.04%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21         4682      0.04%     99.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22         4080      0.03%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23         5614      0.05%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24        10793      0.09%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25         8494      0.07%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26         1467      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29         1206      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30           90      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31           78      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33          600      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34           99      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35          107      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37          406      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38          311      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40          112      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42          105      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::68            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           68                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean     0.214406                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     1.351732                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0     11767452     96.19%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1        38226      0.31%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2        34585      0.28%     96.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3        37296      0.30%     97.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4       138183      1.13%     98.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5        66156      0.54%     98.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6        12217      0.10%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7        13362      0.11%     98.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8        47342      0.39%     99.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9        19504      0.16%     99.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10        11420      0.09%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11        12478      0.10%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12         8079      0.07%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13         6869      0.06%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14         4248      0.03%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15         5390      0.04%     99.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16         7168      0.06%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17           17      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18           11      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20           11      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21          369      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22           23      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24           15      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25           17      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26           13      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27           19      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28           15      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29          171      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31           11      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            9      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33            6      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35           10      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36           15      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37         1954      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38           19      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39           10      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40           24      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41           58      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42           31      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43           11      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44            8      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45           25      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46           12      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            9      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48           11      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            4      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50            7      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52            8      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53           14      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54            4      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60            7      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::65            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::66            3      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::68            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::71            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::74            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::75            2      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::76            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::77            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::81            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::85            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::86            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::96            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::100            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::102            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::106            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::116            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::118            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::126            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::128            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::136            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::141            1      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          141                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total     12233008                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_old_inst_not_finished          286                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores7.core.cc_buffer.num_fault_insts           35                       # Number of fault insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_bandwidth_reached           32                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed      2515240                       # Number of insts regfile has processes (Unspecified)

---------- End Simulation Statistics   ----------
