<stg><name>runge_kutta_45</name>


<trans_list>

<trans id="559" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="10" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="11" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="28" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="30" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="34" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="39" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="40" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="47" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
<literal name="icmp_ln1696" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="80" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:2 %mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:3 %h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min

]]></Node>
<StgValue><ssdm name="h_min_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:4 %h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max

]]></Node>
<StgValue><ssdm name="h_max_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:5 %atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol

]]></Node>
<StgValue><ssdm name="atol_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:6 %h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0

]]></Node>
<StgValue><ssdm name="h0_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:7 %tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf

]]></Node>
<StgValue><ssdm name="tf_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:8 %tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt

]]></Node>
<StgValue><ssdm name="tt_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:9 %yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy

]]></Node>
<StgValue><ssdm name="yy_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="81" op_0_bw="64">
<![CDATA[
entry_ifconv:10 %Q_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_V_5_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="162" op_0_bw="64">
<![CDATA[
entry_ifconv:11 %X_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_V_7_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="80" op_0_bw="64">
<![CDATA[
entry_ifconv:43 %k_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="80" op_0_bw="64">
<![CDATA[
entry_ifconv:44 %yy_loc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="yy_loc_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="80" op_0_bw="64">
<![CDATA[
entry_ifconv:45 %tt_loc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="tt_loc_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="80" op_0_bw="64">
<![CDATA[
entry_ifconv:46 %c_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="80" op_0_bw="64">
<![CDATA[
entry_ifconv:47 %e_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="64">
<![CDATA[
entry_ifconv:192 %trunc_ln161 = trunc i64 %yy_read

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:194 %trunc_ln163_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %tt_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln163_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="58">
<![CDATA[
entry_ifconv:195 %sext_ln163 = sext i58 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry_ifconv:196 %T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln163

]]></Node>
<StgValue><ssdm name="T_BUS_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="80" op_0_bw="80" op_1_bw="64">
<![CDATA[
entry_ifconv:51 %mu_loc_V = call i80 @ap_fixed_base, i64 %mu_read

]]></Node>
<StgValue><ssdm name="mu_loc_V"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="80" op_0_bw="80" op_1_bw="64">
<![CDATA[
entry_ifconv:52 %atol_loc_V = call i80 @ap_fixed_base, i64 %atol_read

]]></Node>
<StgValue><ssdm name="atol_loc_V"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="80" op_0_bw="80" op_1_bw="64">
<![CDATA[
entry_ifconv:143 %tf_loc_V = call i80 @ap_fixed_base, i64 %tf_read

]]></Node>
<StgValue><ssdm name="tf_loc_V"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="80" op_3_bw="64" op_4_bw="6">
<![CDATA[
entry_ifconv:193 %call_ln161 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_160_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln161

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="80" op_3_bw="64" op_4_bw="6">
<![CDATA[
entry_ifconv:193 %call_ln161 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_160_1, i512 %X_BUS, i80 %yy_loc_V, i64 %yy_read, i6 %trunc_ln161

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
entry_ifconv:198 %T_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %T_BUS_addr

]]></Node>
<StgValue><ssdm name="T_BUS_addr_read"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="512">
<![CDATA[
entry_ifconv:199 %trunc_ln163 = trunc i512 %T_BUS_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:12 %spectopmodule_ln111 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18

]]></Node>
<StgValue><ssdm name="spectopmodule_ln111"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 12288, void @empty_12, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry_ifconv:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 2048, void @empty_0, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry_ifconv:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_35, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_23, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_33, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:48 %specresourcelimit_ln113 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function, void @empty_15

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln113"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:49 %specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function4, void @empty_15

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln115"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:50 %specresourcelimit_ln117 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_15, void @function5, void @empty_15

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln117"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:53 %ireg = bitcast i64 %h_max_read

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:54 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:57 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:58 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:59 %p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:60 %zext_ln604 = zext i53 %p_Result_31

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:61 %man_V_2 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:62 %man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:63 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:64 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:65 %icmp_ln616 = icmp_sgt  i12 %F2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:66 %add_ln616 = add i12 %F2, i12 4036

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:67 %sub_ln616 = sub i12 60, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:68 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:69 %icmp_ln617 = icmp_eq  i12 %F2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:70 %sext_ln618 = sext i54 %man_V_9

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:71 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:72 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 80

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:73 %sext_ln621 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:74 %zext_ln621 = zext i32 %sext_ln621

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:75 %h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="h_max_loc_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="h_max_loc_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:77 %select_ln155 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="80" op_0_bw="32">
<![CDATA[
entry_ifconv:78 %zext_ln639 = zext i32 %sext_ln621

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:79 %h_max_loc_3 = shl i80 %sext_ln618, i80 %zext_ln639

]]></Node>
<StgValue><ssdm name="h_max_loc_3"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:82 %h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln155

]]></Node>
<StgValue><ssdm name="h_max_loc_4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln620"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="and_ln620_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:87 %h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4

]]></Node>
<StgValue><ssdm name="h_max_loc_5"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:88 %sext_ln155 = sext i54 %h_max_loc_5

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln616 = or i1 %or_ln617, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="or_ln616"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %xor_ln616 = xor i1 %or_ln616, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616

]]></Node>
<StgValue><ssdm name="and_ln638"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:92 %h_max_loc_6 = select i1 %and_ln638, i80 %h_max_loc_3, i80 %sext_ln155

]]></Node>
<StgValue><ssdm name="h_max_loc_6"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:93 %icmp_ln616_3 = icmp_slt  i12 %F2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616_3"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln638 = xor i1 %icmp_ln638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638

]]></Node>
<StgValue><ssdm name="and_ln638_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:96 %or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1

]]></Node>
<StgValue><ssdm name="or_ln638"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:97 %h_max_loc_7 = select i1 %or_ln638, i80 0, i80 %h_max_loc_6

]]></Node>
<StgValue><ssdm name="h_max_loc_7"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:98 %ireg_1 = bitcast i64 %h_min_read

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:99 %trunc_ln590_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln590_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:100 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:101 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:102 %zext_ln501_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:103 %trunc_ln600_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln600_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:104 %p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:105 %zext_ln604_1 = zext i53 %p_Result_33

]]></Node>
<StgValue><ssdm name="zext_ln604_1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:106 %man_V_6 = sub i54 0, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:107 %man_V_10 = select i1 %p_Result_32, i54 %man_V_6, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:108 %icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:109 %F2_1 = sub i12 1075, i12 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:110 %icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:111 %add_ln616_1 = add i12 %F2_1, i12 4036

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:112 %sub_ln616_1 = sub i12 60, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln616_1"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:113 %sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:114 %icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln617_1"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:115 %sext_ln618_1 = sext i54 %man_V_10

]]></Node>
<StgValue><ssdm name="sext_ln618_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:116 %icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:117 %icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 80

]]></Node>
<StgValue><ssdm name="icmp_ln638_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:118 %sext_ln621_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln621_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:119 %zext_ln621_1 = zext i32 %sext_ln621_1

]]></Node>
<StgValue><ssdm name="zext_ln621_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:120 %h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1

]]></Node>
<StgValue><ssdm name="h_min_loc_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:121 %h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="h_min_loc_2"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:122 %select_ln155_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="select_ln155_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="80" op_0_bw="32">
<![CDATA[
entry_ifconv:123 %zext_ln639_1 = zext i32 %sext_ln621_1

]]></Node>
<StgValue><ssdm name="zext_ln639_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:124 %h_min_loc_3 = shl i80 %sext_ln618_1, i80 %zext_ln639_1

]]></Node>
<StgValue><ssdm name="h_min_loc_3"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1

]]></Node>
<StgValue><ssdm name="and_ln617_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:127 %h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln155_1

]]></Node>
<StgValue><ssdm name="h_min_loc_4"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:128 %or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1

]]></Node>
<StgValue><ssdm name="or_ln617_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %xor_ln617_1 = xor i1 %or_ln617_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1

]]></Node>
<StgValue><ssdm name="and_ln620_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1

]]></Node>
<StgValue><ssdm name="and_ln620_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:132 %h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4

]]></Node>
<StgValue><ssdm name="h_min_loc_5"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:133 %sext_ln155_1 = sext i54 %h_min_loc_5

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1

]]></Node>
<StgValue><ssdm name="or_ln616_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %xor_ln616_1 = xor i1 %or_ln616_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1

]]></Node>
<StgValue><ssdm name="and_ln638_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:137 %h_min_loc_6 = select i1 %and_ln638_2, i80 %h_min_loc_3, i80 %sext_ln155_1

]]></Node>
<StgValue><ssdm name="h_min_loc_6"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:138 %icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616_4"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1

]]></Node>
<StgValue><ssdm name="and_ln638_3"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3

]]></Node>
<StgValue><ssdm name="or_ln638_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:142 %h_min_loc_7 = select i1 %or_ln638_1, i80 0, i80 %h_min_loc_6

]]></Node>
<StgValue><ssdm name="h_min_loc_7"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:144 %ireg_2 = bitcast i64 %h0_read

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:145 %trunc_ln590_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln590_2"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:146 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:147 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:148 %zext_ln501_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln501_2"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:149 %trunc_ln600_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln600_2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:150 %p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:151 %zext_ln604_2 = zext i53 %p_Result_35

]]></Node>
<StgValue><ssdm name="zext_ln604_2"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:152 %man_V_7 = sub i54 0, i54 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:153 %man_V = select i1 %p_Result_34, i54 %man_V_7, i54 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:154 %icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_2"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:155 %F2_2 = sub i12 1075, i12 %zext_ln501_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:156 %icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616_2"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:157 %add_ln616_2 = add i12 %F2_2, i12 4036

]]></Node>
<StgValue><ssdm name="add_ln616_2"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:158 %sub_ln616_2 = sub i12 60, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln616_2"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:159 %sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:160 %icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln617_2"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:161 %sext_ln618_2 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln618_2"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:162 %icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:163 %icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 80

]]></Node>
<StgValue><ssdm name="icmp_ln638_2"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:164 %sext_ln621_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln621_2"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:165 %zext_ln621_2 = zext i32 %sext_ln621_2

]]></Node>
<StgValue><ssdm name="zext_ln621_2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:166 %h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2

]]></Node>
<StgValue><ssdm name="h_loc_2"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:167 %h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="h_loc_3"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:168 %select_ln623 = select i1 %h_loc_3, i80 1208925819614629174706175, i80 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="80" op_0_bw="32">
<![CDATA[
entry_ifconv:169 %zext_ln639_2 = zext i32 %sext_ln621_2

]]></Node>
<StgValue><ssdm name="zext_ln639_2"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:170 %h_loc_4 = shl i80 %sext_ln618_2, i80 %zext_ln639_2

]]></Node>
<StgValue><ssdm name="h_loc_4"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:171 %xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_2"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2

]]></Node>
<StgValue><ssdm name="and_ln617_2"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2

]]></Node>
<StgValue><ssdm name="or_ln617_2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %xor_ln617_2 = xor i1 %or_ln617_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_2"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2

]]></Node>
<StgValue><ssdm name="and_ln620_4"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2

]]></Node>
<StgValue><ssdm name="and_ln620_5"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2

]]></Node>
<StgValue><ssdm name="or_ln616_2"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln616_2 = xor i1 %or_ln616_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616_2"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2

]]></Node>
<StgValue><ssdm name="and_ln638_4"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:180 %icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616_5"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638_2"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2

]]></Node>
<StgValue><ssdm name="and_ln638_5"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5

]]></Node>
<StgValue><ssdm name="or_ln638_2"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:184 %select_ln638 = select i1 %or_ln638_2, i80 0, i80 %h_loc_4

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4

]]></Node>
<StgValue><ssdm name="or_ln638_3"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:186 %select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V

]]></Node>
<StgValue><ssdm name="select_ln638_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="80" op_0_bw="54">
<![CDATA[
entry_ifconv:187 %sext_ln638 = sext i54 %select_ln638_1

]]></Node>
<StgValue><ssdm name="sext_ln638"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2

]]></Node>
<StgValue><ssdm name="or_ln638_4"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:189 %select_ln638_2 = select i1 %or_ln638_3, i80 %select_ln638, i80 %sext_ln638

]]></Node>
<StgValue><ssdm name="select_ln638_2"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:190 %or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4

]]></Node>
<StgValue><ssdm name="or_ln638_5"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry_ifconv:191 %h_loc_5 = select i1 %or_ln638_5, i80 %select_ln638_2, i80 %select_ln623

]]></Node>
<StgValue><ssdm name="h_loc_5"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:200 %bitcast_ln163 = bitcast i64 %trunc_ln163

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="80" op_0_bw="80" op_1_bw="64">
<![CDATA[
entry_ifconv:201 %ref_tmp = call i80 @ap_fixed_base, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:202 %tt_loc_V_addr = getelementptr i80 %tt_loc_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="80" op_1_bw="11">
<![CDATA[
entry_ifconv:203 %store_ln163 = store i80 %ref_tmp, i11 %tt_loc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="81" op_0_bw="80">
<![CDATA[
entry_ifconv:204 %lhs_V_1 = sext i80 %tf_loc_V

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:205 %c_V_addr_2 = getelementptr i80 %c_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_V_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:206 %c_V_addr_3 = getelementptr i80 %c_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="c_V_addr_3"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:207 %c_V_addr_4 = getelementptr i80 %c_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="c_V_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:208 %c_V_addr_5 = getelementptr i80 %c_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="c_V_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:209 %c_V_addr_6 = getelementptr i80 %c_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="c_V_addr_6"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:210 %c_V_addr_7 = getelementptr i80 %c_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="c_V_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:211 %e_V_addr_1 = getelementptr i80 %e_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_V_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:212 %e_V_addr_2 = getelementptr i80 %e_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_V_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:213 %e_V_addr_3 = getelementptr i80 %e_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="e_V_addr_3"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:214 %e_V_addr_4 = getelementptr i80 %e_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_V_addr_4"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:215 %e_V_addr_5 = getelementptr i80 %e_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="e_V_addr_5"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:216 %e_V_addr_6 = getelementptr i80 %e_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="e_V_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="81" op_0_bw="80">
<![CDATA[
entry_ifconv:217 %conv_i = sext i80 %atol_loc_V

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:218 %icmp_ln1696_2 = icmp_slt  i80 %ref_tmp, i80 %tf_loc_V

]]></Node>
<StgValue><ssdm name="icmp_ln1696_2"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:219 %br_ln169 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
while.body.preheader:0 %br_ln157 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="80" op_0_bw="80" op_1_bw="0" op_2_bw="80" op_3_bw="0">
<![CDATA[
while.body:0 %lhs_V42 = phi i80 %lhs_V, void %if.end.i.i228, i80 %ref_tmp, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="lhs_V42"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
while.body:1 %sub_ln85941 = phi i14 %sub_ln859, void %if.end.i.i228, i14 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="sub_ln85941"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:2 %zext_ln16940 = phi i32 %tk_prev, void %if.end.i.i228, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="zext_ln16940"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:3 %tk_next38 = phi i32 %tk_next, void %if.end.i.i228, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="tk_next38"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:4 %cycles36 = phi i32 %cycles, void %if.end.i.i228, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="cycles36"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="80" op_0_bw="80" op_1_bw="0" op_2_bw="80" op_3_bw="0">
<![CDATA[
while.body:5 %h_loc_1434 = phi i80 %h_loc_8, void %if.end.i.i228, i80 %h_loc_5, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="h_loc_1434"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
while.body:6 %zext_ln157 = zext i32 %zext_ln16940

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:7 %speclooptripcount_ln170 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000000, i64 500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln170"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:8 %specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln172"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:9 %icmp_ln172 = icmp_eq  i32 %zext_ln16940, i32 2047

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:10 %icmp_ln172_1 = icmp_ne  i32 %tk_next38, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln172_1"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:11 %and_ln172 = and i1 %icmp_ln172, i1 %icmp_ln172_1

]]></Node>
<StgValue><ssdm name="and_ln172"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:12 %br_ln172 = br i1 %and_ln172, void %if.else, void %VITIS_LOOP_177_2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln188 = icmp_ult  i32 %zext_ln16940, i32 2047

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %add_ln189 = add i32 %zext_ln16940, i32 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:2 %tk_next_1 = select i1 %icmp_ln188, i32 %add_ln189, i32 %tk_next38

]]></Node>
<StgValue><ssdm name="tk_next_1"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="21" op_0_bw="32">
<![CDATA[
VITIS_LOOP_177_2:0 %trunc_ln174 = trunc i32 %cycles36

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_177_2:1 %shl_ln175 = shl i32 %cycles36, i32 14

]]></Node>
<StgValue><ssdm name="shl_ln175"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_177_2:2 %shl_ln175_1 = shl i32 %cycles36, i32 12

]]></Node>
<StgValue><ssdm name="shl_ln175_1"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_177_2:3 %y_gap_1 = sub i32 %shl_ln175, i32 %shl_ln175_1

]]></Node>
<StgValue><ssdm name="y_gap_1"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
VITIS_LOOP_177_2:4 %shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="35">
<![CDATA[
VITIS_LOOP_177_2:5 %zext_ln177 = zext i35 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_177_2:6 %add_ln177 = add i64 %zext_ln177, i64 %yy_read

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_177_2:7 %trunc_ln4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln177, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="35" op_0_bw="35" op_1_bw="21" op_2_bw="14">
<![CDATA[
VITIS_LOOP_177_2:13 %shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %trunc_ln174, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="35">
<![CDATA[
VITIS_LOOP_177_2:14 %zext_ln180 = zext i35 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_177_2:15 %add_ln180 = add i64 %zext_ln180, i64 %tt_read

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_177_2:16 %trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln180, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_177_2:8 %sext_ln177 = sext i58 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
VITIS_LOOP_177_2:9 %X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln177

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:10 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_177_2:17 %sext_ln180 = sext i58 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
VITIS_LOOP_177_2:18 %T_BUS_addr_1 = getelementptr i512 %T_BUS, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="T_BUS_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
VITIS_LOOP_177_2:19 %empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %T_BUS_addr_1, i32 256

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="313" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="80" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_177_2:11 %call_ln177 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_177_2, i512 %X_BUS, i58 %trunc_ln4, i80 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="80" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_177_2:20 %call_ln180 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_180_3, i512 %T_BUS, i58 %trunc_ln9, i80 %tt_loc_V

]]></Node>
<StgValue><ssdm name="call_ln180"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="315" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="80" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_177_2:11 %call_ln177 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_177_2, i512 %X_BUS, i58 %trunc_ln4, i80 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="80" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_177_2:20 %call_ln180 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_180_3, i512 %T_BUS, i58 %trunc_ln9, i80 %tt_loc_V

]]></Node>
<StgValue><ssdm name="call_ln180"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="317" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:12 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_177_2:21 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="319" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:12 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_177_2:21 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="321" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:12 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_177_2:21 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="323" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:12 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_177_2:21 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="325" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_177_2:12 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
VITIS_LOOP_177_2:21 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_177_2:22 %cycles_1 = add i32 %cycles36, i32 1

]]></Node>
<StgValue><ssdm name="cycles_1"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_177_2:23 %br_ln187 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="81" op_0_bw="80">
<![CDATA[
if.end154:5 %sext_ln859 = sext i80 %lhs_V42

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="81" op_0_bw="80">
<![CDATA[
if.end154:6 %sext_ln859_1 = sext i80 %h_loc_1434

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end154:7 %ret_V = add i81 %sext_ln859, i81 %sext_ln859_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="81" op_1_bw="81">
<![CDATA[
if.end154:8 %icmp_ln1695 = icmp_sgt  i81 %ret_V, i81 %lhs_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
if.end154:9 %h_loc = sub i80 %tf_loc_V, i80 %lhs_V42

]]></Node>
<StgValue><ssdm name="h_loc"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.end154:10 %h_loc_9 = select i1 %icmp_ln1695, i80 %h_loc, i80 %h_loc_1434

]]></Node>
<StgValue><ssdm name="h_loc_9"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:11 %store_ln191 = store i80 0, i3 %c_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:12 %store_ln191 = store i80 0, i3 %c_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end154:0 %cycles = phi i32 %cycles_1, void %VITIS_LOOP_177_2, i32 %cycles36, void %if.else

]]></Node>
<StgValue><ssdm name="cycles"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="21" op_0_bw="32">
<![CDATA[
if.end154:2 %trunc_ln166 = trunc i32 %cycles

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:13 %store_ln191 = store i80 0, i3 %c_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:14 %store_ln191 = store i80 0, i3 %c_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:15 %store_ln191 = store i80 0, i3 %c_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
if.end154:16 %store_ln191 = store i80 0, i3 %c_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="343" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end154:17 %call_ln198 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end154:1 %tk_next = phi i32 0, void %VITIS_LOOP_177_2, i32 %tk_next_1, void %if.else

]]></Node>
<StgValue><ssdm name="tk_next"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="32">
<![CDATA[
if.end154:3 %trunc_ln166_1 = trunc i32 %tk_next

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32">
<![CDATA[
if.end154:4 %trunc_ln166_2 = trunc i32 %tk_next

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end154:17 %call_ln198 = call void @ode_fpga, i80 %k_V, i64 0, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
if.end154:18 %br_ln200 = br void %k_middle.split

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
k_middle.split:0 %i_925 = phi i3 1, void %if.end154, i3 %i, void %for.inc219

]]></Node>
<StgValue><ssdm name="i_925"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
k_middle.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="3">
<![CDATA[
k_middle.split:2 %zext_ln200 = zext i3 %i_925

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="3">
<![CDATA[
k_middle.split:3 %zext_ln209 = zext i3 %i_925

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
k_middle.split:4 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_925, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
k_middle.split:5 %add_ln209 = add i5 %tmp_s, i5 %zext_ln209

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_middle.split:6 %specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
k_middle.split:7 %br_ln202 = br void %for.body184.split

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body184.split:0 %n_124 = phi i3 0, void %k_middle.split, i3 %n, void %for.end201

]]></Node>
<StgValue><ssdm name="n_124"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body184.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body184.split:2 %specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln204"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body184.split:3 %icmp_ln205_1 = icmp_eq  i3 %i_925, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln205_1"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body184.split:4 %n = add i3 %n_124, i3 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body184.split:5 %br_ln205 = br i1 %icmp_ln205_1, void %for.inc199.preheader, void %for.end201

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
for.inc199.preheader:0 %br_ln0 = br void %for.inc199

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc199:0 %j23 = phi i3 %j, void %for.inc199, i3 0, void %for.inc199.preheader

]]></Node>
<StgValue><ssdm name="j23"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="3">
<![CDATA[
for.inc199:3 %zext_ln209_1 = zext i3 %j23

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc199:4 %add_ln209_1 = add i5 %add_ln209, i5 %zext_ln209_1

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="5">
<![CDATA[
for.inc199:5 %zext_ln209_2 = zext i5 %add_ln209_1

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="65" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc199:6 %A_addr = getelementptr i65 %A, i64 0, i64 %zext_ln209_2

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc199:7 %tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j23, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc199:8 %tmp_14 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j23, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="4">
<![CDATA[
for.inc199:9 %zext_ln209_3 = zext i4 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc199:10 %sub_ln209 = sub i6 %tmp_13, i6 %zext_ln209_3

]]></Node>
<StgValue><ssdm name="sub_ln209"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="3">
<![CDATA[
for.inc199:11 %zext_ln209_4 = zext i3 %n_124

]]></Node>
<StgValue><ssdm name="zext_ln209_4"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc199:12 %add_ln209_2 = add i6 %sub_ln209, i6 %zext_ln209_4

]]></Node>
<StgValue><ssdm name="add_ln209_2"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="6">
<![CDATA[
for.inc199:13 %zext_ln209_5 = zext i6 %add_ln209_2

]]></Node>
<StgValue><ssdm name="zext_ln209_5"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc199:14 %k_V_addr_1 = getelementptr i80 %k_V, i64 0, i64 %zext_ln209_5

]]></Node>
<StgValue><ssdm name="k_V_addr_1"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="65" op_0_bw="5">
<![CDATA[
for.inc199:17 %A_load = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="80" op_0_bw="6">
<![CDATA[
for.inc199:19 %k_V_load_1 = load i6 %k_V_addr_1

]]></Node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc199:21 %j = add i3 %j23, i3 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc199:22 %icmp_ln205 = icmp_eq  i3 %j, i3 %i_925

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc199:23 %br_ln205 = br i1 %icmp_ln205, void %for.inc199, void %for.end201.loopexit

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="80" op_0_bw="80" op_1_bw="0" op_2_bw="80" op_3_bw="0">
<![CDATA[
for.inc199:1 %sum_V_1_022 = phi i80 %sum_V_1, void %for.inc199, i80 0, void %for.inc199.preheader

]]></Node>
<StgValue><ssdm name="sum_V_1_022"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc199:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc199:15 %specpipeline_ln207 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln207"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc199:16 %specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="65" op_0_bw="5">
<![CDATA[
for.inc199:17 %A_load = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="80" op_0_bw="65">
<![CDATA[
for.inc199:18 %sext_ln209 = sext i65 %A_load

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="80" op_0_bw="6">
<![CDATA[
for.inc199:19 %k_V_load_1 = load i6 %k_V_addr_1

]]></Node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80">
<![CDATA[
for.inc199:20 %sum_V_1 = call i80 @macply, i80 %sum_V_1_022, i80 %sext_ln209, i80 %k_V_load_1

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
for.end201.loopexit:0 %br_ln0 = br void %for.end201

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="80" op_0_bw="80" op_1_bw="0" op_2_bw="80" op_3_bw="0">
<![CDATA[
for.end201:0 %sum_V_1_021 = phi i80 0, void %for.body184.split, i80 %sum_V_1, void %for.end201.loopexit

]]></Node>
<StgValue><ssdm name="sum_V_1_021"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="160" op_0_bw="160" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.end201:1 %op_V_3 = call i160 @multiply, i80 %h_loc_9, i80 %sum_V_1_021

]]></Node>
<StgValue><ssdm name="op_V_3"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="80" op_0_bw="80" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end201:2 %trunc_ln864_1 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_3, i32 60, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="3">
<![CDATA[
for.end201:3 %zext_ln202 = zext i3 %n_124

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end201:4 %c_V_addr_1 = getelementptr i80 %c_V, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="c_V_addr_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end201:5 %store_ln212 = store i80 %trunc_ln864_1, i3 %c_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end201:6 %icmp_ln202 = icmp_eq  i3 %n_124, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end201:7 %br_ln202 = br i1 %icmp_ln202, void %for.body184.split, void %for.inc219

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc219:1 %i = add i3 %i_925, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc219:2 %icmp_ln200 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="401" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc219:0 %call_ln215 = call void @ode_fpga, i80 %k_V, i64 %zext_ln200, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="402" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc219:0 %call_ln215 = call void @ode_fpga, i80 %k_V, i64 %zext_ln200, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc219:3 %br_ln200 = br i1 %icmp_ln200, void %k_middle.split, void %for.body226.split.preheader

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
for.body226.split.preheader:0 %br_ln0 = br void %for.body226.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body226.split:0 %n19 = phi i3 %n_2, void %for.end243, i3 0, void %for.body226.split.preheader

]]></Node>
<StgValue><ssdm name="n19"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body226.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body226.split:2 %specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln221"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body226.split:3 %n_2 = add i3 %n19, i3 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
for.body226.split:4 %br_ln222 = br void %for.inc241.split

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="410" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc241.split:0 %j_118 = phi i3 0, void %for.body226.split, i3 %j_1, void %for.inc241.split

]]></Node>
<StgValue><ssdm name="j_118"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="3">
<![CDATA[
for.inc241.split:3 %zext_ln222 = zext i3 %j_118

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc241.split:4 %tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_118, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc241.split:5 %tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_118, i1 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="4">
<![CDATA[
for.inc241.split:6 %zext_ln225 = zext i4 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="415" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc241.split:7 %sub_ln225 = sub i6 %tmp_15, i6 %zext_ln225

]]></Node>
<StgValue><ssdm name="sub_ln225"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="3">
<![CDATA[
for.inc241.split:9 %zext_ln225_1 = zext i3 %n19

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc241.split:10 %add_ln225 = add i6 %sub_ln225, i6 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="6">
<![CDATA[
for.inc241.split:11 %zext_ln225_2 = zext i6 %add_ln225

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc241.split:12 %k_V_addr = getelementptr i80 %k_V, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="k_V_addr"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="61" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc241.split:15 %B_addr = getelementptr i61 %B, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="61" op_0_bw="3">
<![CDATA[
for.inc241.split:16 %B_load = load i3 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="80" op_0_bw="6">
<![CDATA[
for.inc241.split:18 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc241.split:20 %j_1 = add i3 %j_118, i3 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc241.split:21 %icmp_ln222 = icmp_eq  i3 %j_118, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc241.split:22 %br_ln222 = br i1 %icmp_ln222, void %for.inc241.split, void %for.end243

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="426" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="80" op_0_bw="80" op_1_bw="0" op_2_bw="80" op_3_bw="0">
<![CDATA[
for.inc241.split:1 %sum_V_017 = phi i80 0, void %for.body226.split, i80 %sum_V, void %for.inc241.split

]]></Node>
<StgValue><ssdm name="sum_V_017"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc241.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="3">
<![CDATA[
for.inc241.split:8 %zext_ln219 = zext i3 %n19

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc241.split:13 %specpipeline_ln223 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln223"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc241.split:14 %specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="61" op_0_bw="3">
<![CDATA[
for.inc241.split:16 %B_load = load i3 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="80" op_0_bw="61">
<![CDATA[
for.inc241.split:17 %sext_ln225 = sext i61 %B_load

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="80" op_0_bw="6">
<![CDATA[
for.inc241.split:18 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80">
<![CDATA[
for.inc241.split:19 %sum_V = call i80 @macply, i80 %sum_V_017, i80 %sext_ln225, i80 %k_V_load

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="435" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="160" op_0_bw="160" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.end243:0 %op_V_2 = call i160 @multiply, i80 %h_loc_9, i80 %sum_V

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="80" op_0_bw="80" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end243:1 %trunc_ln = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_2, i32 60, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end243:2 %c_V_addr = getelementptr i80 %c_V, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="c_V_addr"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end243:3 %store_ln228 = store i80 %trunc_ln, i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end243:4 %icmp_ln219 = icmp_eq  i3 %n19, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end243:5 %br_ln219 = br i1 %icmp_ln219, void %for.body226.split, void %for.end252

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:1 %store_ln884 = store i80 0, i3 %e_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:2 %store_ln884 = store i80 0, i3 %e_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="443" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end252:0 %call_ln230 = call void @ode_fpga, i80 %k_V, i64 6, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:3 %store_ln884 = store i80 0, i3 %e_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:4 %store_ln884 = store i80 0, i3 %e_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="446" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="64" op_3_bw="80" op_4_bw="64" op_5_bw="80" op_6_bw="80" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end252:0 %call_ln230 = call void @ode_fpga, i80 %k_V, i64 6, i80 %yy_loc_V, i64 %zext_ln157, i80 %c_V, i80 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:5 %store_ln884 = store i80 0, i3 %e_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="80" op_1_bw="3">
<![CDATA[
for.end252:6 %store_ln884 = store i80 0, i3 %e_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
for.end252:7 %br_ln233 = br void %err_inner.split

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
err_inner.split:0 %n_215 = phi i3 0, void %for.end252, i3 %n_3, void %for.end288

]]></Node>
<StgValue><ssdm name="n_215"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
err_inner.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="3">
<![CDATA[
err_inner.split:2 %zext_ln233 = zext i3 %n_215

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="3">
<![CDATA[
err_inner.split:3 %zext_ln233_1 = zext i3 %n_215

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
err_inner.split:4 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
err_inner.split:5 %e_V_addr = getelementptr i80 %e_V, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="e_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
err_inner.split:6 %n_3 = add i3 %n_215, i3 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
err_inner.split:7 %store_ln0 = store i80 0, i80 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
err_inner.split:8 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
err_inner.split:9 %br_ln234 = br void %for.inc286.split

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="460" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc286.split:0 %j_214 = phi i3 0, void %err_inner.split, i3 %j_2, void %for.inc286.split

]]></Node>
<StgValue><ssdm name="j_214"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="3">
<![CDATA[
for.inc286.split:2 %zext_ln234 = zext i3 %j_214

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc286.split:3 %tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_214, i3 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="463" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc286.split:4 %tmp_18 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_214, i1 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="4">
<![CDATA[
for.inc286.split:5 %zext_ln237 = zext i4 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc286.split:6 %sub_ln237 = sub i6 %tmp_17, i6 %zext_ln237

]]></Node>
<StgValue><ssdm name="sub_ln237"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc286.split:7 %add_ln237 = add i6 %sub_ln237, i6 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="6">
<![CDATA[
for.inc286.split:8 %zext_ln237_1 = zext i6 %add_ln237

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:9 %k_V_addr_2 = getelementptr i80 %k_V, i64 0, i64 %zext_ln237_1

]]></Node>
<StgValue><ssdm name="k_V_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="57" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:12 %E1_addr = getelementptr i57 %E1, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="E1_addr"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="57" op_0_bw="3">
<![CDATA[
for.inc286.split:13 %E1_load = load i3 %E1_addr

]]></Node>
<StgValue><ssdm name="E1_load"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="80" op_0_bw="6">
<![CDATA[
for.inc286.split:15 %k_V_load_2 = load i6 %k_V_addr_2

]]></Node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc286.split:17 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="80" op_0_bw="3">
<![CDATA[
for.inc286.split:18 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc286.split:19 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc286.split:24 %store_ln233 = store i64 %zext_ln233, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc286.split:25 %j_2 = add i3 %j_214, i3 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc286.split:26 %icmp_ln234 = icmp_eq  i3 %j_214, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc286.split:27 %br_ln234 = br i1 %icmp_ln234, void %for.inc286.split, void %for.end288

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="479" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc286.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc286.split:10 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc286.split:11 %specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="57" op_0_bw="3">
<![CDATA[
for.inc286.split:13 %E1_load = load i3 %E1_addr

]]></Node>
<StgValue><ssdm name="E1_load"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="80" op_0_bw="57">
<![CDATA[
for.inc286.split:14 %sext_ln237 = sext i57 %E1_load

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="80" op_0_bw="6">
<![CDATA[
for.inc286.split:15 %k_V_load_2 = load i6 %k_V_addr_2

]]></Node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
for.inc286.split:16 %reuse_reg_load = load i80 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="486" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="80" op_0_bw="3">
<![CDATA[
for.inc286.split:18 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="487" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.inc286.split:20 %reuse_select = select i1 %addr_cmp, i80 %reuse_reg_load, i80 %e_V_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="488" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80">
<![CDATA[
for.inc286.split:21 %macply_ret = call i80 @macply, i80 %reuse_select, i80 %sext_ln237, i80 %k_V_load_2

]]></Node>
<StgValue><ssdm name="macply_ret"/></StgValue>
</operation>

<operation id="489" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="80" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc286.split:22 %store_ln237 = store i80 %macply_ret, i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc286.split:23 %store_ln237 = store i80 %macply_ret, i80 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="491" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="160" op_0_bw="160" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.end288:0 %op_V_4 = call i160 @multiply, i80 %h_loc_9, i80 %macply_ret

]]></Node>
<StgValue><ssdm name="op_V_4"/></StgValue>
</operation>

<operation id="492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="80" op_0_bw="80" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end288:1 %trunc_ln864_2 = partselect i80 @_ssdm_op_PartSelect.i80.i160.i32.i32, i160 %op_V_4, i32 60, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="493" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="80" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end288:2 %store_ln240 = store i80 %trunc_ln864_2, i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end288:3 %icmp_ln233 = icmp_eq  i3 %n_215, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end288:4 %br_ln233 = br i1 %icmp_ln233, void %err_inner.split, void %for.body304.preheader

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="496" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="162" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body304.preheader:0 %call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="497" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="162" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body304.preheader:0 %call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i80 %e_V, i162 %X_V_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="498" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="162" op_0_bw="162" op_1_bw="0">
<![CDATA[
for.body304.preheader:1 %X_V_7_loc_load = load i162 %X_V_7_loc

]]></Node>
<StgValue><ssdm name="X_V_7_loc_load"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="162" op_2_bw="81">
<![CDATA[
for.body304.preheader:2 %call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="500" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="162" op_2_bw="81">
<![CDATA[
for.body304.preheader:2 %call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i162 %X_V_7_loc_load, i81 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="81" op_0_bw="81" op_1_bw="0">
<![CDATA[
for.body304.preheader:3 %Q_V_5_loc_load = load i81 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="Q_V_5_loc_load"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="81" op_1_bw="81">
<![CDATA[
for.body304.preheader:4 %icmp_ln1698 = icmp_ugt  i81 %Q_V_5_loc_load, i81 %conv_i

]]></Node>
<StgValue><ssdm name="icmp_ln1698"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body304.preheader:5 %br_ln251 = br i1 %icmp_ln1698, void %update, void %if.end.i.i228

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="32">
<![CDATA[
update:0 %idxprom329 = zext i32 %tk_next

]]></Node>
<StgValue><ssdm name="idxprom329"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
update:1 %tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln166_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
update:2 %tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln166_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="507" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
update:3 %sub_ln254 = sub i14 %tmp_21, i14 %tmp_22

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="508" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="80" op_3_bw="14" op_4_bw="80" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update, i14 %sub_ln85941, i80 %yy_loc_V, i14 %sub_ln254, i80 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="509" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
update:5 %add_ln859 = add i80 %lhs_V42, i80 %h_loc_9

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="510" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
update:6 %tt_loc_V_addr_2 = getelementptr i80 %tt_loc_V, i64 0, i64 %idxprom329

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="80" op_1_bw="11">
<![CDATA[
update:7 %store_ln256 = store i80 %add_ln859, i11 %tt_loc_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="512" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="80" op_3_bw="14" op_4_bw="80" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update, i14 %sub_ln85941, i80 %yy_loc_V, i14 %sub_ln254, i80 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="513" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
update:8 %br_ln263 = br void %if.end.i.i228

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="514" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end.i.i228:1 %tk_prev = phi i32 %tk_next, void %update, i32 %zext_ln16940, void %for.body304.preheader

]]></Node>
<StgValue><ssdm name="tk_prev"/></StgValue>
</operation>

<operation id="515" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="32">
<![CDATA[
if.end.i.i228:2 %trunc_ln260 = trunc i32 %tk_prev

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="516" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="32">
<![CDATA[
if.end.i.i228:3 %trunc_ln260_1 = trunc i32 %tk_prev

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="517" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i228:12 %zext_ln169 = zext i32 %tk_prev

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="518" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
if.end.i.i228:13 %tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln260_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
if.end.i.i228:14 %tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln260, i1 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="520" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i.i228:15 %sub_ln859 = sub i14 %tmp_19, i14 %tmp_20

]]></Node>
<StgValue><ssdm name="sub_ln859"/></StgValue>
</operation>

<operation id="521" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i228:16 %tt_loc_V_addr_1 = getelementptr i80 %tt_loc_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr_1"/></StgValue>
</operation>

<operation id="522" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="80" op_0_bw="11" op_1_bw="0">
<![CDATA[
if.end.i.i228:17 %lhs_V = load i11 %tt_loc_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="523" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="61" op_0_bw="61" op_1_bw="0" op_2_bw="61" op_3_bw="0">
<![CDATA[
if.end.i.i228:0 %scale_V = phi i61 1279742870113600256, void %update, i61 1141392289560778496, void %for.body304.preheader

]]></Node>
<StgValue><ssdm name="scale_V"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="140" op_0_bw="80">
<![CDATA[
if.end.i.i228:4 %sext_ln1316 = sext i80 %h_loc_9

]]></Node>
<StgValue><ssdm name="sext_ln1316"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="140" op_0_bw="61">
<![CDATA[
if.end.i.i228:5 %zext_ln1319 = zext i61 %scale_V

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end.i.i228:6 %r_V_5 = mul i140 %zext_ln1319, i140 %sext_ln1316

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="80" op_0_bw="80" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i228:7 %trunc_ln864_3 = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %r_V_5, i32 60, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
if.end.i.i228:8 %icmp_ln1696_1 = icmp_slt  i80 %trunc_ln864_3, i80 %h_max_loc_7

]]></Node>
<StgValue><ssdm name="icmp_ln1696_1"/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.end.i.i228:9 %select_ln269 = select i1 %icmp_ln1696_1, i80 %trunc_ln864_3, i80 %h_max_loc_7

]]></Node>
<StgValue><ssdm name="select_ln269"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
if.end.i.i228:10 %icmp_ln1695_1 = icmp_sgt  i80 %select_ln269, i80 %h_min_loc_7

]]></Node>
<StgValue><ssdm name="icmp_ln1695_1"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.end.i.i228:11 %h_loc_8 = select i1 %icmp_ln1695_1, i80 %select_ln269, i80 %h_min_loc_7

]]></Node>
<StgValue><ssdm name="h_loc_8"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="80" op_0_bw="11" op_1_bw="0">
<![CDATA[
if.end.i.i228:17 %lhs_V = load i11 %tt_loc_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
if.end.i.i228:18 %icmp_ln1696 = icmp_slt  i80 %lhs_V, i80 %tf_loc_V

]]></Node>
<StgValue><ssdm name="icmp_ln1696"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i228:19 %br_ln169 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
<literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit:0 %br_ln0 = br void %while.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="536" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end:0 %tk_next37 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="tk_next37"/></StgValue>
</operation>

<operation id="537" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
while.end:1 %cycles35 = phi i21 0, void %entry_ifconv, i21 %trunc_ln166, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="cycles35"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
while.end:2 %t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %cycles35, i11 0

]]></Node>
<StgValue><ssdm name="t_gap"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="21">
<![CDATA[
while.end:3 %trunc_ln274 = trunc i21 %cycles35

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
while.end:4 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln274, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="20" op_0_bw="21">
<![CDATA[
while.end:5 %trunc_ln274_1 = trunc i21 %cycles35

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
while.end:6 %shl_ln274_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln274_1, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln274_1"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:7 %y_gap = sub i32 %shl_ln, i32 %shl_ln274_1

]]></Node>
<StgValue><ssdm name="y_gap"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:8 %empty_68 = shl i32 %tk_next37, i32 3

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:9 %empty_69 = shl i32 %tk_next37, i32 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:10 %empty_70 = sub i32 %empty_68, i32 %empty_69

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:11 %mul366 = add i32 %empty_70, i32 6

]]></Node>
<StgValue><ssdm name="mul366"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
while.end:12 %shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="549" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="80" op_4_bw="64" op_5_bw="35" op_6_bw="6" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
while.end:13 %call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul366, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln161

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="550" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:14 %add382 = add i32 %tk_next37, i32 1

]]></Node>
<StgValue><ssdm name="add382"/></StgValue>
</operation>

<operation id="551" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="35" op_0_bw="35" op_1_bw="21" op_2_bw="14">
<![CDATA[
while.end:15 %shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i21.i14, i21 %cycles35, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="552" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="64">
<![CDATA[
while.end:16 %trunc_ln279 = trunc i64 %tt_read

]]></Node>
<StgValue><ssdm name="trunc_ln279"/></StgValue>
</operation>

<operation id="553" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="80" op_4_bw="64" op_5_bw="35" op_6_bw="6" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
while.end:17 %call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add382, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln279

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="554" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:18 %add_ln282 = add i32 %t_gap, i32 %add382

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end:19 %write_ln282 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln282

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="556" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="80" op_4_bw="64" op_5_bw="35" op_6_bw="6" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
while.end:13 %call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_y, i512 %X_BUS, i32 %mul366, i80 %yy_loc_V, i64 %yy_read, i35 %shl_ln1, i6 %trunc_ln161

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="557" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="80" op_4_bw="64" op_5_bw="35" op_6_bw="6" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
while.end:17 %call_ln188 = call void @runge_kutta_45_Pipeline_last_copy_t, i512 %T_BUS, i32 %add382, i80 %tt_loc_V, i64 %tt_read, i35 %shl_ln4, i6 %trunc_ln279

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0">
<![CDATA[
while.end:20 %ret_ln283 = ret

]]></Node>
<StgValue><ssdm name="ret_ln283"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
