Fitter Status : Successful - Sun Oct 12 18:13:10 2025
Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
Revision Name : UART_FPGA
Top-level Entity Name : de1_soc_uart
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Final
Logic utilization (in ALMs) : 1,074 / 32,070 ( 3 % )
Total registers : 1414
Total pins : 368 / 457 ( 81 % )
Total virtual pins : 0
Total block memory bits : 16,384 / 4,065,280 ( < 1 % )
Total RAM Blocks : 3 / 397 ( < 1 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 1 / 4 ( 25 % )
