Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Sep 28 18:04:48 2024
| Host             : Ghamry running 64-bit major release  (build 9200)
| Command          : report_power -file FIFO_power_routed.rpt -pb FIFO_power_summary_routed.pb -rpx FIFO_power_routed.rpx
| Design           : FIFO
| Device           : xcvu13p-fhga2104-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 18.355       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 14.901       |
| Device Static (W)        | 3.453        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 90.1         |
| Junction Temperature (C) | 34.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.318 |      239 |       --- |             --- |
|   LUT as Logic |     0.298 |       58 |   1728000 |           <0.01 |
|   Register     |     0.020 |      157 |   3456000 |           <0.01 |
|   BUFG         |    <0.001 |        1 |       128 |            0.78 |
|   Others       |     0.000 |        2 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       16 |   1728000 |           <0.01 |
| Signals        |     0.653 |      197 |       --- |             --- |
| I/O            |    13.930 |       43 |       832 |            5.17 |
| Static Power   |     3.453 |          |           |                 |
| Total          |    18.355 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.900 |     2.747 |       1.079 |      1.667 |
| Vccint_io  |       0.900 |     0.889 |       0.735 |      0.153 |
| Vccbram    |       0.900 |     0.029 |       0.000 |      0.029 |
| Vccaux     |       1.800 |     0.857 |       0.000 |      0.857 |
| Vccaux_io  |       1.800 |     1.715 |       1.611 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     5.761 |       5.761 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| FIFO                   |    14.901 |
|   mem_reg[0][0]_i_1    |     0.013 |
|   mem_reg[0][10]_i_1   |     0.012 |
|   mem_reg[0][11]_i_1   |     0.012 |
|   mem_reg[0][12]_i_1   |     0.017 |
|   mem_reg[0][13]_i_1   |     0.014 |
|   mem_reg[0][14]_i_1   |     0.013 |
|   mem_reg[0][15]_i_2   |     0.014 |
|   mem_reg[0][1]_i_1    |     0.013 |
|   mem_reg[0][2]_i_1    |     0.013 |
|   mem_reg[0][3]_i_1    |     0.012 |
|   mem_reg[0][4]_i_1    |     0.012 |
|   mem_reg[0][5]_i_1    |     0.010 |
|   mem_reg[0][6]_i_1    |     0.011 |
|   mem_reg[0][7]_i_1    |     0.013 |
|   mem_reg[0][8]_i_1    |     0.014 |
|   mem_reg[0][9]_i_1    |     0.011 |
|   n_0_96_BUFG_inst_i_1 |     0.006 |
|   wr_ptr_reg[2]_i_4    |     0.016 |
|   wr_ptr_reg[2]_i_5    |     0.014 |
|   wr_ptr_reg[2]_i_6    |    <0.001 |
+------------------------+-----------+


