
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v' to AST representation.
Generating RTLIL representation for module `\eltwise_layer'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\eltwise_cu'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\input_logic'.
Generating RTLIL representation for module `\pe_array'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mul'.
Generating RTLIL representation for module `\seq_add'.
Generating RTLIL representation for module `\seq_sub'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2815: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2817: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2819: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub            
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   2 design levels: seq_sub             
root of   2 design levels: seq_add             
root of   2 design levels: seq_mul             
root of   3 design levels: processing_element  
root of   4 design levels: pe_array            
root of   0 design levels: input_logic         
root of   0 design levels: output_logic        
root of   5 design levels: eltwise_cu          
root of   0 design levels: ram                 
root of   6 design levels: eltwise_layer       
Automatically selected eltwise_layer as design top module.

2.2. Analyzing design hierarchy..
Top module:  \eltwise_layer
Used module:     \eltwise_cu
Used module:         \pe_array
Used module:             \processing_element
Used module:                 \seq_sub
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:                 \seq_add
Used module:                 \seq_mul
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \output_logic
Used module:         \input_logic
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \eltwise_layer
Used module:     \eltwise_cu
Used module:         \pe_array
Used module:             \processing_element
Used module:                 \seq_sub
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:                 \seq_add
Used module:                 \seq_mul
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \output_logic
Used module:         \input_logic
Used module:     \ram
Removed 0 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299 in module FPAddSub_AlignShift2.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297 in module FPAddSub_AlignShift1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2590$292 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229 in module FPMult_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1778$228 in module seq_sub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227 in module seq_sub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1727$226 in module seq_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225 in module seq_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1680$224 in module seq_mul.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223 in module seq_mul.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1538$188 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1482$153 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132 in module eltwise_cu.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94 in module ram.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57 in module ram.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23 in module eltwise_layer.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18 in module eltwise_layer.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17 in module eltwise_layer.
Removed a total of 5 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 94 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2774$321'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299'.
     1/9: $0\Lvl3[7:0] [7]
     2/9: $0\Lvl3[7:0] [5]
     3/9: $0\Lvl3[7:0] [6]
     4/9: $0\Lvl3[7:0] [4]
     5/9: $0\Lvl3[7:0] [3]
     6/9: $0\Lvl3[7:0] [2]
     7/9: $0\Lvl3[7:0] [1]
     8/9: $0\Lvl3[7:0] [0]
     9/9: $1\j[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297'.
     1/8: $0\Lvl2[7:0] [7:4]
     2/8: $0\Lvl2[7:0] [1]
     3/8: $0\Lvl2[7:0] [0]
     4/8: $0\Lvl2[7:0] [3]
     5/8: $0\Lvl2[7:0] [2]
     6/8: $3\i[31:0]
     7/8: $2\i[31:0]
     8/8: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2590$292'.
     1/1: $0\Lvl1[7:0]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
     1/4: $0\pipe_8[38:0]
     2/4: $0\pipe_5[35:0]
     3/4: $0\pipe_3[39:0]
     4/4: $0\pipe_1[53:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[55:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1778$228'.
     1/1: $0\sub_out_temp_reg[15:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1727$226'.
     1/1: $0\sum_out_temp_reg[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1680$224'.
     1/1: $0\mul_out_temp_reg[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1538$188'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1482$153'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
     1/3: $0\a_mem_access[0:0]
     2/3: $0\a_addr[9:0]
     3/3: $0\iterations[7:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
     1/4: $0\cnt[7:0]
     2/4: $0\c_data_available[0:0]
     3/4: $0\c_addr[9:0]
     4/4: $0\c_data_out[63:0]
Creating decoders for process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132'.
     1/2: $0\clk_cnt[31:0]
     2/2: $0\done_eltwise_op[0:0]
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_EN[15:0]$121
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_DATA[15:0]$120
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_ADDR[31:0]$119
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_EN[15:0]$117
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_DATA[15:0]$116
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_ADDR[31:0]$115
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_EN[15:0]$113
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_DATA[15:0]$112
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_ADDR[31:0]$111
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_EN[15:0]$109
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_DATA[15:0]$108
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_ADDR[31:0]$107
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_EN[15:0]$84
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_DATA[15:0]$83
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_ADDR[31:0]$82
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_EN[15:0]$80
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_DATA[15:0]$79
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_ADDR[31:0]$78
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_EN[15:0]$76
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_DATA[15:0]$75
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_ADDR[31:0]$74
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_EN[15:0]$72
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_DATA[15:0]$71
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_ADDR[31:0]$70
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
     1/12: $0\iterations[31:0]
     2/12: $0\validity_mask_b[3:0]
     3/12: $0\validity_mask_a[3:0]
     4/12: $0\address_mat_c[9:0]
     5/12: $0\address_mat_b[9:0]
     6/12: $0\address_mat_a[9:0]
     7/12: $0\state_apb[1:0]
     8/12: $0\reg_dummy[31:0]
     9/12: $0\clear_done_reg[0:0]
    10/12: $0\start_reg[0:0]
    11/12: $0\PREADY[0:0]
    12/12: $0\PRDATA[31:0]
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18'.
     1/2: $0\state[3:0]
     2/2: $0\start_eltwise_op[0:0]
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17'.
     1/55: $1\bram_rdata_ext[63:0]
     2/55: $1\bram_we_a_0_ext[3:0]
     3/55: $1\bram_wdata_a_0_ext[63:0]
     4/55: $1\bram_addr_a_0_ext[9:0]
     5/55: $1\bram_we_c_5_ext[3:0]
     6/55: $1\bram_wdata_c_5_ext[63:0]
     7/55: $1\bram_addr_c_5_ext[9:0]
     8/55: $1\bram_we_c_4_ext[3:0]
     9/55: $1\bram_wdata_c_4_ext[63:0]
    10/55: $1\bram_addr_c_4_ext[9:0]
    11/55: $1\bram_we_c_3_ext[3:0]
    12/55: $1\bram_wdata_c_3_ext[63:0]
    13/55: $1\bram_addr_c_3_ext[9:0]
    14/55: $1\bram_we_c_2_ext[3:0]
    15/55: $1\bram_wdata_c_2_ext[63:0]
    16/55: $1\bram_addr_c_2_ext[9:0]
    17/55: $1\bram_we_c_1_ext[3:0]
    18/55: $1\bram_wdata_c_1_ext[63:0]
    19/55: $1\bram_addr_c_1_ext[9:0]
    20/55: $1\bram_we_c_0_ext[3:0]
    21/55: $1\bram_wdata_c_0_ext[63:0]
    22/55: $1\bram_addr_c_0_ext[9:0]
    23/55: $1\bram_we_b_5_ext[3:0]
    24/55: $1\bram_wdata_b_5_ext[63:0]
    25/55: $1\bram_addr_b_5_ext[9:0]
    26/55: $1\bram_we_b_4_ext[3:0]
    27/55: $1\bram_wdata_b_4_ext[63:0]
    28/55: $1\bram_addr_b_4_ext[9:0]
    29/55: $1\bram_we_b_3_ext[3:0]
    30/55: $1\bram_wdata_b_3_ext[63:0]
    31/55: $1\bram_addr_b_3_ext[9:0]
    32/55: $1\bram_we_b_2_ext[3:0]
    33/55: $1\bram_wdata_b_2_ext[63:0]
    34/55: $1\bram_addr_b_2_ext[9:0]
    35/55: $1\bram_we_b_1_ext[3:0]
    36/55: $1\bram_wdata_b_1_ext[63:0]
    37/55: $1\bram_addr_b_1_ext[9:0]
    38/55: $1\bram_we_b_0_ext[3:0]
    39/55: $1\bram_wdata_b_0_ext[63:0]
    40/55: $1\bram_addr_b_0_ext[9:0]
    41/55: $1\bram_we_a_5_ext[3:0]
    42/55: $1\bram_wdata_a_5_ext[63:0]
    43/55: $1\bram_addr_a_5_ext[9:0]
    44/55: $1\bram_we_a_3_ext[3:0]
    45/55: $1\bram_wdata_a_3_ext[63:0]
    46/55: $1\bram_addr_a_3_ext[9:0]
    47/55: $1\bram_we_a_1_ext[3:0]
    48/55: $1\bram_wdata_a_1_ext[63:0]
    49/55: $1\bram_addr_a_1_ext[9:0]
    50/55: $1\bram_we_a_4_ext[3:0]
    51/55: $1\bram_wdata_a_4_ext[63:0]
    52/55: $1\bram_addr_a_4_ext[9:0]
    53/55: $1\bram_we_a_2_ext[3:0]
    54/55: $1\bram_wdata_a_2_ext[63:0]
    55/55: $1\bram_addr_a_2_ext[9:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324': $auto$proc_dlatch.cc:427:proc_dlatch$1668
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323': $auto$proc_dlatch.cc:427:proc_dlatch$1677
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323': $auto$proc_dlatch.cc:427:proc_dlatch$1700
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323': $auto$proc_dlatch.cc:427:proc_dlatch$1717
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323': $auto$proc_dlatch.cc:427:proc_dlatch$1728
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2774$321'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299': $auto$proc_dlatch.cc:427:proc_dlatch$1737
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297': $auto$proc_dlatch.cc:427:proc_dlatch$1782
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2590$292'.
No latch inferred for signal `\eltwise_layer.\bram_rdata_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17'.
Latch inferred for signal `\eltwise_layer.\bram_addr_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1793
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1804
Latch inferred for signal `\eltwise_layer.\bram_we_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1815
Latch inferred for signal `\eltwise_layer.\bram_addr_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1826
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1837
Latch inferred for signal `\eltwise_layer.\bram_we_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1848
Latch inferred for signal `\eltwise_layer.\bram_addr_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1859
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1870
Latch inferred for signal `\eltwise_layer.\bram_we_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1881
Latch inferred for signal `\eltwise_layer.\bram_addr_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1892
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1903
Latch inferred for signal `\eltwise_layer.\bram_we_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1914
Latch inferred for signal `\eltwise_layer.\bram_addr_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1925
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1936
Latch inferred for signal `\eltwise_layer.\bram_we_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1947
Latch inferred for signal `\eltwise_layer.\bram_addr_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1958
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1969
Latch inferred for signal `\eltwise_layer.\bram_we_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1980
Latch inferred for signal `\eltwise_layer.\bram_addr_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$1991
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2002
Latch inferred for signal `\eltwise_layer.\bram_we_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2013
Latch inferred for signal `\eltwise_layer.\bram_addr_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2024
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2035
Latch inferred for signal `\eltwise_layer.\bram_we_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2046
Latch inferred for signal `\eltwise_layer.\bram_addr_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2057
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2068
Latch inferred for signal `\eltwise_layer.\bram_we_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2079
Latch inferred for signal `\eltwise_layer.\bram_addr_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2090
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2101
Latch inferred for signal `\eltwise_layer.\bram_we_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2112
Latch inferred for signal `\eltwise_layer.\bram_addr_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2123
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2134
Latch inferred for signal `\eltwise_layer.\bram_we_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2145
Latch inferred for signal `\eltwise_layer.\bram_addr_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2156
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2167
Latch inferred for signal `\eltwise_layer.\bram_we_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2178
Latch inferred for signal `\eltwise_layer.\bram_addr_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2189
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2200
Latch inferred for signal `\eltwise_layer.\bram_we_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2211
Latch inferred for signal `\eltwise_layer.\bram_addr_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2222
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2233
Latch inferred for signal `\eltwise_layer.\bram_we_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2244
Latch inferred for signal `\eltwise_layer.\bram_addr_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2255
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2266
Latch inferred for signal `\eltwise_layer.\bram_we_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2277
Latch inferred for signal `\eltwise_layer.\bram_addr_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2288
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2299
Latch inferred for signal `\eltwise_layer.\bram_we_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2310
Latch inferred for signal `\eltwise_layer.\bram_addr_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2321
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2332
Latch inferred for signal `\eltwise_layer.\bram_we_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2343
Latch inferred for signal `\eltwise_layer.\bram_addr_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2354
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2365
Latch inferred for signal `\eltwise_layer.\bram_we_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17': $auto$proc_dlatch.cc:427:proc_dlatch$2376

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FPAddSub.\pipe_1' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
  created $dff cell `$procdff$2377' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_3' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
  created $dff cell `$procdff$2378' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_5' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
  created $dff cell `$procdff$2379' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_8' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
  created $dff cell `$procdff$2380' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
  created $dff cell `$procdff$2381' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
  created $dff cell `$procdff$2382' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
  created $dff cell `$procdff$2383' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\seq_sub.\sub_out_temp_reg' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1778$228'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `\seq_sub.\a_flopped' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `\seq_sub.\b_flopped' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `\seq_add.\sum_out_temp_reg' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1727$226'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `\seq_add.\a_flopped' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `\seq_add.\b_flopped' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `\seq_mul.\mul_out_temp_reg' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1680$224'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `\seq_mul.\a_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `\seq_mul.\b_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `\input_logic.\b_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1538$188'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `\input_logic.\b_addr' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `\input_logic.\b_mem_access' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1482$153'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `\input_logic.\iterations' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `\input_logic.\a_addr' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `\output_logic.\cnt' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `\eltwise_cu.\done_eltwise_op' using process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `\eltwise_cu.\clk_cnt' using process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `\ram.\q1' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$53_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2413' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2414' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$54_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$55_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1143$56_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
  created $dff cell `$procdff$2421' with positive edge clock.
Creating register for signal `\ram.\q0' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2422' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2423' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$49_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$50_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$51_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1133$52_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `\eltwise_layer.\PRDATA' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `\eltwise_layer.\PREADY' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `\eltwise_layer.\start_reg' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `\eltwise_layer.\clear_done_reg' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\eltwise_layer.\reg_dummy' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `\eltwise_layer.\state_apb' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_a' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_b' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_c' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\eltwise_layer.\validity_mask_a' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\eltwise_layer.\validity_mask_b' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\eltwise_layer.\iterations' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\eltwise_layer.\start_eltwise_op' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `\eltwise_layer.\state' using process `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18'.
  created $dff cell `$procdff$2449' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2825$324'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2810$323'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2774$321'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2660$299'.
Found and cleaned up 3 empty switches in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2606$297'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2590$292'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2590$292'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2308$261'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1874$229'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1778$228'.
Removing empty process `seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1778$228'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227'.
Removing empty process `seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1758$227'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1727$226'.
Removing empty process `seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1727$226'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225'.
Removing empty process `seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1710$225'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1680$224'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1680$224'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1663$223'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1538$188'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1538$188'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1519$183'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1482$153'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1482$153'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1460$147'.
Found and cleaned up 2 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1377$140'.
Found and cleaned up 3 empty switches in `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132'.
Removing empty process `eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1250$132'.
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1140$94'.
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1130$57'.
Found and cleaned up 8 empty switches in `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:762$23'.
Found and cleaned up 5 empty switches in `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:703$18'.
Found and cleaned up 1 empty switch in `\eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:324$17'.
Cleaned up 50 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
<suppressed ~13 debug messages>
Optimizing module FPAddSub_AlignShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module seq_sub.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module processing_element.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module input_logic.
<suppressed ~10 debug messages>
Optimizing module output_logic.
Optimizing module eltwise_cu.
<suppressed ~3 debug messages>
Optimizing module ram.
Optimizing module eltwise_layer.
<suppressed ~298 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module seq_sub.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module processing_element.
Optimizing module pe_array.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module eltwise_cu.
Optimizing module ram.
<suppressed ~4 debug messages>
Optimizing module eltwise_layer.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~96 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~75 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\input_logic'.
<suppressed ~21 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~3 debug messages>
Finding identical cells in module `\eltwise_cu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ram'.
<suppressed ~27 debug messages>
Finding identical cells in module `\eltwise_layer'.
<suppressed ~366 debug messages>
Removed a total of 291 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$560.
    dead port 2/5 on $pmux $procmux$560.
    dead port 3/5 on $pmux $procmux$560.
    dead port 4/5 on $pmux $procmux$560.
    dead port 5/5 on $pmux $procmux$560.
    dead port 1/5 on $pmux $procmux$571.
    dead port 2/5 on $pmux $procmux$571.
    dead port 3/5 on $pmux $procmux$571.
    dead port 4/5 on $pmux $procmux$571.
    dead port 5/5 on $pmux $procmux$571.
    dead port 1/5 on $pmux $procmux$538.
    dead port 2/5 on $pmux $procmux$538.
    dead port 3/5 on $pmux $procmux$538.
    dead port 4/5 on $pmux $procmux$538.
    dead port 5/5 on $pmux $procmux$538.
    dead port 1/5 on $pmux $procmux$549.
    dead port 2/5 on $pmux $procmux$549.
    dead port 3/5 on $pmux $procmux$549.
    dead port 4/5 on $pmux $procmux$549.
    dead port 5/5 on $pmux $procmux$549.
    dead port 1/5 on $pmux $procmux$527.
    dead port 2/5 on $pmux $procmux$527.
    dead port 3/5 on $pmux $procmux$527.
    dead port 4/5 on $pmux $procmux$527.
    dead port 5/5 on $pmux $procmux$527.
    dead port 1/3 on $pmux $procmux$582.
    dead port 2/3 on $pmux $procmux$582.
    dead port 3/3 on $pmux $procmux$582.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2600$296.
    dead port 2/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2600$296.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2120$259: \PreShiftM -> { 1'0 \PreShiftM [6:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2120$259: { 1'0 \PreShiftM [7:1] } -> { 2'01 \PreShiftM [6:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$727: \done_eltwise_op -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 30 multiplexer ports.
<suppressed ~139 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$478: $auto$opt_reduce.cc:134:opt_mux$2459
    New ctrl vector for $pmux cell $procmux$473: { }
    New ctrl vector for $pmux cell $procmux$468: { $procmux$481_CMP $auto$opt_reduce.cc:134:opt_mux$2461 }
    New ctrl vector for $pmux cell $procmux$465: $procmux$479_CMP
    New ctrl vector for $pmux cell $procmux$380: { $procmux$459_CMP $procmux$458_CMP $auto$opt_reduce.cc:134:opt_mux$2463 }
    New ctrl vector for $pmux cell $procmux$375: { $procmux$459_CMP $auto$opt_reduce.cc:134:opt_mux$2465 }
    New ctrl vector for $pmux cell $procmux$455: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$492: { $procmux$526_CMP $procmux$525_CMP $auto$opt_reduce.cc:134:opt_mux$2467 }
    New ctrl vector for $pmux cell $procmux$522: { }
    New ctrl vector for $pmux cell $procmux$482: { $procmux$526_CMP $auto$opt_reduce.cc:134:opt_mux$2469 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \seq_sub.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
    New ctrl vector for $mux cell $procmux$694: { }
  Optimizing cells in module \output_logic.
  Optimizing cells in module \eltwise_cu.
    New ctrl vector for $mux cell $procmux$727: { }
    New ctrl vector for $mux cell $procmux$718: { }
    New ctrl vector for $mux cell $procmux$721: { }
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \ram.
    Consolidated identical input bits for $mux cell $procmux$799:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$799_Y
      New ports: A=1'0, B=1'1, Y=$procmux$799_Y [0]
      New connections: $procmux$799_Y [15:1] = { $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] $procmux$799_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$790:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$790_Y
      New ports: A=1'0, B=1'1, Y=$procmux$790_Y [0]
      New connections: $procmux$790_Y [15:1] = { $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] $procmux$790_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$781:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$781_Y
      New ports: A=1'0, B=1'1, Y=$procmux$781_Y [0]
      New connections: $procmux$781_Y [15:1] = { $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] $procmux$781_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$772:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$772_Y
      New ports: A=1'0, B=1'1, Y=$procmux$772_Y [0]
      New connections: $procmux$772_Y [15:1] = { $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] $procmux$772_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$763:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$763_Y
      New ports: A=1'0, B=1'1, Y=$procmux$763_Y [0]
      New connections: $procmux$763_Y [15:1] = { $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] $procmux$763_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$754:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$754_Y
      New ports: A=1'0, B=1'1, Y=$procmux$754_Y [0]
      New connections: $procmux$754_Y [15:1] = { $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] $procmux$754_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$745:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$745_Y
      New ports: A=1'0, B=1'1, Y=$procmux$745_Y [0]
      New connections: $procmux$745_Y [15:1] = { $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] $procmux$745_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$736:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$736_Y
      New ports: A=1'0, B=1'1, Y=$procmux$736_Y [0]
      New connections: $procmux$736_Y [15:1] = { $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] $procmux$736_Y [0] }
  Optimizing cells in module \ram.
  Optimizing cells in module \eltwise_layer.
    New ctrl vector for $pmux cell $procmux$910: $auto$opt_reduce.cc:134:opt_mux$2471
  Optimizing cells in module \eltwise_layer.
Performed a total of 23 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\eltwise_layer'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$1782 ($dlatch) from module FPAddSub_AlignShift1.
Adding SRST signal on $procdff$2377 ($dff) from module FPAddSub (D = { \Opout_0 \Aout_0 \Bout_0 \Sa_0 \Sb_0 \ShiftDet_0 \InputExc_0 }, Q = \pipe_1, rval = 54'000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2378 ($dff) from module FPAddSub (D = { \pipe_1 [53] \pipe_1 [22:21] \MaxAB_1 \CExp_1 \Shift_1 \Mmax_1 \pipe_1 [4:0] \MminS_2 }, Q = \pipe_3, rval = 40'0000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2379 ($dff) from module FPAddSub (D = { \pipe_3 [39] \PSgn_4 \Opr_4 \pipe_3 [38:28] \pipe_3 [12:8] \Sum_4 }, Q = \pipe_5, rval = 36'000000000000000000000000000000000000).
Adding SRST signal on $procdff$2380 ($dff) from module FPAddSub (D = { \FG_8 \pipe_5 [35:34] \pipe_5 [32:17] \NormM_8 \NormE_8 \ZeroSum_8 \NegE_8 \R_8 \S_8 }, Q = \pipe_8, rval = 39'000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2381 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$2382 ($dff) from module FPMult_16 (D = { \pipe_0 [22:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [54:0], rval = 55'0000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2383 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$2384 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2385 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Adding SRST signal on $procdff$2386 ($dff) from module seq_sub (D = \sub_out_temp, Q = \sub_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2387 ($dff) from module seq_sub (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2388 ($dff) from module seq_sub (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2389 ($dff) from module seq_add (D = \sum_out_temp, Q = \sum_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2390 ($dff) from module seq_add (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2391 ($dff) from module seq_add (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2392 ($dff) from module seq_mul (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2393 ($dff) from module seq_mul (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2394 ($dff) from module seq_mul (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding EN signal on $procdff$2396 ($dff) from module input_logic (D = $procmux$670_Y, Q = \b_addr).
Adding SRST signal on $procdff$2397 ($dff) from module input_logic (D = $procmux$662_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2494 ($sdff) from module input_logic (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$2398 ($dff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1487$157_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$2401 ($dff) from module input_logic (D = $procmux$678_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2501 ($sdff) from module input_logic (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$2399 ($dff) from module input_logic (D = $procmux$688_Y, Q = \iterations, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2503 ($sdff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1474$152_Y [7:0], Q = \iterations).
Adding SRST signal on $procdff$2395 ($dff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1543$192_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$2400 ($dff) from module input_logic (D = $procmux$686_Y, Q = \a_addr).
Adding SRST signal on $procdff$2405 ($dff) from module output_logic (D = $procmux$694_Y, Q = \cnt, rval = 8'00000000).
Adding SRST signal on $procdff$2404 ($dff) from module output_logic (D = $procmux$700_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2514 ($sdff) from module output_logic (D = 1'1, Q = \c_data_available).
Adding SRST signal on $procdff$2402 ($dff) from module output_logic (D = $procmux$712_Y, Q = \c_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2516 ($sdff) from module output_logic (D = { \out3 \out2 \out1 \out0 }, Q = \c_data_out).
Adding EN signal on $procdff$2403 ($dff) from module output_logic (D = $procmux$709_Y, Q = \c_addr).
Adding SRST signal on $procdff$2406 ($dff) from module eltwise_cu (D = $procmux$730_Y, Q = \done_eltwise_op, rval = 1'0).
Adding SRST signal on $procdff$2407 ($dff) from module eltwise_cu (D = $procmux$721_Y, Q = \clk_cnt, rval = 0).
Setting constant 0-bit at position 0 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 1 on $procdff$2423 ($dff) from module ram.
Setting constant 1-bit at position 2 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 3 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 4 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 5 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 6 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 7 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 8 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 9 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 10 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 11 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 12 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 13 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 14 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 15 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 16 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 17 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 18 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 19 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 20 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 21 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 22 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 23 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 24 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 25 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 26 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 27 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 28 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 29 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 30 on $procdff$2423 ($dff) from module ram.
Setting constant 0-bit at position 31 on $procdff$2423 ($dff) from module ram.
Adding SRST signal on $procdff$2449 ($dff) from module eltwise_layer (D = $procmux$994_Y, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2523 ($sdff) from module eltwise_layer (D = $procmux$994_Y, Q = \state).
Adding SRST signal on $procdff$2448 ($dff) from module eltwise_layer (D = $procmux$1012_Y, Q = \start_eltwise_op, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2527 ($sdff) from module eltwise_layer (D = $procmux$1012_Y, Q = \start_eltwise_op).
Adding EN signal on $procdff$2447 ($dff) from module eltwise_layer (D = \PWDATA, Q = \iterations).
Adding SRST signal on $procdff$2446 ($dff) from module eltwise_layer (D = $procmux$827_Y, Q = \validity_mask_b, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$2538 ($sdff) from module eltwise_layer (D = \PWDATA [3:0], Q = \validity_mask_b).
Adding SRST signal on $procdff$2445 ($dff) from module eltwise_layer (D = $procmux$841_Y, Q = \validity_mask_a, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$2542 ($sdff) from module eltwise_layer (D = \PWDATA [3:0], Q = \validity_mask_a).
Adding SRST signal on $procdff$2444 ($dff) from module eltwise_layer (D = $procmux$856_Y, Q = \address_mat_c, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2546 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_c).
Adding SRST signal on $procdff$2443 ($dff) from module eltwise_layer (D = $procmux$872_Y, Q = \address_mat_b, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2550 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_b).
Adding SRST signal on $procdff$2442 ($dff) from module eltwise_layer (D = $procmux$889_Y, Q = \address_mat_a, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2554 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_a).
Adding SRST signal on $procdff$2441 ($dff) from module eltwise_layer (D = $procmux$900_Y, Q = \state_apb, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2558 ($sdff) from module eltwise_layer (D = $procmux$898_Y, Q = \state_apb).
Adding EN signal on $procdff$2440 ($dff) from module eltwise_layer (D = \PWDATA, Q = \reg_dummy).
Adding EN signal on $procdff$2439 ($dff) from module eltwise_layer (D = \PWDATA [31], Q = \clear_done_reg).
Adding EN signal on $procdff$2438 ($dff) from module eltwise_layer (D = \PWDATA [0], Q = \start_reg).
Adding SRST signal on $procdff$2437 ($dff) from module eltwise_layer (D = $procmux$964_Y, Q = \PREADY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2573 ($sdff) from module eltwise_layer (D = $procmux$964_Y, Q = \PREADY).
Adding SRST signal on $procdff$2436 ($dff) from module eltwise_layer (D = $procmux$985_Y, Q = \PRDATA, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2583 ($sdff) from module eltwise_layer (D = $procmux$985_Y, Q = \PRDATA).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \seq_sub..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \eltwise_layer..
Removed 134 unused cells and 1226 unused wires.
<suppressed ~169 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
<suppressed ~4 debug messages>
Optimizing module input_logic.
<suppressed ~2 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \eltwise_layer.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\eltwise_layer'.
<suppressed ~6 debug messages>
Finding identical cells in module `\input_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \eltwise_layer..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \eltwise_layer.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\eltwise_layer'.
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \eltwise_layer..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            611
   Number of public wires:          45
   Number of public wire bits:     611
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                         169

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             77
   Number of public wires:           8
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:           9
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $mux                            8
     $not                            1
     $pmux                           8
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             48
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     8
     $reduce_or                     11

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             81
   Number of public wires:          10
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             71
   Number of public wires:          13
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            9
     $logic_not                      1
     $mux                            9
     $reduce_or                     24
     $sub                            9

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            307
   Number of public wires:          16
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    16
     $reduce_or                     14

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            133
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           41
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         172

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           18
     $and                            1
     $mux                            7
     $or                             1
     $reduce_or                      7
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           73

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           16
     $or                             3
     $reduce_and                    16
     $reduce_or                     23

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           25

=== eltwise_cu ===

   Number of wires:                 39
   Number of wire bits:            600
   Number of public wires:          33
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           64
     $eq                            32
     $logic_or                       1
     $mux                            1
     $not                            1
     $sdff                          33

=== eltwise_layer ===

   Number of wires:                285
   Number of wire bits:           6066
   Number of public wires:         210
   Number of public wire bits:    5885
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $dffe                          66
     $dlatch                      1404
     $eq                           208
     $logic_and                      4
     $logic_not                     15
     $mux                          457
     $ne                             6
     $not                            3
     $or                             5
     $pmux                         134
     $reduce_and                    36
     $reduce_bool                   12
     $reduce_or                      7
     $sdffe                         78

=== input_logic ===

   Number of wires:                 82
   Number of wire bits:            733
   Number of public wires:          27
   Number of public wire bits:     367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                          160
     $and                          256
     $dffe                          20
     $eq                            64
     $ge                            64
     $le                            32
     $logic_and                      8
     $logic_or                       7
     $mux                           42
     $not                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          16
     $sdffe                          9

=== output_logic ===

   Number of wires:                 21
   Number of wire bits:            249
   Number of public wires:          13
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                           64
     $dffe                          10
     $gt                            32
     $mux                           20
     $not                            1
     $or                             1
     $reduce_bool                    2
     $sdff                           8
     $sdffe                         65

=== pe_array ===

   Number of wires:                 17
   Number of wire bits:            198
   Number of public wires:          17
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $or                             1

=== processing_element ===

   Number of wires:                 12
   Number of wire bits:            118
   Number of public wires:           9
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             2
     $logic_not                      2
     $mux                           32

=== ram ===

   Number of wires:                 42
   Number of wire bits:           1149
   Number of public wires:          10
   Number of public wire bits:     317
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 48
     $add                          192
     $dff                          128
     $mux                          392

=== seq_add ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_mul ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_sub ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== design hierarchy ===

   eltwise_layer                     1
     eltwise_cu                      0
       input_logic                   0
       output_logic                  0
       pe_array                      0
         processing_element          0
           seq_add                   0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
           seq_mul                   0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
           seq_sub                   0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
     ram                             0

   Number of wires:                285
   Number of wire bits:           6066
   Number of public wires:         210
   Number of public wire bits:    5885
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $dffe                          66
     $dlatch                      1404
     $eq                           208
     $logic_and                      4
     $logic_not                     15
     $mux                          457
     $ne                             6
     $not                            3
     $or                             5
     $pmux                         134
     $reduce_and                    36
     $reduce_bool                   12
     $reduce_or                      7
     $sdffe                         78

Warnings: 2 unique messages, 96 total
End of script. Logfile hash: 5352e27982, CPU: user 0.89s system 0.01s, MEM: 25.87 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 5x opt_expr (0 sec), 17% 2x read_verilog (0 sec), ...
