library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity triHex is
	port( r : in std_logic_vector(3 downto 0);
			m : in std_logic_vector(3 downto 0);
			Dig