// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2015 MediaTek Inc.
 * Copyright (c) 2026 Collabora Ltd.
 *                    AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/component.h>
#include <linux/iopoll.h>
#include <linux/irq.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/reset.h>
#include <linux/units.h>

#include <video/mipi_display.h>
#include <video/videomode.h>

#include <drm/display/drm_dsc.h>
#include <drm/display/drm_dsc_helper.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_bridge.h>
#include <drm/drm_bridge_connector.h>
#include <drm/drm_encoder.h>
#include <drm/drm_mipi_dsi.h>
#include <drm/drm_of.h>
#include <drm/drm_panel.h>
#include <drm/drm_print.h>
#include <drm/drm_probe_helper.h>

#include "mtk_ddp_comp.h"
#include "mtk_disp_drv.h"
#include "mtk_drm_drv.h"

/* DSI_START */

/* DSI_INTEN */

/* DSI_INTSTA */
#define LPRX_RD_RDY_INT_FLAG		BIT(0)
#define CMD_DONE_INT_FLAG		BIT(1)
#define TE_RDY_INT_FLAG			BIT(2)
#define VM_DONE_INT_FLAG		BIT(3)
#define EXT_TE_RDY_INT_FLAG		BIT(4)
#define DSI_BUSY			BIT(31)

/* DSI_CON_CTRL */
#define DSI_RESET			BIT(0)
#define DSI_EN				BIT(1)
#define DPHY_RESET			BIT(2)
#define CMDMODE_WAIT_DATA_EVERY_LINE_EN	BIT(24)

/* DSI_MODE_CTRL */
#define MODE				(3)
#define CMD_MODE			0
#define SYNC_PULSE_MODE			1
#define SYNC_EVENT_MODE			2
#define BURST_MODE			3
#define FRM_MODE			BIT(16)
#define MIX_MODE			BIT(17)

/* DSI_TXRX_CTRL */
#define VC_NUM				BIT(1)
#define LANE_NUM			GENMASK(5, 2)
#define DIS_EOT				BIT(6)
#define NULL_EN				BIT(7)
#define TE_FREERUN			BIT(8)
#define EXT_TE_EN			BIT(9)
#define EXT_TE_EDGE			BIT(10)
#define MAX_RTN_SIZE			GENMASK(15, 12)
#define HSTX_CKLP_EN			BIT(16)

/* DSI_PSCTRL */
#define DSI_PS_WC			GENMASK(13, 0)
#define DSI_PS_SEL			GENMASK(19, 16)
#define PACKED_PS_16BIT_RGB565		0
#define PACKED_PS_18BIT_RGB666		1
#define LOOSELY_PS_24BIT_RGB666		2
#define PACKED_PS_24BIT_RGB888		3
#define COMPRESSED_PS_DSC		5

/* DSI_VSA_NL */
/* DSI_VBP_NL */
/* DSI_VFP_NL */
/* DSI_VACT_NL */
#define VACT_NL				GENMASK(14, 0)
/* DSI_SIZE_CON */
#define DSI_HEIGHT			GENMASK(30, 16)
#define DSI_WIDTH			GENMASK(14, 0)
/* DSI_HSA_WC */
/* DSI_HBP_WC */
/* DSI_HFP_WC */
#define HFP_HS_VB_PS_WC			GENMASK(30, 16)
#define HFP_HS_EN			BIT(31)

/* DSI_CMDQ_SIZE */
#define CMDQ_SIZE			0x3f
#define CMDQ_SIZE_SEL			BIT(15)

/* DSI_HSTX_CKL_WC */
#define HSTX_CKL_WC			GENMASK(15, 2)

/* DSI_RX_DATA0 */
/* DSI_RX_DATA1 */
/* DSI_RX_DATA2 */
/* DSI_RX_DATA3 */

/* DSI_RACK */
#define RACK				BIT(0)

/* DSI_PHY_LCCON */
#define LC_HS_TX_EN			BIT(0)
#define LC_ULPM_EN			BIT(1)
#define LC_WAKEUP_EN			BIT(2)

/* DSI_PHY_LD0CON */
#define LD0_HS_TX_EN			BIT(0)
#define LD0_ULPM_EN			BIT(1)
#define LD0_WAKEUP_EN			BIT(2)

/* DSI_PHY_TIMECON0 */
#define LPX				GENMASK(7, 0)
#define HS_PREP				GENMASK(15, 8)
#define HS_ZERO				GENMASK(23, 16)
#define HS_TRAIL			GENMASK(31, 24)

/* DSI_PHY_TIMECON1 */
#define TA_GO				GENMASK(7, 0)
#define TA_SURE				GENMASK(15, 8)
#define TA_GET				GENMASK(23, 16)
#define DA_HS_EXIT			GENMASK(31, 24)

/* DSI_PHY_TIMECON2 */
#define CONT_DET			GENMASK(7, 0)
#define DA_HS_SYNC			GENMASK(15, 8)
#define CLK_ZERO			GENMASK(23, 16)
#define CLK_TRAIL			GENMASK(31, 24)

/* DSI_PHY_TIMECON3 */
#define CLK_HS_PREP			GENMASK(7, 0)
#define CLK_HS_POST			GENMASK(15, 8)
#define CLK_HS_EXIT			GENMASK(23, 16)

/* DSI_VM_CMD_CON */
#define VM_CMD_EN			BIT(0)
#define TS_VFP_EN			BIT(5)

/* DSI_SHADOW_DEBUG */
#define FORCE_COMMIT			BIT(0)
#define BYPASS_SHADOW			BIT(1)

/* DSI_VDE */
#define VDE_BLOCK_ULTRA			BIT(29)

/* DSI_BUF_CON0 */
#define DSI_QOS_BUF_EN			BIT(0)

/* DSI_BUF_CON1 */
#define BUF_OUT_VALID_THRESH		GENMASK(14, 0)

/* DSI_BUF_SODI_HIGH, SODI_LOW and other BUF registers */
#define BUF_THRESHOLD_PARAM		GENMASK(19, 0)

/* CMDQ related bits */
#define CONFIG				GENMASK(7, 0)
#define SHORT_PACKET			0
#define LONG_PACKET			2
#define BTA				BIT(2)
#define HSTX				BIT(3)
#define DATA_ID				GENMASK(15, 8)
#define DATA_0				GENMASK(23, 16)
#define DATA_1				GENMASK(31, 24)

#define NS_TO_CYCLE(n, c)    ((n) / (c) + (((n) % (c)) ? 1 : 0))

/* HW QoS and Anti-Latency Buffer related bits */
#define MTK_DSI_MAX_FIFO_BYTES			1554
#define MTK_DSI_DEFAULT_QOS_VALID_FIFO_US	25
#define MTK_DSI_DEFAULT_QOS_SODI_LO_OVERHEAD	(23 + 5)
#define MTK_DSI_DEFAULT_QOS_PREULTRA_HI_US	36
#define MTK_DSI_DEFAULT_QOS_PREULTRA_LO_US	35
#define MTK_DSI_DEFAULT_QOS_ULTRA_HI_US		26
#define MTK_DSI_DEFAULT_QOS_ULTRA_LO_US		25
#define MTK_DSI_DEFAULT_QOS_URGENT_LO_US	11
#define MTK_DSI_DEFAULT_QOS_URGENT_HI_US	12

#define MTK_DSI_HOST_IS_READ(type) \
	((type == MIPI_DSI_GENERIC_READ_REQUEST_0_PARAM) || \
	(type == MIPI_DSI_GENERIC_READ_REQUEST_1_PARAM) || \
	(type == MIPI_DSI_GENERIC_READ_REQUEST_2_PARAM) || \
	(type == MIPI_DSI_DCS_READ))

enum mtk_dsi_main_regidx {
	DSI_START,
	DSI_INTEN,
	DSI_INTSTA,
	DSI_CON_CTRL,
	DSI_MODE_CTRL,
	DSI_TXRX_CTRL,
	DSI_PSCTRL,
	DSI_VSA_NL,
	DSI_VBP_NL,
	DSI_VFP_NL,
	DSI_VACT_NL,
	DSI_SIZE_CON,
	DSI_HSA_WC,
	DSI_HBP_WC,
	DSI_HFP_WC,
	DSI_CMDQ_SIZE,
	DSI_HSTX_CKL_WC,
	DSI_RX_DATA0,
	DSI_RX_DATA1,
	DSI_RX_DATA2,
	DSI_RX_DATA3,
	DSI_RACK,
	DSI_PHY_LCCON,
	DSI_PHY_LD0CON,
	DSI_PHY_TIMECON0,
	DSI_PHY_TIMECON1,
	DSI_PHY_TIMECON2,
	DSI_PHY_TIMECON3,
	DSI_MAIN_REG_MAX
};

enum mtk_dsi_adv_regidx {
	DSI_VM_CMD_CON,
	DSI_SHADOW_DEBUG,
	DSI_CMDQ,
	DSI_VDE,
	DSI_ADV_REG_MAX
};

enum mtk_dsi_qos_regidx {
	DSI_QOS_BUF_CON0,
	DSI_QOS_BUF_CON1,
	DSI_QOS_TX_BUF_RW_TIMES,
	DSI_QOS_SODI_HIGH,
	DSI_QOS_SODI_LOW,
	DSI_QOS_PREULTRA_HIGH,
	DSI_QOS_PREULTRA_LOW,
	DSI_QOS_ULTRA_HIGH,
	DSI_QOS_ULTRA_LOW,
	DSI_QOS_URGENT_HIGH,
	DSI_QOS_URGENT_LOW,
	DSI_QOS_PREURGENT_HIGH,
	DSI_QOS_REG_MAX
};

struct mtk_phy_timing {
	u32 lpx;
	u32 da_hs_prepare;
	u32 da_hs_zero;
	u32 da_hs_trail;

	u32 ta_go;
	u32 ta_sure;
	u32 ta_get;
	u32 da_hs_exit;

	u32 clk_hs_zero;
	u32 clk_hs_trail;

	u32 clk_hs_prepare;
	u32 clk_hs_post;
	u32 clk_hs_exit;
};

struct phy;

struct mtk_dsi_driver_data {
	const u16 *reg_main;
	const u16 *reg_adv;
	const u16 *reg_qos;

	const u16 max_link_rate_mbps;
	const u8 dsi_sram_bytes;
	const u8 pixels_per_iter;
	const u8 num_burst_lines;

	bool has_size_ctl;
	bool cmdq_long_packet_ctl;
	bool support_per_frame_lp;
};

struct mtk_dsi {
	struct device *dev;
	struct mipi_dsi_host host;
	struct drm_encoder encoder;
	struct drm_bridge bridge;
	struct drm_bridge *next_bridge;
	struct drm_connector *connector;
	struct drm_dsc_config *dsc;
	struct phy *phy;

	void __iomem *regs;

	struct clk *engine_clk;
	struct clk *digital_clk;
	struct clk *hs_clk;

	u32 data_rate;

	unsigned long mode_flags;
	enum mipi_dsi_pixel_format format;
	unsigned int lanes;
	struct videomode vm;
	struct mtk_phy_timing phy_timing;
	int refcount;
	bool enabled;
	bool lanes_ready;
	int irq;
	u32 irq_data;
	wait_queue_head_t irq_wait_queue;
	const struct mtk_dsi_driver_data *driver_data;
};

static const u16 mtk_dsi_regs_main_v1[DSI_MAIN_REG_MAX] = {
	[DSI_START] = 0x00,
	[DSI_INTEN] = 0x08,
	[DSI_INTSTA] = 0x0c,
	[DSI_CON_CTRL] = 0x10,
	[DSI_MODE_CTRL] = 0x14,
	[DSI_TXRX_CTRL] = 0x18,
	[DSI_PSCTRL] = 0x1c,
	[DSI_VSA_NL] = 0x20,
	[DSI_VBP_NL] = 0x24,
	[DSI_VFP_NL] = 0x28,
	[DSI_VACT_NL] = 0x2c,
	[DSI_SIZE_CON] = 0x38,
	[DSI_HSA_WC] = 0x50,
	[DSI_HBP_WC] = 0x54,
	[DSI_HFP_WC] = 0x58,
	[DSI_CMDQ_SIZE] = 0x60,
	[DSI_HSTX_CKL_WC] = 0x64,
	[DSI_RX_DATA0] = 0x74,
	[DSI_RX_DATA1] = 0x78,
	[DSI_RX_DATA2] = 0x7c,
	[DSI_RX_DATA3] = 0x80,
	[DSI_RACK] = 0x84,
	[DSI_PHY_LCCON] = 0x104,
	[DSI_PHY_LD0CON] = 0x108,
	[DSI_PHY_TIMECON0] = 0x110,
	[DSI_PHY_TIMECON1] = 0x114,
	[DSI_PHY_TIMECON2] = 0x118,
	[DSI_PHY_TIMECON3] = 0x11c,
};

static const u16 mtk_dsi_regs_mt2701[DSI_ADV_REG_MAX] = {
	[DSI_VM_CMD_CON] = 0x130,
	[DSI_SHADOW_DEBUG] = 0,
	[DSI_CMDQ] = 0x180,
};

static const u16 mtk_dsi_regs_mt8173[DSI_ADV_REG_MAX] = {
	[DSI_VM_CMD_CON] = 0x130,
	[DSI_SHADOW_DEBUG] = 0,
	[DSI_CMDQ] = 0x200,
};

static const u16 mtk_dsi_regs_mt8183[DSI_ADV_REG_MAX] = {
	[DSI_VM_CMD_CON] = 0x130,
	[DSI_SHADOW_DEBUG] = 0x190,
	[DSI_CMDQ] = 0x200,
};

static const u16 mtk_dsi_regs_mt8186[DSI_ADV_REG_MAX] = {
	[DSI_VM_CMD_CON] = 0x200,
	[DSI_SHADOW_DEBUG] = 0xc00,
	[DSI_CMDQ] = 0xd00,
};

static const u16 mtk_dsi_regs_main_v2[DSI_MAIN_REG_MAX] = {
	[DSI_START] = 0x00,
	[DSI_INTEN] = 0x08,
	[DSI_INTSTA] = 0x0c,
	[DSI_CON_CTRL] = 0x30,
	[DSI_MODE_CTRL] = 0x34,
	[DSI_TXRX_CTRL] = 0x38,
	[DSI_PSCTRL] = 0x3c,
	[DSI_VSA_NL] = 0x60,
	[DSI_VBP_NL] = 0x64,
	[DSI_VFP_NL] = 0x68,
	[DSI_VACT_NL] = 0x6c,
	[DSI_SIZE_CON] = 0x2c,
	[DSI_HSA_WC] = 0x80,
	[DSI_HBP_WC] = 0x84,
	[DSI_HFP_WC] = 0x88,
	[DSI_CMDQ_SIZE] = 0x44,
	[DSI_HSTX_CKL_WC] = 0x100,
	[DSI_RX_DATA0] = 0xa4,
	[DSI_RX_DATA1] = 0xa8,
	[DSI_RX_DATA2] = 0xac,
	[DSI_RX_DATA3] = 0xb0,
	[DSI_RACK] = 0xb4,
	[DSI_PHY_LCCON] = 0x7d0,
	[DSI_PHY_LD0CON] = 0x7d4,
	[DSI_PHY_TIMECON0] = 0x600,
	[DSI_PHY_TIMECON1] = 0x604,
	[DSI_PHY_TIMECON2] = 0x608,
	[DSI_PHY_TIMECON3] = 0x60c,
};

static const u16 mtk_dsi_regs_qos_v2[DSI_QOS_REG_MAX] = {
	[DSI_QOS_BUF_CON0] = 0x300,
	[DSI_QOS_BUF_CON1] = 0x304,
	[DSI_QOS_TX_BUF_RW_TIMES] = 0x310,
	[DSI_QOS_SODI_HIGH] = 0x314,
	[DSI_QOS_SODI_LOW] = 0x318,
	[DSI_QOS_PREULTRA_HIGH] = 0x324,
	[DSI_QOS_PREULTRA_LOW] = 0x328,
	[DSI_QOS_ULTRA_HIGH] = 0x32c,
	[DSI_QOS_ULTRA_LOW] = 0x330,
	[DSI_QOS_URGENT_HIGH] = 0x334,
	[DSI_QOS_URGENT_LOW] = 0x338,
	[DSI_QOS_PREURGENT_HIGH] = 0x33c
};

static const u16 mtk_dsi_regs_mt8196[DSI_ADV_REG_MAX] = {
	[DSI_VM_CMD_CON] = 0x110,
	[DSI_SHADOW_DEBUG] = 0xd0,
	[DSI_CMDQ] = 0x400,
	[DSI_VDE] = 0x3f8,
};

static inline struct mtk_dsi *bridge_to_dsi(struct drm_bridge *b)
{
	return container_of(b, struct mtk_dsi, bridge);
}

static inline struct mtk_dsi *host_to_dsi(struct mipi_dsi_host *h)
{
	return container_of(h, struct mtk_dsi, host);
}

static void mtk_dsi_mask(struct mtk_dsi *dsi, u32 offset, u32 mask, u32 data)
{
	u32 temp = readl(dsi->regs + offset);

	writel((temp & ~mask) | (data & mask), dsi->regs + offset);
}

static void mtk_dsi_phy_timconfig(struct mtk_dsi *dsi)
{
	u32 timcon0, timcon1, timcon2, timcon3;
	u32 data_rate_mhz = DIV_ROUND_UP(dsi->data_rate, HZ_PER_MHZ);
	struct mtk_phy_timing *timing = &dsi->phy_timing;
	const u16 *reg_main = dsi->driver_data->reg_main;

	timing->lpx = (60 * data_rate_mhz / (8 * 1000)) + 1;
	timing->da_hs_prepare = (80 * data_rate_mhz + 4 * 1000) / 8000;
	timing->da_hs_zero = (170 * data_rate_mhz + 10 * 1000) / 8000 + 1 -
			     timing->da_hs_prepare;
	timing->da_hs_trail = timing->da_hs_prepare + 1;

	timing->ta_go = 4 * timing->lpx - 2;
	timing->ta_sure = timing->lpx + 2;
	timing->ta_get = 4 * timing->lpx;
	timing->da_hs_exit = 2 * timing->lpx + 1;

	timing->clk_hs_prepare = 70 * data_rate_mhz / (8 * 1000);
	timing->clk_hs_post = timing->clk_hs_prepare + 8;
	timing->clk_hs_trail = timing->clk_hs_prepare;
	timing->clk_hs_zero = timing->clk_hs_trail * 4;
	timing->clk_hs_exit = 2 * timing->clk_hs_trail;

	timcon0 = FIELD_PREP(LPX, timing->lpx) |
		  FIELD_PREP(HS_PREP, timing->da_hs_prepare) |
		  FIELD_PREP(HS_ZERO, timing->da_hs_zero) |
		  FIELD_PREP(HS_TRAIL, timing->da_hs_trail);

	timcon1 = FIELD_PREP(TA_GO, timing->ta_go) |
		  FIELD_PREP(TA_SURE, timing->ta_sure) |
		  FIELD_PREP(TA_GET, timing->ta_get) |
		  FIELD_PREP(DA_HS_EXIT, timing->da_hs_exit);

	timcon2 = FIELD_PREP(DA_HS_SYNC, 1) |
		  FIELD_PREP(CLK_ZERO, timing->clk_hs_zero) |
		  FIELD_PREP(CLK_TRAIL, timing->clk_hs_trail);

	timcon3 = FIELD_PREP(CLK_HS_PREP, timing->clk_hs_prepare) |
		  FIELD_PREP(CLK_HS_POST, timing->clk_hs_post) |
		  FIELD_PREP(CLK_HS_EXIT, timing->clk_hs_exit);

	writel(timcon0, dsi->regs + reg_main[DSI_PHY_TIMECON0]);
	writel(timcon1, dsi->regs + reg_main[DSI_PHY_TIMECON1]);
	writel(timcon2, dsi->regs + reg_main[DSI_PHY_TIMECON2]);
	writel(timcon3, dsi->regs + reg_main[DSI_PHY_TIMECON3]);
}

static void mtk_dsi_enable(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DSI_EN, DSI_EN);
}

static void mtk_dsi_disable(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DSI_EN, 0);
}

static void mtk_dsi_reset_engine(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DSI_RESET, DSI_RESET);
	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DSI_RESET, 0);
}

static void mtk_dsi_reset_dphy(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DPHY_RESET, DPHY_RESET);
	mtk_dsi_mask(dsi, reg_main[DSI_CON_CTRL], DPHY_RESET, 0);
}

static void mtk_dsi_clk_ulp_mode_enter(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_HS_TX_EN, 0);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_ULPM_EN, 0);
}

static void mtk_dsi_clk_ulp_mode_leave(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_ULPM_EN, 0);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_WAKEUP_EN, LC_WAKEUP_EN);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_WAKEUP_EN, 0);
}

static void mtk_dsi_lane0_ulp_mode_enter(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LD0CON], LD0_HS_TX_EN, 0);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LD0CON], LD0_ULPM_EN, 0);
}

static void mtk_dsi_lane0_ulp_mode_leave(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LD0CON], LD0_ULPM_EN, 0);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LD0CON], LD0_WAKEUP_EN, LD0_WAKEUP_EN);
	mtk_dsi_mask(dsi, reg_main[DSI_PHY_LD0CON], LD0_WAKEUP_EN, 0);
}

static bool mtk_dsi_clk_hs_state(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	return readl(dsi->regs + reg_main[DSI_PHY_LCCON]) & LC_HS_TX_EN;
}

static void mtk_dsi_clk_hs_mode(struct mtk_dsi *dsi, bool enter)
{
	const u16 *reg_main = dsi->driver_data->reg_main;

	if (enter && !mtk_dsi_clk_hs_state(dsi))
		mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_HS_TX_EN, LC_HS_TX_EN);
	else if (!enter && mtk_dsi_clk_hs_state(dsi))
		mtk_dsi_mask(dsi, reg_main[DSI_PHY_LCCON], LC_HS_TX_EN, 0);
}

static void mtk_dsi_set_mode(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;
	u32 vid_mode = CMD_MODE;

	if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO) {
		if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO_BURST)
			vid_mode = BURST_MODE;
		else if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
			vid_mode = SYNC_PULSE_MODE;
		else
			vid_mode = SYNC_EVENT_MODE;
	}

	writel(vid_mode, dsi->regs + reg_main[DSI_MODE_CTRL]);
}

static void mtk_dsi_set_vm_cmd(struct mtk_dsi *dsi)
{
	const u16 *reg_adv = dsi->driver_data->reg_adv;

	mtk_dsi_mask(dsi, reg_adv[DSI_VM_CMD_CON], VM_CMD_EN, VM_CMD_EN);
	mtk_dsi_mask(dsi, reg_adv[DSI_VM_CMD_CON], TS_VFP_EN, TS_VFP_EN);
}

static void mtk_dsi_rxtx_control(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;
	u32 regval, tmp_reg = 0;
	u8 i;

	/* Number of DSI lanes (max 4 lanes), each bit enables one DSI lane. */
	for (i = 0; i < dsi->lanes; i++)
		tmp_reg |= BIT(i);

	regval = FIELD_PREP(LANE_NUM, tmp_reg);

	if (dsi->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS)
		regval |= HSTX_CKLP_EN;

	if (dsi->mode_flags & MIPI_DSI_MODE_NO_EOT_PACKET)
		regval |= DIS_EOT;

	writel(regval, dsi->regs + reg_main[DSI_TXRX_CTRL]);
}

static void mtk_dsi_ps_control_dsc(struct mtk_dsi *dsi, bool config_vact)
{
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	const u16 *reg_main = dsi->driver_data->reg_main;
	const short dsi_buf_bpp = 3;
	u32 ps_wc;

	/* Word count */
	ps_wc = FIELD_PREP(DSI_PS_WC, dsi->dsc->slice_count * dsi->dsc->slice_chunk_size);

	if (config_vact) {
		writel(FIELD_PREP(VACT_NL, dsi->vm.vactive),
		       dsi->regs + reg_main[DSI_VACT_NL]);
		writel(ps_wc, dsi->regs + reg_main[DSI_HSTX_CKL_WC]);
	}

	/* Always use DSC Pixel Stream type */
	writel(ps_wc | FIELD_PREP(DSI_PS_SEL, COMPRESSED_PS_DSC),
	       dsi->regs + reg_main[DSI_PSCTRL]);

	if (data->has_size_ctl)
		writel(FIELD_PREP(DSI_HEIGHT, dsi->vm.vactive) |
		       FIELD_PREP(DSI_WIDTH, (ps_wc + dsi_buf_bpp - 1) / dsi_buf_bpp),
		       dsi->regs + reg_main[DSI_SIZE_CON]);
}

static void mtk_dsi_ps_control_uncompressed(struct mtk_dsi *dsi, bool config_vact)
{
	const u16 *reg_main = dsi->driver_data->reg_main;
	u32 dsi_buf_bpp, ps_val, ps_wc, size_val, vact_nl;

	if (dsi->format == MIPI_DSI_FMT_RGB565)
		dsi_buf_bpp = 2;
	else
		dsi_buf_bpp = 3;

	/* Word count */
	ps_wc = FIELD_PREP(DSI_PS_WC, dsi->vm.hactive * dsi_buf_bpp);
	ps_val = ps_wc;

	/* Pixel Stream type */
	switch (dsi->format) {
	default:
		fallthrough;
	case MIPI_DSI_FMT_RGB888:
		ps_val |= FIELD_PREP(DSI_PS_SEL, PACKED_PS_24BIT_RGB888);
		break;
	case MIPI_DSI_FMT_RGB666:
		ps_val |= FIELD_PREP(DSI_PS_SEL, LOOSELY_PS_24BIT_RGB666);
		break;
	case MIPI_DSI_FMT_RGB666_PACKED:
		ps_val |= FIELD_PREP(DSI_PS_SEL, PACKED_PS_18BIT_RGB666);
		break;
	case MIPI_DSI_FMT_RGB565:
		ps_val |= FIELD_PREP(DSI_PS_SEL, PACKED_PS_16BIT_RGB565);
		break;
	}

	if (config_vact) {
		vact_nl = FIELD_PREP(VACT_NL, dsi->vm.vactive);
		writel(vact_nl, dsi->regs + reg_main[DSI_VACT_NL]);
		writel(ps_wc, dsi->regs + reg_main[DSI_HSTX_CKL_WC]);
	}
	writel(ps_val, dsi->regs + reg_main[DSI_PSCTRL]);

	if (dsi->driver_data->has_size_ctl) {
		size_val = FIELD_PREP(DSI_HEIGHT, dsi->vm.vactive);
		size_val |= FIELD_PREP(DSI_WIDTH, dsi->vm.hactive);

		writel(size_val, dsi->regs + reg_main[DSI_SIZE_CON]);
	}
}

static void mtk_dsi_ps_control(struct mtk_dsi *dsi, bool config_vact)
{
	if (dsi->dsc)
		mtk_dsi_ps_control_dsc(dsi, config_vact);
	else
		mtk_dsi_ps_control_uncompressed(dsi, config_vact);
}

static void mtk_dsi_config_vdo_timing_per_frame_lp(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;
	u32 horizontal_sync_active_byte;
	u32 horizontal_backporch_byte;
	u32 horizontal_frontporch_byte;
	u32 hfp_byte_adjust, v_active_adjust;
	u32 cklp_wc_min_adjust, cklp_wc_max_adjust;
	u32 dsi_tmp_buf_bpp;
	unsigned int da_hs_trail;
	unsigned int ps_wc, hs_vb_ps_wc;
	u32 v_active_roundup, hstx_cklp_wc;
	u32 hstx_cklp_wc_max, hstx_cklp_wc_min;
	struct videomode *vm = &dsi->vm;

	if (dsi->format == MIPI_DSI_FMT_RGB565)
		dsi_tmp_buf_bpp = 2;
	else
		dsi_tmp_buf_bpp = 3;

	da_hs_trail = dsi->phy_timing.da_hs_trail;
	ps_wc = vm->hactive * dsi_tmp_buf_bpp;

	if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE) {
		horizontal_sync_active_byte =
			vm->hsync_len * dsi_tmp_buf_bpp - 10;
		horizontal_backporch_byte =
			vm->hback_porch * dsi_tmp_buf_bpp - 10;
		hfp_byte_adjust = 12;
		v_active_adjust = 32 + horizontal_sync_active_byte;
		cklp_wc_min_adjust = 12 + 2 + 4 + horizontal_sync_active_byte;
		cklp_wc_max_adjust = 20 + 6 + 4 + horizontal_sync_active_byte;
	} else {
		horizontal_sync_active_byte = vm->hsync_len * dsi_tmp_buf_bpp - 4;
		horizontal_backporch_byte = (vm->hback_porch + vm->hsync_len) *
			dsi_tmp_buf_bpp - 10;
		cklp_wc_min_adjust = 4;
		cklp_wc_max_adjust = 12 + 4 + 4;
		if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO_BURST) {
			hfp_byte_adjust = 18;
			v_active_adjust = 28;
		} else {
			hfp_byte_adjust = 12;
			v_active_adjust = 22;
		}
	}
	horizontal_frontporch_byte = vm->hfront_porch * dsi_tmp_buf_bpp - hfp_byte_adjust;
	v_active_roundup = (v_active_adjust + horizontal_backporch_byte + ps_wc +
			   horizontal_frontporch_byte) % dsi->lanes;
	if (v_active_roundup)
		horizontal_backporch_byte += dsi->lanes - v_active_roundup;
	hstx_cklp_wc_min = (DIV_ROUND_UP(cklp_wc_min_adjust, dsi->lanes) + da_hs_trail + 1)
			   * dsi->lanes / 6 - 1;
	hstx_cklp_wc_max = (DIV_ROUND_UP((cklp_wc_max_adjust + horizontal_backporch_byte +
			   ps_wc), dsi->lanes) + da_hs_trail + 1) * dsi->lanes / 6 - 1;

	hstx_cklp_wc = FIELD_PREP(HSTX_CKL_WC, (hstx_cklp_wc_min + hstx_cklp_wc_max) / 2);
	writel(hstx_cklp_wc, dsi->regs + reg_main[DSI_HSTX_CKL_WC]);

	hs_vb_ps_wc = ps_wc - (dsi->phy_timing.lpx + dsi->phy_timing.da_hs_exit +
		      dsi->phy_timing.da_hs_prepare + dsi->phy_timing.da_hs_zero + 2) * dsi->lanes;
	horizontal_frontporch_byte |= FIELD_PREP(HFP_HS_EN, 1) |
				      FIELD_PREP(HFP_HS_VB_PS_WC, hs_vb_ps_wc);

	writel(horizontal_sync_active_byte, dsi->regs + reg_main[DSI_HSA_WC]);
	writel(horizontal_backporch_byte, dsi->regs + reg_main[DSI_HBP_WC]);
	writel(horizontal_frontporch_byte, dsi->regs + reg_main[DSI_HFP_WC]);
}

static void mtk_dsi_config_vdo_timing_per_line_lp(struct mtk_dsi *dsi)
{
	const u16 *reg_main = dsi->driver_data->reg_main;
	u32 horizontal_sync_active_byte;
	u32 horizontal_backporch_byte;
	u32 horizontal_frontporch_byte;
	u32 horizontal_front_back_byte;
	u32 data_phy_cycles_byte;
	u32 dsi_tmp_buf_bpp, data_phy_cycles;
	u32 delta;
	struct mtk_phy_timing *timing = &dsi->phy_timing;
	struct videomode *vm = &dsi->vm;
	struct drm_device *drm = dsi->bridge.dev;

	if (dsi->format == MIPI_DSI_FMT_RGB565)
		dsi_tmp_buf_bpp = 2;
	else
		dsi_tmp_buf_bpp = 3;

	horizontal_sync_active_byte = (vm->hsync_len * dsi_tmp_buf_bpp - 10);

	if (dsi->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
		horizontal_backporch_byte = vm->hback_porch * dsi_tmp_buf_bpp - 10;
	else
		horizontal_backporch_byte = (vm->hback_porch + vm->hsync_len) *
					    dsi_tmp_buf_bpp - 10;

	data_phy_cycles = timing->lpx + timing->da_hs_prepare +
			  timing->da_hs_zero + timing->da_hs_exit + 3;

	delta = dsi->mode_flags & MIPI_DSI_MODE_VIDEO_BURST ? 18 : 12;
	delta += dsi->mode_flags & MIPI_DSI_MODE_NO_EOT_PACKET ? 0 : 2;

	horizontal_frontporch_byte = vm->hfront_porch * dsi_tmp_buf_bpp;
	horizontal_front_back_byte = horizontal_frontporch_byte + horizontal_backporch_byte;
	data_phy_cycles_byte = data_phy_cycles * dsi->lanes + delta;

	if (horizontal_front_back_byte > data_phy_cycles_byte) {
		horizontal_frontporch_byte -= data_phy_cycles_byte *
					      horizontal_frontporch_byte /
					      horizontal_front_back_byte;

		horizontal_backporch_byte -= data_phy_cycles_byte *
					     horizontal_backporch_byte /
					     horizontal_front_back_byte;
	} else {
		drm_warn(drm, "HFP + HBP less than d-phy, FPS will under 60Hz\n");
	}

	if ((dsi->mode_flags & MIPI_DSI_HS_PKT_END_ALIGNED) &&
	    (dsi->lanes == 4)) {
		horizontal_sync_active_byte =
			roundup(horizontal_sync_active_byte, dsi->lanes) - 2;
		horizontal_frontporch_byte =
			roundup(horizontal_frontporch_byte, dsi->lanes) - 2;
		horizontal_backporch_byte =
			roundup(horizontal_backporch_byte, dsi->lanes) - 2;
		horizontal_backporch_byte -=
			(vm->hactive * dsi_tmp_buf_bpp + 2) % dsi->lanes;
	}

	writel(horizontal_sync_active_byte, dsi->regs + reg_main[DSI_HSA_WC]);
	writel(horizontal_backporch_byte, dsi->regs + reg_main[DSI_HBP_WC]);
	writel(horizontal_frontporch_byte, dsi->regs + reg_main[DSI_HFP_WC]);
}

static int mtk_dsi_set_dsc_params(struct mtk_dsi *dsi)
{
	struct drm_dsc_config *dsc = dsi->dsc;
	struct device *dev = dsi->host.dev;
	int ret;

	if (dsc->bits_per_pixel & GENMASK(3, 0)) {
		dev_err(dev, "Fractional bits_per_pixel not supported\n");
		return -EINVAL;
	}

	if (dsc->bits_per_component != 8) {
		dev_err(dev, "%u bits per component is not supported\n",
			dsc->bits_per_component);
		return -EINVAL;
	}

	dsc->simple_422 = false;
	dsc->convert_rgb = true;
	dsc->vbr_enable = false;

	drm_dsc_set_const_params(dsc);
	drm_dsc_set_rc_buf_thresh(dsc);

	ret = drm_dsc_setup_rc_params(dsc, DRM_DSC_1_2_444);
	if (ret) {
		dev_err(dev, "Cannot find DSC RC params\n");
		return ret;
	}

	dsc->initial_scale_value = drm_dsc_initial_scale_value(dsc);
	dsc->line_buf_depth = dsc->bits_per_component + 1;

	return drm_dsc_compute_rc_parameters(dsc);
}

static void mtk_dsi_config_hw_buffers(struct mtk_dsi *dsi)
{
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	const u16 *reg_qos = data->reg_qos;
	u32 buffer_unit, sram_unit, num_hw_buffers;
	u32 preultra_hi, preultra_lo;
	u32 urgent_hi, urgent_lo;
	u32 ultra_hi, ultra_lo;
	u32 sodi_hi, sodi_lo;
	u32 data_rate_per_buf;
	u32 out_valid_thresh;
	u32 dsi_buf_bpp;
	u32 fill_rate;
	u32 pclk_mhz;
	u32 rw_times;
	u32 val;
	u64 tmp;

	/*
	 * At the time of implementing, this was verified only on MT6991/MT8196
	 * and, for this SoC, the buffer unit is equal to the SRAM bytes.
	 *
	 * There are other SoCs already out in the wild that do support the HW
	 * buffers and that have different sizes, so keep the calculation as-is!
	 */
	buffer_unit = data->dsi_sram_bytes;
	sram_unit = data->dsi_sram_bytes;
	num_hw_buffers = sram_unit / buffer_unit;

	if (data->support_per_frame_lp)
		val = CMDMODE_WAIT_DATA_EVERY_LINE_EN;
	else
		val = 0;

	mtk_dsi_mask(dsi, data->reg_main[DSI_CON_CTRL],
		     CMDMODE_WAIT_DATA_EVERY_LINE_EN, val);

	/* Read as: [Data rate (MHz)] * [Number of DSI lanes] / [8 buffer blocks] */
	tmp = (u64)dsi->data_rate * dsi->lanes;
	data_rate_per_buf = div_u64(tmp, 8 * buffer_unit * HZ_PER_MHZ);

	/*
	 * Anti-latency buffer output threshold for absolute timer mode: this
	 * parameter controls the maximum amount of output data that the FIFO
	 * can hold before running out of buffer space.
	 *
	 * The data will therefore be sent either when the DSI IP0s internal
	 * vblank vs bus QoS timer expires or when it reaches the amount of
	 * buffers set in BUF_OUT_VALID_THRESHOLD (regardless of QoS) to avoid
	 * partially, or entirely, losing frame(s).
	 */
	out_valid_thresh = MTK_DSI_DEFAULT_QOS_VALID_FIFO_US * data_rate_per_buf;
	out_valid_thresh = min(out_valid_thresh, MTK_DSI_MAX_FIFO_BYTES - 1);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_BUF_CON1], BUF_OUT_VALID_THRESH, out_valid_thresh);

	/* Enable ULTRA signal trigger between SOF and VACT */
	mtk_dsi_mask(dsi, data->reg_adv[DSI_VDE], VDE_BLOCK_ULTRA, 0);

	/* Calculate fill rate with line counter mode for DSI Video Mode */
	if (dsi->format == MIPI_DSI_FMT_RGB565)
		dsi_buf_bpp = 2;
	else
		dsi_buf_bpp = 3;

	pclk_mhz = dsi->vm.pixelclock / HZ_PER_MHZ;
	fill_rate = div_u64((u64)pclk_mhz * data->pixels_per_iter * dsi_buf_bpp,
			    buffer_unit);

	/* Calculate QoS Anti-Latency parameters */
	sodi_hi = MTK_DSI_MAX_FIFO_BYTES * num_hw_buffers;
	sodi_hi -= (fill_rate - data_rate_per_buf) * 12 / 10;
	sodi_lo = MTK_DSI_DEFAULT_QOS_SODI_LO_OVERHEAD * data_rate_per_buf;
	preultra_hi = MTK_DSI_DEFAULT_QOS_PREULTRA_HI_US * data_rate_per_buf;
	preultra_lo = MTK_DSI_DEFAULT_QOS_PREULTRA_LO_US * data_rate_per_buf;
	ultra_hi = MTK_DSI_DEFAULT_QOS_ULTRA_HI_US * data_rate_per_buf;
	ultra_lo = MTK_DSI_DEFAULT_QOS_ULTRA_LO_US * data_rate_per_buf;
	urgent_hi = MTK_DSI_DEFAULT_QOS_URGENT_HI_US * data_rate_per_buf;
	urgent_lo = MTK_DSI_DEFAULT_QOS_URGENT_LO_US * data_rate_per_buf;
	rw_times = dsi->vm.vactive * dsi_buf_bpp;
	rw_times /= data->num_burst_lines * data->pixels_per_iter;

	/* Write all QoS parameters: Screen On Deep Idle, (pre)Ultra, Urgent, RW times */
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_SODI_HIGH], BUF_THRESHOLD_PARAM, sodi_hi);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_SODI_LOW], BUF_THRESHOLD_PARAM, sodi_lo);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_PREULTRA_HIGH], BUF_THRESHOLD_PARAM, preultra_hi);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_PREULTRA_LOW], BUF_THRESHOLD_PARAM, preultra_lo);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_ULTRA_HIGH], BUF_THRESHOLD_PARAM, ultra_hi);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_ULTRA_LOW], BUF_THRESHOLD_PARAM, ultra_lo);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_URGENT_HIGH], BUF_THRESHOLD_PARAM, urgent_hi);
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_URGENT_LOW], BUF_THRESHOLD_PARAM, urgent_lo);
	writel(rw_times, dsi->regs + reg_qos[DSI_QOS_TX_BUF_RW_TIMES]);

	/* Finally, activate internal line-buffering */
	mtk_dsi_mask(dsi, reg_qos[DSI_QOS_BUF_CON0], DSI_QOS_BUF_EN, DSI_QOS_BUF_EN);
}

static int mtk_dsi_config_vdo_timing(struct mtk_dsi *dsi)
{
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	const u16 *reg_main = data->reg_main;
	struct videomode *vm = &dsi->vm;
	int ret;

	writel(vm->vsync_len, dsi->regs + reg_main[DSI_VSA_NL]);
	writel(vm->vback_porch, dsi->regs + reg_main[DSI_VBP_NL]);
	writel(vm->vfront_porch, dsi->regs + reg_main[DSI_VFP_NL]);
	writel(vm->vactive, dsi->regs + reg_main[DSI_VACT_NL]);

	if (data->support_per_frame_lp)
		mtk_dsi_config_vdo_timing_per_frame_lp(dsi);
	else
		mtk_dsi_config_vdo_timing_per_line_lp(dsi);

	if (dsi->dsc) {
		ret = mtk_dsi_set_dsc_params(dsi);
		if (ret)
			return ret;

		mtk_dsi_ps_control(dsi, true);
	} else {
		mtk_dsi_ps_control(dsi, false);
	}

	return 0;
}

static void mtk_dsi_start(struct mtk_dsi *dsi)
{
	writel(0, dsi->regs + dsi->driver_data->reg_main[DSI_START]);
	writel(1, dsi->regs + dsi->driver_data->reg_main[DSI_START]);
}

static void mtk_dsi_stop(struct mtk_dsi *dsi)
{
	writel(0, dsi->regs + dsi->driver_data->reg_main[DSI_START]);
}

static void mtk_dsi_set_cmd_mode(struct mtk_dsi *dsi)
{
	writel(CMD_MODE, dsi->regs + dsi->driver_data->reg_main[DSI_MODE_CTRL]);
}

static void mtk_dsi_set_interrupt_enable(struct mtk_dsi *dsi)
{
	u32 inten = LPRX_RD_RDY_INT_FLAG | CMD_DONE_INT_FLAG | VM_DONE_INT_FLAG;

	writel(inten, dsi->regs + dsi->driver_data->reg_main[DSI_INTEN]);
}

static void mtk_dsi_irq_data_set(struct mtk_dsi *dsi, u32 irq_bit)
{
	dsi->irq_data |= irq_bit;
}

static void mtk_dsi_irq_data_clear(struct mtk_dsi *dsi, u32 irq_bit)
{
	dsi->irq_data &= ~irq_bit;
}

static s32 mtk_dsi_wait_for_irq_done(struct mtk_dsi *dsi, u32 irq_flag,
				     unsigned int timeout)
{
	s32 ret = 0;
	unsigned long jiffies = msecs_to_jiffies(timeout);
	struct drm_device *drm = dsi->bridge.dev;

	ret = wait_event_interruptible_timeout(dsi->irq_wait_queue,
					       dsi->irq_data & irq_flag,
					       jiffies);
	if (ret == 0) {
		drm_warn(drm, "Wait DSI IRQ(0x%08x) Timeout\n", irq_flag);

		mtk_dsi_enable(dsi);
		mtk_dsi_reset_engine(dsi);
	}

	return ret;
}

static irqreturn_t mtk_dsi_irq(int irq, void *dev_id)
{
	u32 status, tmp;
	struct mtk_dsi *dsi = dev_id;
	const u16 *reg_main = dsi->driver_data->reg_main;
	const u32 flag = LPRX_RD_RDY_INT_FLAG | CMD_DONE_INT_FLAG | VM_DONE_INT_FLAG;

	status = readl(dsi->regs + reg_main[DSI_INTSTA]) & flag;

	if (status) {
		do {
			mtk_dsi_mask(dsi, reg_main[DSI_RACK], RACK, RACK);
			tmp = readl(dsi->regs + reg_main[DSI_INTSTA]);
		} while (tmp & DSI_BUSY);

		mtk_dsi_mask(dsi, reg_main[DSI_INTSTA], status, 0);
		mtk_dsi_irq_data_set(dsi, status);
		wake_up_interruptible(&dsi->irq_wait_queue);
	}

	return IRQ_HANDLED;
}

static s32 mtk_dsi_switch_to_cmd_mode(struct mtk_dsi *dsi, u8 irq_flag, u32 t)
{
	mtk_dsi_irq_data_clear(dsi, irq_flag);
	mtk_dsi_set_cmd_mode(dsi);
	struct drm_device *drm = dsi->bridge.dev;

	if (!mtk_dsi_wait_for_irq_done(dsi, irq_flag, t)) {
		drm_err(drm, "failed to switch cmd mode\n");
		return -ETIME;
	} else {
		return 0;
	}
}

static void mtk_dsi_lane_ready(struct mtk_dsi *dsi)
{
	if (!dsi->lanes_ready) {
		dsi->lanes_ready = true;
		mtk_dsi_rxtx_control(dsi);
		usleep_range(30, 100);
		mtk_dsi_reset_dphy(dsi);
		mtk_dsi_clk_ulp_mode_leave(dsi);
		mtk_dsi_lane0_ulp_mode_leave(dsi);
		mtk_dsi_clk_hs_mode(dsi, 0);
		usleep_range(1000, 3000);
		/* The reaction time after pulling up the mipi signal for dsi_rx */
	}
}

static int mtk_dsi_poweron(struct mtk_dsi *dsi)
{
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	struct device *dev = dsi->host.dev;
	int ret;
	u32 bit_per_pixel;

	if (++dsi->refcount != 1)
		return 0;

	ret = mipi_dsi_pixel_format_to_bpp(dsi->format);
	if (ret < 0) {
		dev_err(dev, "Unknown MIPI DSI format %d\n", dsi->format);
		return ret;
	}
	bit_per_pixel = ret;

	dsi->data_rate = DIV_ROUND_UP_ULL((u64)dsi->vm.pixelclock * bit_per_pixel,
					  dsi->lanes);

	ret = clk_set_rate(dsi->hs_clk, dsi->data_rate);
	if (ret < 0) {
		dev_err(dev, "Failed to set data rate: %d\n", ret);
		goto err_refcount;
	}

	phy_power_on(dsi->phy);

	ret = clk_prepare_enable(dsi->engine_clk);
	if (ret < 0) {
		dev_err(dev, "Failed to enable engine clock: %d\n", ret);
		goto err_phy_power_off;
	}

	ret = clk_prepare_enable(dsi->digital_clk);
	if (ret < 0) {
		dev_err(dev, "Failed to enable digital clock: %d\n", ret);
		goto err_disable_engine_clk;
	}

	mtk_dsi_enable(dsi);

	/* Bypass shadow and force commit only if the register is present */
	if (data->reg_adv[DSI_SHADOW_DEBUG])
		writel(FORCE_COMMIT | BYPASS_SHADOW,
		       dsi->regs + data->reg_adv[DSI_SHADOW_DEBUG]);

	mtk_dsi_reset_engine(dsi);
	mtk_dsi_phy_timconfig(dsi);

	/* Setup HW FIFO if DSI supports QoS Anti-Latency buffers */
	if (data->dsi_sram_bytes && data->reg_qos)
		mtk_dsi_config_hw_buffers(dsi);

	mtk_dsi_ps_control(dsi, true);
	mtk_dsi_set_vm_cmd(dsi);
	ret = mtk_dsi_config_vdo_timing(dsi);
	if (ret)
		goto err_disable_dsi_and_digital_clk;

	mtk_dsi_set_interrupt_enable(dsi);

	return 0;

err_disable_dsi_and_digital_clk:
	mtk_dsi_disable(dsi);
	clk_disable_unprepare(dsi->digital_clk);
err_disable_engine_clk:
	clk_disable_unprepare(dsi->engine_clk);
err_phy_power_off:
	phy_power_off(dsi->phy);
err_refcount:
	dsi->refcount--;
	return ret;
}

static void mtk_dsi_poweroff(struct mtk_dsi *dsi)
{
	if (WARN_ON(dsi->refcount == 0))
		return;

	if (--dsi->refcount != 0)
		return;

	/*
	 * mtk_dsi_stop() and mtk_dsi_start() is asymmetric, since
	 * mtk_dsi_stop() should be called after mtk_crtc_atomic_disable(),
	 * which needs irq for vblank, and mtk_dsi_stop() will disable irq.
	 * mtk_dsi_start() needs to be called in mtk_output_dsi_enable(),
	 * after dsi is fully set.
	 */
	mtk_dsi_stop(dsi);

	mtk_dsi_switch_to_cmd_mode(dsi, VM_DONE_INT_FLAG, 500);
	mtk_dsi_reset_engine(dsi);
	mtk_dsi_lane0_ulp_mode_enter(dsi);
	mtk_dsi_clk_ulp_mode_enter(dsi);
	/* set the lane number as 0 to pull down mipi */
	writel(0, dsi->regs + dsi->driver_data->reg_main[DSI_TXRX_CTRL]);

	mtk_dsi_disable(dsi);

	clk_disable_unprepare(dsi->engine_clk);
	clk_disable_unprepare(dsi->digital_clk);

	phy_power_off(dsi->phy);

	dsi->lanes_ready = false;
}

static void mtk_output_dsi_enable(struct mtk_dsi *dsi)
{
	if (dsi->enabled)
		return;

	mtk_dsi_set_mode(dsi);
	mtk_dsi_start(dsi);

	dsi->enabled = true;
}

static void mtk_output_dsi_disable(struct mtk_dsi *dsi)
{
	if (!dsi->enabled)
		return;

	dsi->enabled = false;
}

static int mtk_dsi_bridge_attach(struct drm_bridge *bridge,
				 struct drm_encoder *encoder,
				 enum drm_bridge_attach_flags flags)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);

	/* Attach the panel or bridge to the dsi bridge */
	return drm_bridge_attach(encoder, dsi->next_bridge,
				 &dsi->bridge, flags);
}

static void mtk_dsi_bridge_mode_set(struct drm_bridge *bridge,
				    const struct drm_display_mode *mode,
				    const struct drm_display_mode *adjusted)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);

	drm_display_mode_to_videomode(adjusted, &dsi->vm);
}

static void mtk_dsi_bridge_atomic_disable(struct drm_bridge *bridge,
					  struct drm_atomic_commit *state)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);

	mtk_output_dsi_disable(dsi);
}

static void mtk_dsi_bridge_atomic_enable(struct drm_bridge *bridge,
					 struct drm_atomic_commit *state)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);

	if (dsi->refcount == 0)
		return;

	mtk_output_dsi_enable(dsi);
}

static void mtk_dsi_bridge_atomic_pre_enable(struct drm_bridge *bridge,
					     struct drm_atomic_commit *state)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);
	struct drm_device *drm = bridge->dev;
	int ret;

	ret = mtk_dsi_poweron(dsi);
	if (ret < 0)
		drm_err(drm, "failed to power on dsi\n");

	mtk_dsi_lane_ready(dsi);
	mtk_dsi_clk_hs_mode(dsi, 1);
}

static void mtk_dsi_bridge_atomic_post_disable(struct drm_bridge *bridge,
					       struct drm_atomic_commit *state)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);

	mtk_dsi_poweroff(dsi);
}

static enum drm_mode_status
mtk_dsi_bridge_mode_valid(struct drm_bridge *bridge,
			  const struct drm_display_info *info,
			  const struct drm_display_mode *mode)
{
	struct mtk_dsi *dsi = bridge_to_dsi(bridge);
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	u64 wanted_link_rate, max_link_rate;
	int bpp;

	bpp = mipi_dsi_pixel_format_to_bpp(dsi->format);
	if (bpp < 0)
		return MODE_ERROR;

	wanted_link_rate = mode->clock;
	wanted_link_rate *= bpp;
	max_link_rate = data->max_link_rate_mbps;
	max_link_rate *= dsi->lanes;
	max_link_rate *= KILO;

	if (wanted_link_rate > max_link_rate)
		return MODE_CLOCK_HIGH;

	if (dsi->dsc) {
		if (dsi->dsc->slice_width == 0 || dsi->dsc->slice_height == 0) {
			dev_err(dsi->host.dev,
				"DSC: Slice width %u height %u not valid!\n",
				dsi->dsc->slice_width, dsi->dsc->slice_height);
			return MODE_BAD;
		}

		if (mode->hdisplay % dsi->dsc->slice_width) {
			dev_dbg(dsi->host.dev,
				"DSC: hdisplay %u is not a multiple of slice width %u\n",
				dsi->dsc->slice_width, mode->hdisplay);
			return MODE_H_ILLEGAL;
		}
		if (mode->vdisplay % dsi->dsc->slice_height) {
			dev_dbg(dsi->host.dev,
				"DSC: vdisplay %u is not a multiple of slice height %u\n",
				dsi->dsc->slice_height, mode->vdisplay);
			return MODE_V_ILLEGAL;
		}
	}

	return MODE_OK;
}

static const struct drm_bridge_funcs mtk_dsi_bridge_funcs = {
	.attach = mtk_dsi_bridge_attach,
	.atomic_destroy_state = drm_atomic_helper_bridge_destroy_state,
	.atomic_disable = mtk_dsi_bridge_atomic_disable,
	.atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state,
	.atomic_enable = mtk_dsi_bridge_atomic_enable,
	.atomic_pre_enable = mtk_dsi_bridge_atomic_pre_enable,
	.atomic_post_disable = mtk_dsi_bridge_atomic_post_disable,
	.atomic_create_state = drm_atomic_helper_bridge_create_state,
	.mode_valid = mtk_dsi_bridge_mode_valid,
	.mode_set = mtk_dsi_bridge_mode_set,
};

void mtk_dsi_ddp_start(struct device *dev)
{
	struct mtk_dsi *dsi = dev_get_drvdata(dev);

	mtk_dsi_poweron(dsi);
}

void mtk_dsi_ddp_stop(struct device *dev)
{
	struct mtk_dsi *dsi = dev_get_drvdata(dev);

	mtk_dsi_poweroff(dsi);
}

static const struct drm_encoder_funcs mtk_dsi_encoder_funcs = {
	.destroy = drm_encoder_cleanup,
};

struct drm_dsc_config *mtk_dsi_get_dsc_config(struct device *dev)
{
	struct mtk_dsi *dsi = dev_get_drvdata(dev);

	return dsi->dsc;
}

static int mtk_dsi_encoder_init(struct drm_device *drm, struct mtk_dsi *dsi)
{
	int ret;

	ret = drm_encoder_init(drm, &dsi->encoder, &mtk_dsi_encoder_funcs,
			       DRM_MODE_ENCODER_DSI, NULL);
	if (ret) {
		drm_err(drm, "Failed to encoder init to drm\n");
		return ret;
	}

	ret = mtk_find_possible_crtcs(drm, dsi->host.dev);
	if (ret < 0)
		goto err_cleanup_encoder;
	dsi->encoder.possible_crtcs = ret;

	ret = drm_bridge_attach(&dsi->encoder, &dsi->bridge, NULL,
				DRM_BRIDGE_ATTACH_NO_CONNECTOR);
	if (ret)
		goto err_cleanup_encoder;

	dsi->connector = drm_bridge_connector_init(drm, &dsi->encoder);
	if (IS_ERR(dsi->connector)) {
		drm_err(drm, "Unable to create bridge connector\n");
		ret = PTR_ERR(dsi->connector);
		goto err_cleanup_encoder;
	}

	return 0;

err_cleanup_encoder:
	drm_encoder_cleanup(&dsi->encoder);
	return ret;
}

unsigned int mtk_dsi_encoder_index(struct device *dev)
{
	struct mtk_dsi *dsi = dev_get_drvdata(dev);
	unsigned int encoder_index = drm_encoder_index(&dsi->encoder);

	dev_dbg(dev, "encoder index:%d\n", encoder_index);
	return encoder_index;
}

static int mtk_dsi_bind(struct device *dev, struct device *master, void *data)
{
	int ret;
	struct drm_device *drm = data;
	struct mtk_dsi *dsi = dev_get_drvdata(dev);

	ret = mtk_dsi_encoder_init(drm, dsi);
	if (ret)
		return ret;

	ret = device_reset_optional(dev);
	if (ret) {
		drm_encoder_cleanup(&dsi->encoder);
		return ret;
	}

	enable_irq(dsi->irq);

	return 0;
}

static void mtk_dsi_unbind(struct device *dev, struct device *master,
			   void *data)
{
	struct mtk_dsi *dsi = dev_get_drvdata(dev);

	disable_irq(dsi->irq);

	drm_encoder_cleanup(&dsi->encoder);
}

static const struct component_ops mtk_dsi_component_ops = {
	.bind = mtk_dsi_bind,
	.unbind = mtk_dsi_unbind,
};

static int mtk_dsi_host_attach(struct mipi_dsi_host *host,
			       struct mipi_dsi_device *device)
{
	struct mtk_dsi *dsi = host_to_dsi(host);
	struct device *dev = host->dev;
	struct drm_device *drm = dsi->bridge.dev;
	int ret;

	dsi->lanes = device->lanes;
	dsi->format = device->format;
	dsi->mode_flags = device->mode_flags;
	dsi->next_bridge = devm_drm_of_get_bridge(dev, dev->of_node, 1, 0);
	if (IS_ERR(dsi->next_bridge)) {
		ret = PTR_ERR(dsi->next_bridge);
		if (ret == -EPROBE_DEFER)
			return ret;

		/* Old devicetree has only one endpoint */
		dsi->next_bridge = devm_drm_of_get_bridge(dev, dev->of_node, 0, 0);
		if (IS_ERR(dsi->next_bridge))
			return PTR_ERR(dsi->next_bridge);
	}

	if (device->dsc)
		dsi->dsc = device->dsc;

	drm_bridge_add(&dsi->bridge);

	ret = component_add(host->dev, &mtk_dsi_component_ops);
	if (ret) {
		drm_err(drm, "failed to add dsi_host component: %d\n", ret);
		drm_bridge_remove(&dsi->bridge);
		dsi->dsc = NULL;
		return ret;
	}

	return 0;
}

static int mtk_dsi_host_detach(struct mipi_dsi_host *host,
			       struct mipi_dsi_device *device)
{
	struct mtk_dsi *dsi = host_to_dsi(host);

	component_del(host->dev, &mtk_dsi_component_ops);
	drm_bridge_remove(&dsi->bridge);
	dsi->dsc = NULL;

	return 0;
}

static void mtk_dsi_wait_for_idle(struct mtk_dsi *dsi)
{
	int ret;
	u32 val;
	struct drm_device *drm = dsi->bridge.dev;
	const struct mtk_dsi_driver_data *data = dsi->driver_data;

	ret = readl_poll_timeout(dsi->regs + data->reg_main[DSI_INTSTA],
				 val, !(val & DSI_BUSY), 4, 2000000);
	if (ret) {
		drm_warn(drm, "polling dsi wait not busy timeout!\n");

		mtk_dsi_enable(dsi);
		mtk_dsi_reset_engine(dsi);
	}
}

static u32 mtk_dsi_recv_cnt(u8 type, u8 *read_data)
{
	switch (type) {
	case MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE:
	case MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE:
		return 1;
	case MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE:
	case MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE:
		return 2;
	case MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE:
	case MIPI_DSI_RX_DCS_LONG_READ_RESPONSE:
		return read_data[1] + read_data[2] * 16;
	case MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT:
		DRM_INFO("type is 0x02, try again\n");
		break;
	default:
		DRM_INFO("type(0x%x) not recognized\n", type);
		break;
	}

	return 0;
}

static void mtk_dsi_cmdq(struct mtk_dsi *dsi, const struct mipi_dsi_msg *msg)
{
	const struct mtk_dsi_driver_data *data = dsi->driver_data;
	const char *tx_buf = msg->tx_buf;
	u32 reg_val, cmdq_mask, i;
	u8 cmdq_size, cmdq_off;
	u8 type = msg->type;
	u8 config;

	if (MTK_DSI_HOST_IS_READ(type))
		config = BTA;
	else
		config = (msg->tx_len > 2) ? LONG_PACKET : SHORT_PACKET;

	if (!(msg->flags & MIPI_DSI_MSG_USE_LPM))
		config |= HSTX;

	if (msg->tx_len > 2) {
		cmdq_size = 1 + (msg->tx_len + 3) / 4;
		cmdq_off = 4;
		cmdq_mask = CONFIG | DATA_ID | DATA_0 | DATA_1;
		reg_val = (msg->tx_len << 16) | (type << 8) | config;
	} else {
		cmdq_size = 1;
		cmdq_off = 2;
		cmdq_mask = CONFIG | DATA_ID;
		reg_val = (type << 8) | config;
	}

	for (i = 0; i < msg->tx_len; i++)
		mtk_dsi_mask(dsi, (data->reg_adv[DSI_CMDQ] + cmdq_off + i) & (~0x3U),
			     (0xffUL << (((i + cmdq_off) & 3U) * 8U)),
			     tx_buf[i] << (((i + cmdq_off) & 3U) * 8U));

	mtk_dsi_mask(dsi, data->reg_adv[DSI_CMDQ], cmdq_mask, reg_val);
	mtk_dsi_mask(dsi, data->reg_main[DSI_CMDQ_SIZE], CMDQ_SIZE, cmdq_size);
	if (data->cmdq_long_packet_ctl) {
		/* Disable setting cmdq_size automatically for long packets */
		mtk_dsi_mask(dsi, data->reg_main[DSI_CMDQ_SIZE], CMDQ_SIZE_SEL, CMDQ_SIZE_SEL);
	}
}

static ssize_t mtk_dsi_host_send_cmd(struct mtk_dsi *dsi,
				     const struct mipi_dsi_msg *msg, u8 flag)
{
	mtk_dsi_wait_for_idle(dsi);
	mtk_dsi_irq_data_clear(dsi, flag);
	mtk_dsi_cmdq(dsi, msg);
	mtk_dsi_start(dsi);

	if (!mtk_dsi_wait_for_irq_done(dsi, flag, 2000))
		return -ETIME;
	else
		return 0;
}

static ssize_t mtk_dsi_host_transfer(struct mipi_dsi_host *host,
				     const struct mipi_dsi_msg *msg)
{
	struct mtk_dsi *dsi = host_to_dsi(host);
	struct drm_device *drm = dsi->bridge.dev;
	ssize_t recv_cnt;
	u8 read_data[16];
	void *src_addr;
	u8 irq_flag = CMD_DONE_INT_FLAG;
	u32 dsi_mode;
	int ret, i;

	dsi_mode = readl(dsi->regs + dsi->driver_data->reg_main[DSI_MODE_CTRL]);
	if (dsi_mode & MODE) {
		mtk_dsi_stop(dsi);
		ret = mtk_dsi_switch_to_cmd_mode(dsi, VM_DONE_INT_FLAG, 500);
		if (ret)
			goto restore_dsi_mode;
	}

	if (MTK_DSI_HOST_IS_READ(msg->type))
		irq_flag |= LPRX_RD_RDY_INT_FLAG;

	mtk_dsi_lane_ready(dsi);

	ret = mtk_dsi_host_send_cmd(dsi, msg, irq_flag);
	if (ret)
		goto restore_dsi_mode;

	if (!MTK_DSI_HOST_IS_READ(msg->type)) {
		recv_cnt = 0;
		goto restore_dsi_mode;
	}

	if (!msg->rx_buf) {
		drm_err(drm, "dsi receive buffer size may be NULL\n");
		ret = -EINVAL;
		goto restore_dsi_mode;
	}

	for (i = 0; i < 16; i++)
		*(read_data + i) = readb(dsi->regs +
					 dsi->driver_data->reg_main[DSI_RX_DATA0] + i);

	recv_cnt = mtk_dsi_recv_cnt(read_data[0], read_data);

	if (recv_cnt > 2)
		src_addr = &read_data[4];
	else
		src_addr = &read_data[1];

	if (recv_cnt > 10)
		recv_cnt = 10;

	if (recv_cnt > msg->rx_len)
		recv_cnt = msg->rx_len;

	if (recv_cnt)
		memcpy(msg->rx_buf, src_addr, recv_cnt);

	drm_info(drm, "dsi get %zd byte data from the panel address(0x%x)\n",
		 recv_cnt, *((u8 *)(msg->tx_buf)));

restore_dsi_mode:
	if (dsi_mode & MODE) {
		mtk_dsi_set_mode(dsi);
		mtk_dsi_start(dsi);
	}

	return ret < 0 ? ret : recv_cnt;
}

static const struct mipi_dsi_host_ops mtk_dsi_ops = {
	.attach = mtk_dsi_host_attach,
	.detach = mtk_dsi_host_detach,
	.transfer = mtk_dsi_host_transfer,
};

static int mtk_dsi_probe(struct platform_device *pdev)
{
	struct mtk_dsi *dsi;
	struct device *dev = &pdev->dev;
	int ret;

	dsi = devm_drm_bridge_alloc(dev, struct mtk_dsi, bridge,
				    &mtk_dsi_bridge_funcs);
	if (IS_ERR(dsi))
		return PTR_ERR(dsi);

	dsi->driver_data = of_device_get_match_data(dev);

	dsi->engine_clk = devm_clk_get(dev, "engine");
	if (IS_ERR(dsi->engine_clk))
		return dev_err_probe(dev, PTR_ERR(dsi->engine_clk),
				     "Failed to get engine clock\n");


	dsi->digital_clk = devm_clk_get(dev, "digital");
	if (IS_ERR(dsi->digital_clk))
		return dev_err_probe(dev, PTR_ERR(dsi->digital_clk),
				     "Failed to get digital clock\n");

	dsi->hs_clk = devm_clk_get(dev, "hs");
	if (IS_ERR(dsi->hs_clk))
		return dev_err_probe(dev, PTR_ERR(dsi->hs_clk), "Failed to get hs clock\n");

	dsi->regs = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(dsi->regs))
		return dev_err_probe(dev, PTR_ERR(dsi->regs), "Failed to ioremap memory\n");

	dsi->phy = devm_phy_get(dev, "dphy");
	if (IS_ERR(dsi->phy))
		return dev_err_probe(dev, PTR_ERR(dsi->phy), "Failed to get MIPI-DPHY\n");

	dsi->irq = platform_get_irq(pdev, 0);
	if (dsi->irq < 0)
		return dsi->irq;

	dsi->host.ops = &mtk_dsi_ops;
	dsi->host.dev = dev;

	init_waitqueue_head(&dsi->irq_wait_queue);

	platform_set_drvdata(pdev, dsi);

	ret = devm_request_irq(&pdev->dev, dsi->irq, mtk_dsi_irq,
			       IRQF_NO_AUTOEN, dev_name(&pdev->dev), dsi);
	if (ret)
		return dev_err_probe(&pdev->dev, ret, "Failed to request DSI irq\n");

	ret = devm_pm_runtime_enable(dev);
	if (ret)
		return ret;

	ret = mipi_dsi_host_register(&dsi->host);
	if (ret < 0)
		return dev_err_probe(dev, ret, "Failed to register DSI host\n");

	dsi->bridge.of_node = dev->of_node;
	dsi->bridge.type = DRM_MODE_CONNECTOR_DSI;

	return 0;
}

static void mtk_dsi_remove(struct platform_device *pdev)
{
	struct mtk_dsi *dsi = platform_get_drvdata(pdev);

	mtk_output_dsi_disable(dsi);
	mipi_dsi_host_unregister(&dsi->host);
}

static const struct mtk_dsi_driver_data mt8173_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt8173,
	.max_link_rate_mbps = 1500,
};

static const struct mtk_dsi_driver_data mt2701_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt2701,
	.max_link_rate_mbps = 1500,
};

static const struct mtk_dsi_driver_data mt8183_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt8183,
	.max_link_rate_mbps = 1500,
	.has_size_ctl = true,
};

static const struct mtk_dsi_driver_data mt8186_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt8186,
	.max_link_rate_mbps = 1500,
	.has_size_ctl = true,
};

static const struct mtk_dsi_driver_data mt8188_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt8186,
	.max_link_rate_mbps = 1500,
	.has_size_ctl = true,
	.cmdq_long_packet_ctl = true,
	.support_per_frame_lp = true,
};

static const struct mtk_dsi_driver_data mt8189_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v1,
	.reg_adv = mtk_dsi_regs_mt8186,
	.max_link_rate_mbps = 2500,
	.has_size_ctl = true,
	.cmdq_long_packet_ctl = true,
	.support_per_frame_lp = true,
};

static const struct mtk_dsi_driver_data mt8196_dsi_driver_data = {
	.reg_main = mtk_dsi_regs_main_v2,
	.reg_qos = mtk_dsi_regs_qos_v2,
	.reg_adv = mtk_dsi_regs_mt8196,
	.max_link_rate_mbps = 2000,
	.dsi_sram_bytes = 32,
	.pixels_per_iter = 2,
	.num_burst_lines = 8,
	.has_size_ctl = true,
	.cmdq_long_packet_ctl = true,
	.support_per_frame_lp = true,
};

static const struct of_device_id mtk_dsi_of_match[] = {
	{ .compatible = "mediatek,mt2701-dsi", .data = &mt2701_dsi_driver_data },
	{ .compatible = "mediatek,mt8167-dsi", .data = &mt2701_dsi_driver_data },
	{ .compatible = "mediatek,mt8173-dsi", .data = &mt8173_dsi_driver_data },
	{ .compatible = "mediatek,mt8183-dsi", .data = &mt8183_dsi_driver_data },
	{ .compatible = "mediatek,mt8186-dsi", .data = &mt8186_dsi_driver_data },
	{ .compatible = "mediatek,mt8188-dsi", .data = &mt8188_dsi_driver_data },
	{ .compatible = "mediatek,mt8189-dsi", .data = &mt8189_dsi_driver_data },
	{ .compatible = "mediatek,mt8196-dsi", .data = &mt8196_dsi_driver_data },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, mtk_dsi_of_match);

struct platform_driver mtk_dsi_driver = {
	.probe = mtk_dsi_probe,
	.remove = mtk_dsi_remove,
	.driver = {
		.name = "mtk-dsi",
		.of_match_table = mtk_dsi_of_match,
	},
};
