
uart_serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  080033ec  080033ec  000133ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003734  08003734  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003734  08003734  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003734  08003734  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003734  08003734  00013734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003738  08003738  00013738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800373c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  080037ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  080037ac  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d00  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a70  00000000  00000000  00026d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  00028810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f8  00000000  00000000  00028fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c41  00000000  00000000  000296b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000084f0  00000000  00000000  000402f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082fbc  00000000  00000000  000487e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb7a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002550  00000000  00000000  000cb7f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080033d4 	.word	0x080033d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080033d4 	.word	0x080033d4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fac0 	bl	80006e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f80b 	bl	800017e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8a2 	bl	80002b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800016c:	f000 f876 	bl	800025c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000170:	f000 f84a 	bl	8000208 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 8000174:	f001 fbb4 	bl	80018e0 <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_loop();
 8000178:	f001 fbbe 	bl	80018f8 <app_loop>
 800017c:	e7fc      	b.n	8000178 <main+0x1c>

0800017e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017e:	b580      	push	{r7, lr}
 8000180:	b090      	sub	sp, #64	; 0x40
 8000182:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000184:	f107 0318 	add.w	r3, r7, #24
 8000188:	2228      	movs	r2, #40	; 0x28
 800018a:	2100      	movs	r1, #0
 800018c:	4618      	mov	r0, r3
 800018e:	f001 ffd7 	bl	8002140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000192:	1d3b      	adds	r3, r7, #4
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
 8000198:	605a      	str	r2, [r3, #4]
 800019a:	609a      	str	r2, [r3, #8]
 800019c:	60da      	str	r2, [r3, #12]
 800019e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001a0:	2301      	movs	r3, #1
 80001a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001a8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001aa:	2300      	movs	r3, #0
 80001ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ae:	2301      	movs	r3, #1
 80001b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001b2:	2302      	movs	r3, #2
 80001b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001bc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c2:	f107 0318 	add.w	r3, r7, #24
 80001c6:	4618      	mov	r0, r3
 80001c8:	f000 fe26 	bl	8000e18 <HAL_RCC_OscConfig>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d001      	beq.n	80001d6 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001d2:	f000 f909 	bl	80003e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d6:	230f      	movs	r3, #15
 80001d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001da:	2302      	movs	r3, #2
 80001dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001de:	2300      	movs	r3, #0
 80001e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e8:	2300      	movs	r3, #0
 80001ea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001ec:	1d3b      	adds	r3, r7, #4
 80001ee:	2102      	movs	r1, #2
 80001f0:	4618      	mov	r0, r3
 80001f2:	f001 f893 	bl	800131c <HAL_RCC_ClockConfig>
 80001f6:	4603      	mov	r3, r0
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d001      	beq.n	8000200 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001fc:	f000 f8f4 	bl	80003e8 <Error_Handler>
  }
}
 8000200:	bf00      	nop
 8000202:	3740      	adds	r7, #64	; 0x40
 8000204:	46bd      	mov	sp, r7
 8000206:	bd80      	pop	{r7, pc}

08000208 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800020c:	4b11      	ldr	r3, [pc, #68]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 800020e:	4a12      	ldr	r2, [pc, #72]	; (8000258 <MX_USART1_UART_Init+0x50>)
 8000210:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000212:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 8000214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000218:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 800021c:	2200      	movs	r2, #0
 800021e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 8000222:	2200      	movs	r2, #0
 8000224:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000226:	4b0b      	ldr	r3, [pc, #44]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 8000228:	2200      	movs	r2, #0
 800022a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800022c:	4b09      	ldr	r3, [pc, #36]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 800022e:	220c      	movs	r2, #12
 8000230:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000232:	4b08      	ldr	r3, [pc, #32]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 8000234:	2200      	movs	r2, #0
 8000236:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000238:	4b06      	ldr	r3, [pc, #24]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 800023a:	2200      	movs	r2, #0
 800023c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800023e:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_USART1_UART_Init+0x4c>)
 8000240:	f001 fa04 	bl	800164c <HAL_UART_Init>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800024a:	f000 f8cd 	bl	80003e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	2000008c 	.word	0x2000008c
 8000258:	40013800 	.word	0x40013800

0800025c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000260:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000262:	4a12      	ldr	r2, [pc, #72]	; (80002ac <MX_USART2_UART_Init+0x50>)
 8000264:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000266:	4b10      	ldr	r3, [pc, #64]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000268:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800026c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000270:	2200      	movs	r2, #0
 8000272:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000274:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000276:	2200      	movs	r2, #0
 8000278:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800027a:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 800027c:	2200      	movs	r2, #0
 800027e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000280:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000282:	220c      	movs	r2, #12
 8000284:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000286:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800028c:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 800028e:	2200      	movs	r2, #0
 8000290:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000292:	4805      	ldr	r0, [pc, #20]	; (80002a8 <MX_USART2_UART_Init+0x4c>)
 8000294:	f001 f9da 	bl	800164c <HAL_UART_Init>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800029e:	f000 f8a3 	bl	80003e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	200000d0 	.word	0x200000d0
 80002ac:	40004400 	.word	0x40004400

080002b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b088      	sub	sp, #32
 80002b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b6:	f107 0310 	add.w	r3, r7, #16
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c4:	4b43      	ldr	r3, [pc, #268]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a42      	ldr	r2, [pc, #264]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002ca:	f043 0310 	orr.w	r3, r3, #16
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b40      	ldr	r3, [pc, #256]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0310 	and.w	r3, r3, #16
 80002d8:	60fb      	str	r3, [r7, #12]
 80002da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002e2:	f043 0320 	orr.w	r3, r3, #32
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b3a      	ldr	r3, [pc, #232]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0320 	and.w	r3, r3, #32
 80002f0:	60bb      	str	r3, [r7, #8]
 80002f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	4b37      	ldr	r3, [pc, #220]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a36      	ldr	r2, [pc, #216]	; (80003d4 <MX_GPIO_Init+0x124>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b34      	ldr	r3, [pc, #208]	; (80003d4 <MX_GPIO_Init+0x124>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0304 	and.w	r3, r3, #4
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800030c:	4b31      	ldr	r3, [pc, #196]	; (80003d4 <MX_GPIO_Init+0x124>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a30      	ldr	r2, [pc, #192]	; (80003d4 <MX_GPIO_Init+0x124>)
 8000312:	f043 0308 	orr.w	r3, r3, #8
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b2e      	ldr	r3, [pc, #184]	; (80003d4 <MX_GPIO_Init+0x124>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0308 	and.w	r3, r3, #8
 8000320:	603b      	str	r3, [r7, #0]
 8000322:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032a:	482b      	ldr	r0, [pc, #172]	; (80003d8 <MX_GPIO_Init+0x128>)
 800032c:	f000 fd43 	bl	8000db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000336:	4829      	ldr	r0, [pc, #164]	; (80003dc <MX_GPIO_Init+0x12c>)
 8000338:	f000 fd3d 	bl	8000db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800033c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2302      	movs	r3, #2
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	4820      	ldr	r0, [pc, #128]	; (80003d8 <MX_GPIO_Init+0x128>)
 8000356:	f000 fb93 	bl	8000a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800035a:	2301      	movs	r3, #1
 800035c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800035e:	4b20      	ldr	r3, [pc, #128]	; (80003e0 <MX_GPIO_Init+0x130>)
 8000360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000362:	2301      	movs	r3, #1
 8000364:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000366:	f107 0310 	add.w	r3, r7, #16
 800036a:	4619      	mov	r1, r3
 800036c:	481b      	ldr	r0, [pc, #108]	; (80003dc <MX_GPIO_Init+0x12c>)
 800036e:	f000 fb87 	bl	8000a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 8000372:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000378:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <MX_GPIO_Init+0x130>)
 800037a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800037c:	2301      	movs	r3, #1
 800037e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 8000380:	f107 0310 	add.w	r3, r7, #16
 8000384:	4619      	mov	r1, r3
 8000386:	4817      	ldr	r0, [pc, #92]	; (80003e4 <MX_GPIO_Init+0x134>)
 8000388:	f000 fb7a 	bl	8000a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 800038c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000390:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000392:	2301      	movs	r3, #1
 8000394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000396:	2300      	movs	r3, #0
 8000398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039a:	2302      	movs	r3, #2
 800039c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039e:	f107 0310 	add.w	r3, r7, #16
 80003a2:	4619      	mov	r1, r3
 80003a4:	480d      	ldr	r0, [pc, #52]	; (80003dc <MX_GPIO_Init+0x12c>)
 80003a6:	f000 fb6b 	bl	8000a80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2101      	movs	r1, #1
 80003ae:	2006      	movs	r0, #6
 80003b0:	f000 fb13 	bl	80009da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80003b4:	2006      	movs	r0, #6
 80003b6:	f000 fb2c 	bl	8000a12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	2028      	movs	r0, #40	; 0x28
 80003c0:	f000 fb0b 	bl	80009da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003c4:	2028      	movs	r0, #40	; 0x28
 80003c6:	f000 fb24 	bl	8000a12 <HAL_NVIC_EnableIRQ>

}
 80003ca:	bf00      	nop
 80003cc:	3720      	adds	r7, #32
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40011000 	.word	0x40011000
 80003dc:	40010800 	.word	0x40010800
 80003e0:	10110000 	.word	0x10110000
 80003e4:	40010c00 	.word	0x40010c00

080003e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ec:	b672      	cpsid	i
}
 80003ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <Error_Handler+0x8>
	...

080003f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <HAL_MspInit+0x5c>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	4a14      	ldr	r2, [pc, #80]	; (8000450 <HAL_MspInit+0x5c>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	6193      	str	r3, [r2, #24]
 8000406:	4b12      	ldr	r3, [pc, #72]	; (8000450 <HAL_MspInit+0x5c>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	60bb      	str	r3, [r7, #8]
 8000410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000412:	4b0f      	ldr	r3, [pc, #60]	; (8000450 <HAL_MspInit+0x5c>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	4a0e      	ldr	r2, [pc, #56]	; (8000450 <HAL_MspInit+0x5c>)
 8000418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800041c:	61d3      	str	r3, [r2, #28]
 800041e:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <HAL_MspInit+0x5c>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800042a:	4b0a      	ldr	r3, [pc, #40]	; (8000454 <HAL_MspInit+0x60>)
 800042c:	685b      	ldr	r3, [r3, #4]
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800043e:	60fb      	str	r3, [r7, #12]
 8000440:	4a04      	ldr	r2, [pc, #16]	; (8000454 <HAL_MspInit+0x60>)
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000446:	bf00      	nop
 8000448:	3714      	adds	r7, #20
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	40021000 	.word	0x40021000
 8000454:	40010000 	.word	0x40010000

08000458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b08a      	sub	sp, #40	; 0x28
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 0318 	add.w	r3, r7, #24
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a3f      	ldr	r2, [pc, #252]	; (8000570 <HAL_UART_MspInit+0x118>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d13a      	bne.n	80004ee <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000478:	4b3e      	ldr	r3, [pc, #248]	; (8000574 <HAL_UART_MspInit+0x11c>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a3d      	ldr	r2, [pc, #244]	; (8000574 <HAL_UART_MspInit+0x11c>)
 800047e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b3b      	ldr	r3, [pc, #236]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800048c:	617b      	str	r3, [r7, #20]
 800048e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000490:	4b38      	ldr	r3, [pc, #224]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4a37      	ldr	r2, [pc, #220]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000496:	f043 0304 	orr.w	r3, r3, #4
 800049a:	6193      	str	r3, [r2, #24]
 800049c:	4b35      	ldr	r3, [pc, #212]	; (8000574 <HAL_UART_MspInit+0x11c>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	f003 0304 	and.w	r3, r3, #4
 80004a4:	613b      	str	r3, [r7, #16]
 80004a6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004b2:	2303      	movs	r3, #3
 80004b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b6:	f107 0318 	add.w	r3, r7, #24
 80004ba:	4619      	mov	r1, r3
 80004bc:	482e      	ldr	r0, [pc, #184]	; (8000578 <HAL_UART_MspInit+0x120>)
 80004be:	f000 fadf 	bl	8000a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c8:	2300      	movs	r3, #0
 80004ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004cc:	2300      	movs	r3, #0
 80004ce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d0:	f107 0318 	add.w	r3, r7, #24
 80004d4:	4619      	mov	r1, r3
 80004d6:	4828      	ldr	r0, [pc, #160]	; (8000578 <HAL_UART_MspInit+0x120>)
 80004d8:	f000 fad2 	bl	8000a80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80004dc:	2200      	movs	r2, #0
 80004de:	2103      	movs	r1, #3
 80004e0:	2025      	movs	r0, #37	; 0x25
 80004e2:	f000 fa7a 	bl	80009da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80004e6:	2025      	movs	r0, #37	; 0x25
 80004e8:	f000 fa93 	bl	8000a12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004ec:	e03c      	b.n	8000568 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a22      	ldr	r2, [pc, #136]	; (800057c <HAL_UART_MspInit+0x124>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d137      	bne.n	8000568 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80004f8:	4b1e      	ldr	r3, [pc, #120]	; (8000574 <HAL_UART_MspInit+0x11c>)
 80004fa:	69db      	ldr	r3, [r3, #28]
 80004fc:	4a1d      	ldr	r2, [pc, #116]	; (8000574 <HAL_UART_MspInit+0x11c>)
 80004fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000502:	61d3      	str	r3, [r2, #28]
 8000504:	4b1b      	ldr	r3, [pc, #108]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000506:	69db      	ldr	r3, [r3, #28]
 8000508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000510:	4b18      	ldr	r3, [pc, #96]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	4a17      	ldr	r2, [pc, #92]	; (8000574 <HAL_UART_MspInit+0x11c>)
 8000516:	f043 0304 	orr.w	r3, r3, #4
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b15      	ldr	r3, [pc, #84]	; (8000574 <HAL_UART_MspInit+0x11c>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0304 	and.w	r3, r3, #4
 8000524:	60bb      	str	r3, [r7, #8]
 8000526:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000528:	2304      	movs	r3, #4
 800052a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800052c:	2302      	movs	r3, #2
 800052e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000530:	2303      	movs	r3, #3
 8000532:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000534:	f107 0318 	add.w	r3, r7, #24
 8000538:	4619      	mov	r1, r3
 800053a:	480f      	ldr	r0, [pc, #60]	; (8000578 <HAL_UART_MspInit+0x120>)
 800053c:	f000 faa0 	bl	8000a80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000540:	2308      	movs	r3, #8
 8000542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000544:	2300      	movs	r3, #0
 8000546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054c:	f107 0318 	add.w	r3, r7, #24
 8000550:	4619      	mov	r1, r3
 8000552:	4809      	ldr	r0, [pc, #36]	; (8000578 <HAL_UART_MspInit+0x120>)
 8000554:	f000 fa94 	bl	8000a80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000558:	2200      	movs	r2, #0
 800055a:	2102      	movs	r1, #2
 800055c:	2026      	movs	r0, #38	; 0x26
 800055e:	f000 fa3c 	bl	80009da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000562:	2026      	movs	r0, #38	; 0x26
 8000564:	f000 fa55 	bl	8000a12 <HAL_NVIC_EnableIRQ>
}
 8000568:	bf00      	nop
 800056a:	3728      	adds	r7, #40	; 0x28
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40013800 	.word	0x40013800
 8000574:	40021000 	.word	0x40021000
 8000578:	40010800 	.word	0x40010800
 800057c:	40004400 	.word	0x40004400

08000580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <NMI_Handler+0x4>

08000586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800058a:	e7fe      	b.n	800058a <HardFault_Handler+0x4>

0800058c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <MemManage_Handler+0x4>

08000592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <BusFault_Handler+0x4>

08000598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <UsageFault_Handler+0x4>

0800059e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr

080005aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	bc80      	pop	{r7}
 80005c0:	4770      	bx	lr

080005c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c6:	f000 f8d3 	bl	8000770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  app_tick_1ms();
 80005ca:	f001 f97b 	bl	80018c4 <app_tick_1ms>
  shell_tick_1ms();
 80005ce:	f001 faf1 	bl	8001bb4 <shell_tick_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
	...

080005d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
#if 1
	__HAL_GPIO_EXTI_CLEAR_IT(BUTTON_Pin);
 80005dc:	4b03      	ldr	r3, [pc, #12]	; (80005ec <EXTI0_IRQHandler+0x14>)
 80005de:	2201      	movs	r2, #1
 80005e0:	615a      	str	r2, [r3, #20]
	app_button_interrupt();
 80005e2:	f001 f90f 	bl	8001804 <app_button_interrupt>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
  /* USER CODE BEGIN EXTI0_IRQn 1 */
#endif
  /* USER CODE END EXTI0_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40010400 	.word	0x40010400

080005f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
#if 1
	extern void shell_uart_interrupt(void);
	shell_uart_interrupt();
 80005f4:	f001 fd06 	bl	8002004 <shell_uart_interrupt>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */
#endif
  /* USER CODE END USART1_IRQn 1 */
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}

080005fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
#if 1
	extern void hw_uart2_interrupt(void);
	hw_uart2_interrupt();
 8000600:	f001 f9b0 	bl	8001964 <hw_uart2_interrupt>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif
  /* USER CODE END USART2_IRQn 1 */
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
#if 1
	__HAL_GPIO_EXTI_CLEAR_IT(BUTTON2_Pin);
 800060c:	4b03      	ldr	r3, [pc, #12]	; (800061c <EXTI15_10_IRQHandler+0x14>)
 800060e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000612:	615a      	str	r2, [r3, #20]
	app_button2_interrupt();
 8000614:	f001 f92a 	bl	800186c <app_button2_interrupt>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON2_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
#endif
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40010400 	.word	0x40010400

08000620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000628:	4a14      	ldr	r2, [pc, #80]	; (800067c <_sbrk+0x5c>)
 800062a:	4b15      	ldr	r3, [pc, #84]	; (8000680 <_sbrk+0x60>)
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000634:	4b13      	ldr	r3, [pc, #76]	; (8000684 <_sbrk+0x64>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d102      	bne.n	8000642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <_sbrk+0x64>)
 800063e:	4a12      	ldr	r2, [pc, #72]	; (8000688 <_sbrk+0x68>)
 8000640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <_sbrk+0x64>)
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	4413      	add	r3, r2
 800064a:	693a      	ldr	r2, [r7, #16]
 800064c:	429a      	cmp	r2, r3
 800064e:	d207      	bcs.n	8000660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000650:	f001 fd4c 	bl	80020ec <__errno>
 8000654:	4603      	mov	r3, r0
 8000656:	220c      	movs	r2, #12
 8000658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	e009      	b.n	8000674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <_sbrk+0x64>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000666:	4b07      	ldr	r3, [pc, #28]	; (8000684 <_sbrk+0x64>)
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	4413      	add	r3, r2
 800066e:	4a05      	ldr	r2, [pc, #20]	; (8000684 <_sbrk+0x64>)
 8000670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000672:	68fb      	ldr	r3, [r7, #12]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3718      	adds	r7, #24
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20005000 	.word	0x20005000
 8000680:	00000400 	.word	0x00000400
 8000684:	20000114 	.word	0x20000114
 8000688:	20000190 	.word	0x20000190

0800068c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr

08000698 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000698:	480c      	ldr	r0, [pc, #48]	; (80006cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800069a:	490d      	ldr	r1, [pc, #52]	; (80006d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800069c:	4a0d      	ldr	r2, [pc, #52]	; (80006d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a0:	e002      	b.n	80006a8 <LoopCopyDataInit>

080006a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a6:	3304      	adds	r3, #4

080006a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006ac:	d3f9      	bcc.n	80006a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ae:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b0:	4c0a      	ldr	r4, [pc, #40]	; (80006dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80006b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b4:	e001      	b.n	80006ba <LoopFillZerobss>

080006b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b8:	3204      	adds	r2, #4

080006ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006bc:	d3fb      	bcc.n	80006b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006be:	f7ff ffe5 	bl	800068c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006c2:	f001 fd19 	bl	80020f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006c6:	f7ff fd49 	bl	800015c <main>
  bx lr
 80006ca:	4770      	bx	lr
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80006d4:	0800373c 	.word	0x0800373c
  ldr r2, =_sbss
 80006d8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80006dc:	2000018c 	.word	0x2000018c

080006e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <ADC1_2_IRQHandler>
	...

080006e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e8:	4b08      	ldr	r3, [pc, #32]	; (800070c <HAL_Init+0x28>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_Init+0x28>)
 80006ee:	f043 0310 	orr.w	r3, r3, #16
 80006f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f4:	2003      	movs	r0, #3
 80006f6:	f000 f965 	bl	80009c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006fa:	200f      	movs	r0, #15
 80006fc:	f000 f808 	bl	8000710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000700:	f7ff fe78 	bl	80003f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40022000 	.word	0x40022000

08000710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000718:	4b12      	ldr	r3, [pc, #72]	; (8000764 <HAL_InitTick+0x54>)
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	4b12      	ldr	r3, [pc, #72]	; (8000768 <HAL_InitTick+0x58>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4619      	mov	r1, r3
 8000722:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000726:	fbb3 f3f1 	udiv	r3, r3, r1
 800072a:	fbb2 f3f3 	udiv	r3, r2, r3
 800072e:	4618      	mov	r0, r3
 8000730:	f000 f98b 	bl	8000a4a <HAL_SYSTICK_Config>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800073a:	2301      	movs	r3, #1
 800073c:	e00e      	b.n	800075c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b0f      	cmp	r3, #15
 8000742:	d80a      	bhi.n	800075a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000744:	2200      	movs	r2, #0
 8000746:	6879      	ldr	r1, [r7, #4]
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f000 f945 	bl	80009da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000750:	4a06      	ldr	r2, [pc, #24]	; (800076c <HAL_InitTick+0x5c>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000756:	2300      	movs	r3, #0
 8000758:	e000      	b.n	800075c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000000 	.word	0x20000000
 8000768:	20000008 	.word	0x20000008
 800076c:	20000004 	.word	0x20000004

08000770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <HAL_IncTick+0x1c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	461a      	mov	r2, r3
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <HAL_IncTick+0x20>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4413      	add	r3, r2
 8000780:	4a03      	ldr	r2, [pc, #12]	; (8000790 <HAL_IncTick+0x20>)
 8000782:	6013      	str	r3, [r2, #0]
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	20000008 	.word	0x20000008
 8000790:	20000118 	.word	0x20000118

08000794 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return uwTick;
 8000798:	4b02      	ldr	r3, [pc, #8]	; (80007a4 <HAL_GetTick+0x10>)
 800079a:	681b      	ldr	r3, [r3, #0]
}
 800079c:	4618      	mov	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr
 80007a4:	20000118 	.word	0x20000118

080007a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007c4:	4013      	ands	r3, r2
 80007c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007da:	4a04      	ldr	r2, [pc, #16]	; (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	60d3      	str	r3, [r2, #12]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f4:	4b04      	ldr	r3, [pc, #16]	; (8000808 <__NVIC_GetPriorityGrouping+0x18>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	0a1b      	lsrs	r3, r3, #8
 80007fa:	f003 0307 	and.w	r3, r3, #7
}
 80007fe:	4618      	mov	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081a:	2b00      	cmp	r3, #0
 800081c:	db0b      	blt.n	8000836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f003 021f 	and.w	r2, r3, #31
 8000824:	4906      	ldr	r1, [pc, #24]	; (8000840 <__NVIC_EnableIRQ+0x34>)
 8000826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082a:	095b      	lsrs	r3, r3, #5
 800082c:	2001      	movs	r0, #1
 800082e:	fa00 f202 	lsl.w	r2, r0, r2
 8000832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000836:	bf00      	nop
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	e000e100 	.word	0xe000e100

08000844 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	2b00      	cmp	r3, #0
 8000854:	db12      	blt.n	800087c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	f003 021f 	and.w	r2, r3, #31
 800085c:	490a      	ldr	r1, [pc, #40]	; (8000888 <__NVIC_DisableIRQ+0x44>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	095b      	lsrs	r3, r3, #5
 8000864:	2001      	movs	r0, #1
 8000866:	fa00 f202 	lsl.w	r2, r0, r2
 800086a:	3320      	adds	r3, #32
 800086c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000870:	f3bf 8f4f 	dsb	sy
}
 8000874:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000876:	f3bf 8f6f 	isb	sy
}
 800087a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000e100 	.word	0xe000e100

0800088c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	db0c      	blt.n	80008b8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	f003 021f 	and.w	r2, r3, #31
 80008a4:	4907      	ldr	r1, [pc, #28]	; (80008c4 <__NVIC_ClearPendingIRQ+0x38>)
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	2001      	movs	r0, #1
 80008ae:	fa00 f202 	lsl.w	r2, r0, r2
 80008b2:	3360      	adds	r3, #96	; 0x60
 80008b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091c:	b480      	push	{r7}
 800091e:	b089      	sub	sp, #36	; 0x24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	f1c3 0307 	rsb	r3, r3, #7
 8000936:	2b04      	cmp	r3, #4
 8000938:	bf28      	it	cs
 800093a:	2304      	movcs	r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3304      	adds	r3, #4
 8000942:	2b06      	cmp	r3, #6
 8000944:	d902      	bls.n	800094c <NVIC_EncodePriority+0x30>
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3b03      	subs	r3, #3
 800094a:	e000      	b.n	800094e <NVIC_EncodePriority+0x32>
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	f04f 32ff 	mov.w	r2, #4294967295
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	401a      	ands	r2, r3
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000964:	f04f 31ff 	mov.w	r1, #4294967295
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	43d9      	mvns	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	4313      	orrs	r3, r2
         );
}
 8000976:	4618      	mov	r0, r3
 8000978:	3724      	adds	r7, #36	; 0x24
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3b01      	subs	r3, #1
 800098c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000990:	d301      	bcc.n	8000996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000992:	2301      	movs	r3, #1
 8000994:	e00f      	b.n	80009b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <SysTick_Config+0x40>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099e:	210f      	movs	r1, #15
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	f7ff ff90 	bl	80008c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <SysTick_Config+0x40>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SysTick_Config+0x40>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff feeb 	bl	80007a8 <__NVIC_SetPriorityGrouping>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
 80009e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009ec:	f7ff ff00 	bl	80007f0 <__NVIC_GetPriorityGrouping>
 80009f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	6978      	ldr	r0, [r7, #20]
 80009f8:	f7ff ff90 	bl	800091c <NVIC_EncodePriority>
 80009fc:	4602      	mov	r2, r0
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a02:	4611      	mov	r1, r2
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff5f 	bl	80008c8 <__NVIC_SetPriority>
}
 8000a0a:	bf00      	nop
 8000a0c:	3718      	adds	r7, #24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	4603      	mov	r3, r0
 8000a1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff fef3 	bl	800080c <__NVIC_EnableIRQ>
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	4603      	mov	r3, r0
 8000a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ff01 	bl	8000844 <__NVIC_DisableIRQ>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ff94 	bl	8000980 <SysTick_Config>
 8000a58:	4603      	mov	r3, r0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b082      	sub	sp, #8
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	4603      	mov	r3, r0
 8000a6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8000a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff0b 	bl	800088c <__NVIC_ClearPendingIRQ>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b08b      	sub	sp, #44	; 0x2c
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a92:	e169      	b.n	8000d68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a94:	2201      	movs	r2, #1
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	69fa      	ldr	r2, [r7, #28]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	f040 8158 	bne.w	8000d62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	4a9a      	ldr	r2, [pc, #616]	; (8000d20 <HAL_GPIO_Init+0x2a0>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d05e      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000abc:	4a98      	ldr	r2, [pc, #608]	; (8000d20 <HAL_GPIO_Init+0x2a0>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d875      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ac2:	4a98      	ldr	r2, [pc, #608]	; (8000d24 <HAL_GPIO_Init+0x2a4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d058      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ac8:	4a96      	ldr	r2, [pc, #600]	; (8000d24 <HAL_GPIO_Init+0x2a4>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d86f      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ace:	4a96      	ldr	r2, [pc, #600]	; (8000d28 <HAL_GPIO_Init+0x2a8>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d052      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ad4:	4a94      	ldr	r2, [pc, #592]	; (8000d28 <HAL_GPIO_Init+0x2a8>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d869      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ada:	4a94      	ldr	r2, [pc, #592]	; (8000d2c <HAL_GPIO_Init+0x2ac>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d04c      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ae0:	4a92      	ldr	r2, [pc, #584]	; (8000d2c <HAL_GPIO_Init+0x2ac>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d863      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ae6:	4a92      	ldr	r2, [pc, #584]	; (8000d30 <HAL_GPIO_Init+0x2b0>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d046      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000aec:	4a90      	ldr	r2, [pc, #576]	; (8000d30 <HAL_GPIO_Init+0x2b0>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d85d      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000af2:	2b12      	cmp	r3, #18
 8000af4:	d82a      	bhi.n	8000b4c <HAL_GPIO_Init+0xcc>
 8000af6:	2b12      	cmp	r3, #18
 8000af8:	d859      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000afa:	a201      	add	r2, pc, #4	; (adr r2, 8000b00 <HAL_GPIO_Init+0x80>)
 8000afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b00:	08000b7b 	.word	0x08000b7b
 8000b04:	08000b55 	.word	0x08000b55
 8000b08:	08000b67 	.word	0x08000b67
 8000b0c:	08000ba9 	.word	0x08000ba9
 8000b10:	08000baf 	.word	0x08000baf
 8000b14:	08000baf 	.word	0x08000baf
 8000b18:	08000baf 	.word	0x08000baf
 8000b1c:	08000baf 	.word	0x08000baf
 8000b20:	08000baf 	.word	0x08000baf
 8000b24:	08000baf 	.word	0x08000baf
 8000b28:	08000baf 	.word	0x08000baf
 8000b2c:	08000baf 	.word	0x08000baf
 8000b30:	08000baf 	.word	0x08000baf
 8000b34:	08000baf 	.word	0x08000baf
 8000b38:	08000baf 	.word	0x08000baf
 8000b3c:	08000baf 	.word	0x08000baf
 8000b40:	08000baf 	.word	0x08000baf
 8000b44:	08000b5d 	.word	0x08000b5d
 8000b48:	08000b71 	.word	0x08000b71
 8000b4c:	4a79      	ldr	r2, [pc, #484]	; (8000d34 <HAL_GPIO_Init+0x2b4>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d013      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b52:	e02c      	b.n	8000bae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e029      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	3304      	adds	r3, #4
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e024      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	623b      	str	r3, [r7, #32]
          break;
 8000b6e:	e01f      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	330c      	adds	r3, #12
 8000b76:	623b      	str	r3, [r7, #32]
          break;
 8000b78:	e01a      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d102      	bne.n	8000b88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b82:	2304      	movs	r3, #4
 8000b84:	623b      	str	r3, [r7, #32]
          break;
 8000b86:	e013      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d105      	bne.n	8000b9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b90:	2308      	movs	r3, #8
 8000b92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	69fa      	ldr	r2, [r7, #28]
 8000b98:	611a      	str	r2, [r3, #16]
          break;
 8000b9a:	e009      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b9c:	2308      	movs	r3, #8
 8000b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69fa      	ldr	r2, [r7, #28]
 8000ba4:	615a      	str	r2, [r3, #20]
          break;
 8000ba6:	e003      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
          break;
 8000bac:	e000      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          break;
 8000bae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	2bff      	cmp	r3, #255	; 0xff
 8000bb4:	d801      	bhi.n	8000bba <HAL_GPIO_Init+0x13a>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	e001      	b.n	8000bbe <HAL_GPIO_Init+0x13e>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	2bff      	cmp	r3, #255	; 0xff
 8000bc4:	d802      	bhi.n	8000bcc <HAL_GPIO_Init+0x14c>
 8000bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	e002      	b.n	8000bd2 <HAL_GPIO_Init+0x152>
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bce:	3b08      	subs	r3, #8
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	210f      	movs	r1, #15
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	43db      	mvns	r3, r3
 8000be2:	401a      	ands	r2, r3
 8000be4:	6a39      	ldr	r1, [r7, #32]
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	431a      	orrs	r2, r3
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f000 80b1 	beq.w	8000d62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c00:	4b4d      	ldr	r3, [pc, #308]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a4c      	ldr	r2, [pc, #304]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b4a      	ldr	r3, [pc, #296]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c18:	4a48      	ldr	r2, [pc, #288]	; (8000d3c <HAL_GPIO_Init+0x2bc>)
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	089b      	lsrs	r3, r3, #2
 8000c1e:	3302      	adds	r3, #2
 8000c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	220f      	movs	r2, #15
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_GPIO_Init+0x2c0>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d013      	beq.n	8000c6c <HAL_GPIO_Init+0x1ec>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a3f      	ldr	r2, [pc, #252]	; (8000d44 <HAL_GPIO_Init+0x2c4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d00d      	beq.n	8000c68 <HAL_GPIO_Init+0x1e8>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a3e      	ldr	r2, [pc, #248]	; (8000d48 <HAL_GPIO_Init+0x2c8>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d007      	beq.n	8000c64 <HAL_GPIO_Init+0x1e4>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a3d      	ldr	r2, [pc, #244]	; (8000d4c <HAL_GPIO_Init+0x2cc>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d101      	bne.n	8000c60 <HAL_GPIO_Init+0x1e0>
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	e006      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c60:	2304      	movs	r3, #4
 8000c62:	e004      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c64:	2302      	movs	r3, #2
 8000c66:	e002      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e000      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c70:	f002 0203 	and.w	r2, r2, #3
 8000c74:	0092      	lsls	r2, r2, #2
 8000c76:	4093      	lsls	r3, r2
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c7e:	492f      	ldr	r1, [pc, #188]	; (8000d3c <HAL_GPIO_Init+0x2bc>)
 8000c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	3302      	adds	r3, #2
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d006      	beq.n	8000ca6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c98:	4b2d      	ldr	r3, [pc, #180]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	492c      	ldr	r1, [pc, #176]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	600b      	str	r3, [r1, #0]
 8000ca4:	e006      	b.n	8000cb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	43db      	mvns	r3, r3
 8000cae:	4928      	ldr	r1, [pc, #160]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cc0:	4b23      	ldr	r3, [pc, #140]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	4922      	ldr	r1, [pc, #136]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	604b      	str	r3, [r1, #4]
 8000ccc:	e006      	b.n	8000cdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cce:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	69bb      	ldr	r3, [r7, #24]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	491e      	ldr	r1, [pc, #120]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cd8:	4013      	ands	r3, r2
 8000cda:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d006      	beq.n	8000cf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce8:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	4918      	ldr	r1, [pc, #96]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	608b      	str	r3, [r1, #8]
 8000cf4:	e006      	b.n	8000d04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cf6:	4b16      	ldr	r3, [pc, #88]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cf8:	689a      	ldr	r2, [r3, #8]
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	4914      	ldr	r1, [pc, #80]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d00:	4013      	ands	r3, r2
 8000d02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d021      	beq.n	8000d54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d10:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d12:	68da      	ldr	r2, [r3, #12]
 8000d14:	490e      	ldr	r1, [pc, #56]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	60cb      	str	r3, [r1, #12]
 8000d1c:	e021      	b.n	8000d62 <HAL_GPIO_Init+0x2e2>
 8000d1e:	bf00      	nop
 8000d20:	10320000 	.word	0x10320000
 8000d24:	10310000 	.word	0x10310000
 8000d28:	10220000 	.word	0x10220000
 8000d2c:	10210000 	.word	0x10210000
 8000d30:	10120000 	.word	0x10120000
 8000d34:	10110000 	.word	0x10110000
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	40010800 	.word	0x40010800
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	40011000 	.word	0x40011000
 8000d4c:	40011400 	.word	0x40011400
 8000d50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_GPIO_Init+0x304>)
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	4909      	ldr	r1, [pc, #36]	; (8000d84 <HAL_GPIO_Init+0x304>)
 8000d5e:	4013      	ands	r3, r2
 8000d60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d64:	3301      	adds	r3, #1
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f47f ae8e 	bne.w	8000a94 <HAL_GPIO_Init+0x14>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	372c      	adds	r7, #44	; 0x2c
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40010400 	.word	0x40010400

08000d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689a      	ldr	r2, [r3, #8]
 8000d98:	887b      	ldrh	r3, [r7, #2]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000da0:	2301      	movs	r3, #1
 8000da2:	73fb      	strb	r3, [r7, #15]
 8000da4:	e001      	b.n	8000daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000da6:	2300      	movs	r3, #0
 8000da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr

08000db6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	807b      	strh	r3, [r7, #2]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dc6:	787b      	ldrb	r3, [r7, #1]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d003      	beq.n	8000dd4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dcc:	887a      	ldrh	r2, [r7, #2]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000dd2:	e003      	b.n	8000ddc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000dd4:	887b      	ldrh	r3, [r7, #2]
 8000dd6:	041a      	lsls	r2, r3, #16
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	611a      	str	r2, [r3, #16]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr

08000de6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b085      	sub	sp, #20
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
 8000dee:	460b      	mov	r3, r1
 8000df0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000df8:	887a      	ldrh	r2, [r7, #2]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	041a      	lsls	r2, r3, #16
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	43d9      	mvns	r1, r3
 8000e04:	887b      	ldrh	r3, [r7, #2]
 8000e06:	400b      	ands	r3, r1
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	611a      	str	r2, [r3, #16]
}
 8000e0e:	bf00      	nop
 8000e10:	3714      	adds	r7, #20
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d101      	bne.n	8000e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e272      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f000 8087 	beq.w	8000f46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e38:	4b92      	ldr	r3, [pc, #584]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 030c 	and.w	r3, r3, #12
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	d00c      	beq.n	8000e5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e44:	4b8f      	ldr	r3, [pc, #572]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 030c 	and.w	r3, r3, #12
 8000e4c:	2b08      	cmp	r3, #8
 8000e4e:	d112      	bne.n	8000e76 <HAL_RCC_OscConfig+0x5e>
 8000e50:	4b8c      	ldr	r3, [pc, #560]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e5c:	d10b      	bne.n	8000e76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5e:	4b89      	ldr	r3, [pc, #548]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d06c      	beq.n	8000f44 <HAL_RCC_OscConfig+0x12c>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d168      	bne.n	8000f44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e24c      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e7e:	d106      	bne.n	8000e8e <HAL_RCC_OscConfig+0x76>
 8000e80:	4b80      	ldr	r3, [pc, #512]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a7f      	ldr	r2, [pc, #508]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e8a:	6013      	str	r3, [r2, #0]
 8000e8c:	e02e      	b.n	8000eec <HAL_RCC_OscConfig+0xd4>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d10c      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x98>
 8000e96:	4b7b      	ldr	r3, [pc, #492]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a7a      	ldr	r2, [pc, #488]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	4b78      	ldr	r3, [pc, #480]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a77      	ldr	r2, [pc, #476]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	e01d      	b.n	8000eec <HAL_RCC_OscConfig+0xd4>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eb8:	d10c      	bne.n	8000ed4 <HAL_RCC_OscConfig+0xbc>
 8000eba:	4b72      	ldr	r3, [pc, #456]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a71      	ldr	r2, [pc, #452]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	4b6f      	ldr	r3, [pc, #444]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a6e      	ldr	r2, [pc, #440]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	e00b      	b.n	8000eec <HAL_RCC_OscConfig+0xd4>
 8000ed4:	4b6b      	ldr	r3, [pc, #428]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a6a      	ldr	r2, [pc, #424]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000eda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	4b68      	ldr	r3, [pc, #416]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a67      	ldr	r2, [pc, #412]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000ee6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d013      	beq.n	8000f1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fc4e 	bl	8000794 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000efc:	f7ff fc4a 	bl	8000794 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b64      	cmp	r3, #100	; 0x64
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e200      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f0e:	4b5d      	ldr	r3, [pc, #372]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f0      	beq.n	8000efc <HAL_RCC_OscConfig+0xe4>
 8000f1a:	e014      	b.n	8000f46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fc3a 	bl	8000794 <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f24:	f7ff fc36 	bl	8000794 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b64      	cmp	r3, #100	; 0x64
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e1ec      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f36:	4b53      	ldr	r3, [pc, #332]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f0      	bne.n	8000f24 <HAL_RCC_OscConfig+0x10c>
 8000f42:	e000      	b.n	8000f46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d063      	beq.n	800101a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f52:	4b4c      	ldr	r3, [pc, #304]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 030c 	and.w	r3, r3, #12
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d00b      	beq.n	8000f76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f5e:	4b49      	ldr	r3, [pc, #292]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 030c 	and.w	r3, r3, #12
 8000f66:	2b08      	cmp	r3, #8
 8000f68:	d11c      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x18c>
 8000f6a:	4b46      	ldr	r3, [pc, #280]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d116      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f76:	4b43      	ldr	r3, [pc, #268]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <HAL_RCC_OscConfig+0x176>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d001      	beq.n	8000f8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e1c0      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f8e:	4b3d      	ldr	r3, [pc, #244]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	00db      	lsls	r3, r3, #3
 8000f9c:	4939      	ldr	r1, [pc, #228]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa2:	e03a      	b.n	800101a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	691b      	ldr	r3, [r3, #16]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d020      	beq.n	8000fee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fac:	4b36      	ldr	r3, [pc, #216]	; (8001088 <HAL_RCC_OscConfig+0x270>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fbef 	bl	8000794 <HAL_GetTick>
 8000fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb8:	e008      	b.n	8000fcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fba:	f7ff fbeb 	bl	8000794 <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e1a1      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0f0      	beq.n	8000fba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	4927      	ldr	r1, [pc, #156]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	600b      	str	r3, [r1, #0]
 8000fec:	e015      	b.n	800101a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fee:	4b26      	ldr	r3, [pc, #152]	; (8001088 <HAL_RCC_OscConfig+0x270>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fbce 	bl	8000794 <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ffc:	f7ff fbca 	bl	8000794 <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e180      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f0      	bne.n	8000ffc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	2b00      	cmp	r3, #0
 8001024:	d03a      	beq.n	800109c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d019      	beq.n	8001062 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <HAL_RCC_OscConfig+0x274>)
 8001030:	2201      	movs	r2, #1
 8001032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001034:	f7ff fbae 	bl	8000794 <HAL_GetTick>
 8001038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800103c:	f7ff fbaa 	bl	8000794 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e160      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800104e:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <HAL_RCC_OscConfig+0x26c>)
 8001050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	2b00      	cmp	r3, #0
 8001058:	d0f0      	beq.n	800103c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800105a:	2001      	movs	r0, #1
 800105c:	f000 fad8 	bl	8001610 <RCC_Delay>
 8001060:	e01c      	b.n	800109c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001062:	4b0a      	ldr	r3, [pc, #40]	; (800108c <HAL_RCC_OscConfig+0x274>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001068:	f7ff fb94 	bl	8000794 <HAL_GetTick>
 800106c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800106e:	e00f      	b.n	8001090 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001070:	f7ff fb90 	bl	8000794 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d908      	bls.n	8001090 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e146      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000
 8001088:	42420000 	.word	0x42420000
 800108c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001090:	4b92      	ldr	r3, [pc, #584]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1e9      	bne.n	8001070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f000 80a6 	beq.w	80011f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ae:	4b8b      	ldr	r3, [pc, #556]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d10d      	bne.n	80010d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ba:	4b88      	ldr	r3, [pc, #544]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a87      	ldr	r2, [pc, #540]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c4:	61d3      	str	r3, [r2, #28]
 80010c6:	4b85      	ldr	r3, [pc, #532]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010d2:	2301      	movs	r3, #1
 80010d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d6:	4b82      	ldr	r3, [pc, #520]	; (80012e0 <HAL_RCC_OscConfig+0x4c8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d118      	bne.n	8001114 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010e2:	4b7f      	ldr	r3, [pc, #508]	; (80012e0 <HAL_RCC_OscConfig+0x4c8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a7e      	ldr	r2, [pc, #504]	; (80012e0 <HAL_RCC_OscConfig+0x4c8>)
 80010e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010ee:	f7ff fb51 	bl	8000794 <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010f6:	f7ff fb4d 	bl	8000794 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b64      	cmp	r3, #100	; 0x64
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e103      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001108:	4b75      	ldr	r3, [pc, #468]	; (80012e0 <HAL_RCC_OscConfig+0x4c8>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0f0      	beq.n	80010f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d106      	bne.n	800112a <HAL_RCC_OscConfig+0x312>
 800111c:	4b6f      	ldr	r3, [pc, #444]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	4a6e      	ldr	r2, [pc, #440]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6213      	str	r3, [r2, #32]
 8001128:	e02d      	b.n	8001186 <HAL_RCC_OscConfig+0x36e>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10c      	bne.n	800114c <HAL_RCC_OscConfig+0x334>
 8001132:	4b6a      	ldr	r3, [pc, #424]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001134:	6a1b      	ldr	r3, [r3, #32]
 8001136:	4a69      	ldr	r2, [pc, #420]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001138:	f023 0301 	bic.w	r3, r3, #1
 800113c:	6213      	str	r3, [r2, #32]
 800113e:	4b67      	ldr	r3, [pc, #412]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	4a66      	ldr	r2, [pc, #408]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001144:	f023 0304 	bic.w	r3, r3, #4
 8001148:	6213      	str	r3, [r2, #32]
 800114a:	e01c      	b.n	8001186 <HAL_RCC_OscConfig+0x36e>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b05      	cmp	r3, #5
 8001152:	d10c      	bne.n	800116e <HAL_RCC_OscConfig+0x356>
 8001154:	4b61      	ldr	r3, [pc, #388]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4a60      	ldr	r2, [pc, #384]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 800115a:	f043 0304 	orr.w	r3, r3, #4
 800115e:	6213      	str	r3, [r2, #32]
 8001160:	4b5e      	ldr	r3, [pc, #376]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	4a5d      	ldr	r2, [pc, #372]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6213      	str	r3, [r2, #32]
 800116c:	e00b      	b.n	8001186 <HAL_RCC_OscConfig+0x36e>
 800116e:	4b5b      	ldr	r3, [pc, #364]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	4a5a      	ldr	r2, [pc, #360]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001174:	f023 0301 	bic.w	r3, r3, #1
 8001178:	6213      	str	r3, [r2, #32]
 800117a:	4b58      	ldr	r3, [pc, #352]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 800117c:	6a1b      	ldr	r3, [r3, #32]
 800117e:	4a57      	ldr	r2, [pc, #348]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001180:	f023 0304 	bic.w	r3, r3, #4
 8001184:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d015      	beq.n	80011ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118e:	f7ff fb01 	bl	8000794 <HAL_GetTick>
 8001192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001194:	e00a      	b.n	80011ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001196:	f7ff fafd 	bl	8000794 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d901      	bls.n	80011ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	e0b1      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ac:	4b4b      	ldr	r3, [pc, #300]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d0ee      	beq.n	8001196 <HAL_RCC_OscConfig+0x37e>
 80011b8:	e014      	b.n	80011e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ba:	f7ff faeb 	bl	8000794 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c0:	e00a      	b.n	80011d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c2:	f7ff fae7 	bl	8000794 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e09b      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011d8:	4b40      	ldr	r3, [pc, #256]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80011da:	6a1b      	ldr	r3, [r3, #32]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1ee      	bne.n	80011c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d105      	bne.n	80011f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ea:	4b3c      	ldr	r3, [pc, #240]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a3b      	ldr	r2, [pc, #236]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 8087 	beq.w	800130e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001200:	4b36      	ldr	r3, [pc, #216]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 030c 	and.w	r3, r3, #12
 8001208:	2b08      	cmp	r3, #8
 800120a:	d061      	beq.n	80012d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d146      	bne.n	80012a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001214:	4b33      	ldr	r3, [pc, #204]	; (80012e4 <HAL_RCC_OscConfig+0x4cc>)
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121a:	f7ff fabb 	bl	8000794 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001222:	f7ff fab7 	bl	8000794 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e06d      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f0      	bne.n	8001222 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001248:	d108      	bne.n	800125c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800124a:	4b24      	ldr	r3, [pc, #144]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	4921      	ldr	r1, [pc, #132]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a19      	ldr	r1, [r3, #32]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	430b      	orrs	r3, r1
 800126e:	491b      	ldr	r1, [pc, #108]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001270:	4313      	orrs	r3, r2
 8001272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <HAL_RCC_OscConfig+0x4cc>)
 8001276:	2201      	movs	r2, #1
 8001278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127a:	f7ff fa8b 	bl	8000794 <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001282:	f7ff fa87 	bl	8000794 <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e03d      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0f0      	beq.n	8001282 <HAL_RCC_OscConfig+0x46a>
 80012a0:	e035      	b.n	800130e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <HAL_RCC_OscConfig+0x4cc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a8:	f7ff fa74 	bl	8000794 <HAL_GetTick>
 80012ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b0:	f7ff fa70 	bl	8000794 <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e026      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_RCC_OscConfig+0x4c4>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1f0      	bne.n	80012b0 <HAL_RCC_OscConfig+0x498>
 80012ce:	e01e      	b.n	800130e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d107      	bne.n	80012e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e019      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40007000 	.word	0x40007000
 80012e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012e8:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <HAL_RCC_OscConfig+0x500>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d106      	bne.n	800130a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001306:	429a      	cmp	r2, r3
 8001308:	d001      	beq.n	800130e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000

0800131c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e0d0      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001330:	4b6a      	ldr	r3, [pc, #424]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0307 	and.w	r3, r3, #7
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	429a      	cmp	r2, r3
 800133c:	d910      	bls.n	8001360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800133e:	4b67      	ldr	r3, [pc, #412]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f023 0207 	bic.w	r2, r3, #7
 8001346:	4965      	ldr	r1, [pc, #404]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	4313      	orrs	r3, r2
 800134c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800134e:	4b63      	ldr	r3, [pc, #396]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	d001      	beq.n	8001360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e0b8      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d020      	beq.n	80013ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001378:	4b59      	ldr	r3, [pc, #356]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4a58      	ldr	r2, [pc, #352]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001390:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	4a52      	ldr	r2, [pc, #328]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001396:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800139a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800139c:	4b50      	ldr	r3, [pc, #320]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	494d      	ldr	r1, [pc, #308]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	4313      	orrs	r3, r2
 80013ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d040      	beq.n	800143c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	4b47      	ldr	r3, [pc, #284]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d115      	bne.n	80013fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e07f      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d107      	bne.n	80013ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013da:	4b41      	ldr	r3, [pc, #260]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d109      	bne.n	80013fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e073      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ea:	4b3d      	ldr	r3, [pc, #244]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e06b      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013fa:	4b39      	ldr	r3, [pc, #228]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f023 0203 	bic.w	r2, r3, #3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	4936      	ldr	r1, [pc, #216]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001408:	4313      	orrs	r3, r2
 800140a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800140c:	f7ff f9c2 	bl	8000794 <HAL_GetTick>
 8001410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001412:	e00a      	b.n	800142a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001414:	f7ff f9be 	bl	8000794 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001422:	4293      	cmp	r3, r2
 8001424:	d901      	bls.n	800142a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e053      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800142a:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f003 020c 	and.w	r2, r3, #12
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	429a      	cmp	r2, r3
 800143a:	d1eb      	bne.n	8001414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800143c:	4b27      	ldr	r3, [pc, #156]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0307 	and.w	r3, r3, #7
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	429a      	cmp	r2, r3
 8001448:	d210      	bcs.n	800146c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800144a:	4b24      	ldr	r3, [pc, #144]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f023 0207 	bic.w	r2, r3, #7
 8001452:	4922      	ldr	r1, [pc, #136]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	4313      	orrs	r3, r2
 8001458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800145a:	4b20      	ldr	r3, [pc, #128]	; (80014dc <HAL_RCC_ClockConfig+0x1c0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d001      	beq.n	800146c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e032      	b.n	80014d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	2b00      	cmp	r3, #0
 8001476:	d008      	beq.n	800148a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	4916      	ldr	r1, [pc, #88]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001486:	4313      	orrs	r3, r2
 8001488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0308 	and.w	r3, r3, #8
 8001492:	2b00      	cmp	r3, #0
 8001494:	d009      	beq.n	80014aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001496:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	490e      	ldr	r1, [pc, #56]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014aa:	f000 f821 	bl	80014f0 <HAL_RCC_GetSysClockFreq>
 80014ae:	4602      	mov	r2, r0
 80014b0:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <HAL_RCC_ClockConfig+0x1c4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	091b      	lsrs	r3, r3, #4
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	490a      	ldr	r1, [pc, #40]	; (80014e4 <HAL_RCC_ClockConfig+0x1c8>)
 80014bc:	5ccb      	ldrb	r3, [r1, r3]
 80014be:	fa22 f303 	lsr.w	r3, r2, r3
 80014c2:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <HAL_RCC_ClockConfig+0x1cc>)
 80014c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014c6:	4b09      	ldr	r3, [pc, #36]	; (80014ec <HAL_RCC_ClockConfig+0x1d0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f920 	bl	8000710 <HAL_InitTick>

  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40022000 	.word	0x40022000
 80014e0:	40021000 	.word	0x40021000
 80014e4:	0800356c 	.word	0x0800356c
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000004 	.word	0x20000004

080014f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014f0:	b490      	push	{r4, r7}
 80014f2:	b08a      	sub	sp, #40	; 0x28
 80014f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014f6:	4b29      	ldr	r3, [pc, #164]	; (800159c <HAL_RCC_GetSysClockFreq+0xac>)
 80014f8:	1d3c      	adds	r4, r7, #4
 80014fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001500:	f240 2301 	movw	r3, #513	; 0x201
 8001504:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001516:	2300      	movs	r3, #0
 8001518:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800151a:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b04      	cmp	r3, #4
 8001528:	d002      	beq.n	8001530 <HAL_RCC_GetSysClockFreq+0x40>
 800152a:	2b08      	cmp	r3, #8
 800152c:	d003      	beq.n	8001536 <HAL_RCC_GetSysClockFreq+0x46>
 800152e:	e02b      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001530:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001532:	623b      	str	r3, [r7, #32]
      break;
 8001534:	e02b      	b.n	800158e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	0c9b      	lsrs	r3, r3, #18
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3328      	adds	r3, #40	; 0x28
 8001540:	443b      	add	r3, r7
 8001542:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001546:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d012      	beq.n	8001578 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001552:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	0c5b      	lsrs	r3, r3, #17
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	3328      	adds	r3, #40	; 0x28
 800155e:	443b      	add	r3, r7
 8001560:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001564:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	4a0e      	ldr	r2, [pc, #56]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800156a:	fb03 f202 	mul.w	r2, r3, r2
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	fbb2 f3f3 	udiv	r3, r2, r3
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
 8001576:	e004      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	4a0b      	ldr	r2, [pc, #44]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800157c:	fb02 f303 	mul.w	r3, r2, r3
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001584:	623b      	str	r3, [r7, #32]
      break;
 8001586:	e002      	b.n	800158e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001588:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800158a:	623b      	str	r3, [r7, #32]
      break;
 800158c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800158e:	6a3b      	ldr	r3, [r7, #32]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3728      	adds	r7, #40	; 0x28
 8001594:	46bd      	mov	sp, r7
 8001596:	bc90      	pop	{r4, r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	080033ec 	.word	0x080033ec
 80015a0:	40021000 	.word	0x40021000
 80015a4:	007a1200 	.word	0x007a1200
 80015a8:	003d0900 	.word	0x003d0900

080015ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015b0:	4b02      	ldr	r3, [pc, #8]	; (80015bc <HAL_RCC_GetHCLKFreq+0x10>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	20000000 	.word	0x20000000

080015c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015c4:	f7ff fff2 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	0a1b      	lsrs	r3, r3, #8
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	4903      	ldr	r1, [pc, #12]	; (80015e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015d6:	5ccb      	ldrb	r3, [r1, r3]
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40021000 	.word	0x40021000
 80015e4:	0800357c 	.word	0x0800357c

080015e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015ec:	f7ff ffde 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015f0:	4602      	mov	r2, r0
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	0adb      	lsrs	r3, r3, #11
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	4903      	ldr	r1, [pc, #12]	; (800160c <HAL_RCC_GetPCLK2Freq+0x24>)
 80015fe:	5ccb      	ldrb	r3, [r1, r3]
 8001600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001604:	4618      	mov	r0, r3
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	0800357c 	.word	0x0800357c

08001610 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <RCC_Delay+0x34>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <RCC_Delay+0x38>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	0a5b      	lsrs	r3, r3, #9
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	fb02 f303 	mul.w	r3, r2, r3
 800162a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800162c:	bf00      	nop
  }
  while (Delay --);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1e5a      	subs	r2, r3, #1
 8001632:	60fa      	str	r2, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f9      	bne.n	800162c <RCC_Delay+0x1c>
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	20000000 	.word	0x20000000
 8001648:	10624dd3 	.word	0x10624dd3

0800164c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e03f      	b.n	80016de <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d106      	bne.n	8001678 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7fe fef0 	bl	8000458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2224      	movs	r2, #36	; 0x24
 800167c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	68da      	ldr	r2, [r3, #12]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800168e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 f829 	bl	80016e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	691a      	ldr	r2, [r3, #16]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	695a      	ldr	r2, [r3, #20]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2220      	movs	r2, #32
 80016d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2220      	movs	r2, #32
 80016d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	695b      	ldr	r3, [r3, #20]
 8001714:	4313      	orrs	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001722:	f023 030c 	bic.w	r3, r3, #12
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	68b9      	ldr	r1, [r7, #8]
 800172c:	430b      	orrs	r3, r1
 800172e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699a      	ldr	r2, [r3, #24]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	430a      	orrs	r2, r1
 8001744:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a2c      	ldr	r2, [pc, #176]	; (80017fc <UART_SetConfig+0x114>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d103      	bne.n	8001758 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001750:	f7ff ff4a 	bl	80015e8 <HAL_RCC_GetPCLK2Freq>
 8001754:	60f8      	str	r0, [r7, #12]
 8001756:	e002      	b.n	800175e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001758:	f7ff ff32 	bl	80015c0 <HAL_RCC_GetPCLK1Freq>
 800175c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	4613      	mov	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	009a      	lsls	r2, r3, #2
 8001768:	441a      	add	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	fbb2 f3f3 	udiv	r3, r2, r3
 8001774:	4a22      	ldr	r2, [pc, #136]	; (8001800 <UART_SetConfig+0x118>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	0119      	lsls	r1, r3, #4
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	4613      	mov	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	4413      	add	r3, r2
 8001786:	009a      	lsls	r2, r3, #2
 8001788:	441a      	add	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	fbb2 f2f3 	udiv	r2, r2, r3
 8001794:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <UART_SetConfig+0x118>)
 8001796:	fba3 0302 	umull	r0, r3, r3, r2
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2064      	movs	r0, #100	; 0x64
 800179e:	fb00 f303 	mul.w	r3, r0, r3
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	3332      	adds	r3, #50	; 0x32
 80017a8:	4a15      	ldr	r2, [pc, #84]	; (8001800 <UART_SetConfig+0x118>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	095b      	lsrs	r3, r3, #5
 80017b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017b4:	4419      	add	r1, r3
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	009a      	lsls	r2, r3, #2
 80017c0:	441a      	add	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <UART_SetConfig+0x118>)
 80017ce:	fba3 0302 	umull	r0, r3, r3, r2
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	2064      	movs	r0, #100	; 0x64
 80017d6:	fb00 f303 	mul.w	r3, r0, r3
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	3332      	adds	r3, #50	; 0x32
 80017e0:	4a07      	ldr	r2, [pc, #28]	; (8001800 <UART_SetConfig+0x118>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	f003 020f 	and.w	r2, r3, #15
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	440a      	add	r2, r1
 80017f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40013800 	.word	0x40013800
 8001800:	51eb851f 	.word	0x51eb851f

08001804 <app_button_interrupt>:
static cbf_t cbf;
static uint8_t cbf_area[APP_UART_BUFFER_MAX];
static bool app_started = false;
extern uint32_t delay;

void app_button_interrupt(void){
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0

	static uint32_t debouncing_time_ms = 0;
	if(!app_started)
 8001808:	4b14      	ldr	r3, [pc, #80]	; (800185c <app_button_interrupt+0x58>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	f083 0301 	eor.w	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d11f      	bne.n	8001856 <app_button_interrupt+0x52>
		return;

	if((hw_tick_ms_get() - debouncing_time_ms) >= APP_DEBOUNCING_TIME_MS){
 8001816:	f000 f9c5 	bl	8001ba4 <hw_tick_ms_get>
 800181a:	4602      	mov	r2, r0
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <app_button_interrupt+0x5c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b31      	cmp	r3, #49	; 0x31
 8001824:	d918      	bls.n	8001858 <app_button_interrupt+0x54>
		if(delay == 1000){
 8001826:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <app_button_interrupt+0x60>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800182e:	d104      	bne.n	800183a <app_button_interrupt+0x36>
//			SERIAL_TX("set timer 50\n"); //13
			hw_uart_tx((uint8_t*)"set timer 50\n",13);
 8001830:	210d      	movs	r1, #13
 8001832:	480d      	ldr	r0, [pc, #52]	; (8001868 <app_button_interrupt+0x64>)
 8001834:	f000 f8e0 	bl	80019f8 <hw_uart_tx>
 8001838:	e007      	b.n	800184a <app_button_interrupt+0x46>

//			delay = 50;
		}
		else{
			hw_led_n_state_set(3,true);
 800183a:	2101      	movs	r1, #1
 800183c:	2003      	movs	r0, #3
 800183e:	f000 f933 	bl	8001aa8 <hw_led_n_state_set>
//			SERIAL_TX("set timer 1000\n"); //15

			delay = 1000;
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <app_button_interrupt+0x60>)
 8001844:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001848:	601a      	str	r2, [r3, #0]
		}
		debouncing_time_ms = hw_tick_ms_get();
 800184a:	f000 f9ab 	bl	8001ba4 <hw_tick_ms_get>
 800184e:	4603      	mov	r3, r0
 8001850:	4a03      	ldr	r2, [pc, #12]	; (8001860 <app_button_interrupt+0x5c>)
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	e000      	b.n	8001858 <app_button_interrupt+0x54>
		return;
 8001856:	bf00      	nop
	}
}
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000011c 	.word	0x2000011c
 8001860:	20000120 	.word	0x20000120
 8001864:	20000174 	.word	0x20000174
 8001868:	080033fc 	.word	0x080033fc

0800186c <app_button2_interrupt>:

void app_button2_interrupt(void){
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0

	static uint32_t debouncing_time_ms = 0;
	if(!app_started)
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <app_button2_interrupt+0x50>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	f083 0301 	eor.w	r3, r3, #1
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d11c      	bne.n	80018b8 <app_button2_interrupt+0x4c>
		return;

	if((hw_tick_ms_get() - debouncing_time_ms) >= APP_DEBOUNCING_TIME_MS){
 800187e:	f000 f991 	bl	8001ba4 <hw_tick_ms_get>
 8001882:	4602      	mov	r2, r0
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <app_button2_interrupt+0x54>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b31      	cmp	r3, #49	; 0x31
 800188c:	d915      	bls.n	80018ba <app_button2_interrupt+0x4e>
		if(hw_led_n_state_get(2)){
 800188e:	2002      	movs	r0, #2
 8001890:	f000 f94a 	bl	8001b28 <hw_led_n_state_get>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d004      	beq.n	80018a4 <app_button2_interrupt+0x38>
//			SERIAL_TX("led 2 off\n");
			hw_led_n_state_set(2,false);
 800189a:	2100      	movs	r1, #0
 800189c:	2002      	movs	r0, #2
 800189e:	f000 f903 	bl	8001aa8 <hw_led_n_state_set>
 80018a2:	e003      	b.n	80018ac <app_button2_interrupt+0x40>
		}else{
//			SERIAL_TX("led 2 on\n");
			hw_led_n_state_set(2,true);
 80018a4:	2101      	movs	r1, #1
 80018a6:	2002      	movs	r0, #2
 80018a8:	f000 f8fe 	bl	8001aa8 <hw_led_n_state_set>
		}
		debouncing_time_ms = hw_tick_ms_get();
 80018ac:	f000 f97a 	bl	8001ba4 <hw_tick_ms_get>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4a03      	ldr	r2, [pc, #12]	; (80018c0 <app_button2_interrupt+0x54>)
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	e000      	b.n	80018ba <app_button2_interrupt+0x4e>
		return;
 80018b8:	bf00      	nop
	}
}
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	2000011c 	.word	0x2000011c
 80018c0:	20000124 	.word	0x20000124

080018c4 <app_tick_1ms>:

void app_tick_1ms(void){
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
	if(!app_started)
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <app_tick_1ms+0x18>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	f083 0301 	eor.w	r3, r3, #1
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
		return;
}
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	2000011c 	.word	0x2000011c

080018e0 <app_init>:

void app_init(void){
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
//	cbf_init(&cbf,cbf_area,APP_UART_BUFFER_MAX);
//	hw_uart_init(&cbf);
	shell_init();
 80018e4:	f000 fbec 	bl	80020c0 <shell_init>
	app_started = true;
 80018e8:	4b02      	ldr	r3, [pc, #8]	; (80018f4 <app_init+0x14>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	2000011c 	.word	0x2000011c

080018f8 <app_loop>:


void app_loop(void){
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <cbf_put>:
	cb->cons = CBF_INC(cb->cons, cb->size); // vê se será pos+1 ou volta para a pos==0 no buffer circular

	return CBF_OK;
}

cbf_status_t cbf_put(cbf_t *cb, uint8_t c){
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	70fb      	strb	r3, [r7, #3]
	uint16_t next_prod = CBF_INC(cb->prod, cb->size);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	b29b      	uxth	r3, r3
 8001916:	3301      	adds	r3, #1
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	8892      	ldrh	r2, [r2, #4]
 800191c:	4293      	cmp	r3, r2
 800191e:	da05      	bge.n	800192c <cbf_put+0x28>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	b29b      	uxth	r3, r3
 8001926:	3301      	adds	r3, #1
 8001928:	b29b      	uxth	r3, r3
 800192a:	e000      	b.n	800192e <cbf_put+0x2a>
 800192c:	2300      	movs	r3, #0
 800192e:	81fb      	strh	r3, [r7, #14]

	if(next_prod == cb->cons) // evitar de um dado sobreescrever um dado já existente no buffer circular, overrun
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	885b      	ldrh	r3, [r3, #2]
 8001934:	b29b      	uxth	r3, r3
 8001936:	89fa      	ldrh	r2, [r7, #14]
 8001938:	429a      	cmp	r2, r3
 800193a:	d101      	bne.n	8001940 <cbf_put+0x3c>
		return CBF_FULL;
 800193c:	2301      	movs	r3, #1
 800193e:	e00b      	b.n	8001958 <cbf_put+0x54>

	cb->buffer[cb->prod] = c; // Na posição do produtor atual, colocar o dado c.
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	8812      	ldrh	r2, [r2, #0]
 8001948:	b292      	uxth	r2, r2
 800194a:	4413      	add	r3, r2
 800194c:	78fa      	ldrb	r2, [r7, #3]
 800194e:	701a      	strb	r2, [r3, #0]
	cb->prod = next_prod;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	89fa      	ldrh	r2, [r7, #14]
 8001954:	801a      	strh	r2, [r3, #0]

	return CBF_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr
	...

08001964 <hw_uart2_interrupt>:
	hw_uart_cbf = cbf;
	hw_uart_enable_interrupts();
}

// INTERRUPÇÃO - recepção - importante!
void hw_uart2_interrupt(void){
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
	uint8_t c;
	uint32_t sr;
	USART_TypeDef *h = huart2.Instance;
 800196a:	4b14      	ldr	r3, [pc, #80]	; (80019bc <hw_uart2_interrupt+0x58>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	60bb      	str	r3, [r7, #8]

	sr = h->SR;
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	60fb      	str	r3, [r7, #12]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 8001976:	e005      	b.n	8001984 <hw_uart2_interrupt+0x20>
		sr = h->SR;
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
		c = h->DR;
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	71fb      	strb	r3, [r7, #7]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f4      	bne.n	8001978 <hw_uart2_interrupt+0x14>
	}

	// se sem erros e com dado recebido ... pegar o dado e colocar no buffer
	if(sr & UART_FLAG_RXNE){
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f003 0320 	and.w	r3, r3, #32
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00d      	beq.n	80019b4 <hw_uart2_interrupt+0x50>
		c = h->DR;
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	71fb      	strb	r3, [r7, #7]

		if(hw_uart_cbf)
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <hw_uart2_interrupt+0x5c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d006      	beq.n	80019b4 <hw_uart2_interrupt+0x50>
			cbf_put(hw_uart_cbf,c);
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <hw_uart2_interrupt+0x5c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	79fa      	ldrb	r2, [r7, #7]
 80019ac:	4611      	mov	r1, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ffa8 	bl	8001904 <cbf_put>
	// led 3 que liga e desliga a cada caractere
//	if(hw_led_n_state_get(3))
//		hw_led_n_state_set(3,false);
//	else
//		hw_led_n_state_set(3,true);
}
 80019b4:	bf00      	nop
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200000d0 	.word	0x200000d0
 80019c0:	20000128 	.word	0x20000128

080019c4 <hw_uart_tx_byte>:

// POOLING - transmissão
static void hw_uart_tx_byte(uint8_t c){
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *h = huart2.Instance; // USART_PORT
 80019ce:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <hw_uart_tx_byte+0x30>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	60fb      	str	r3, [r7, #12]

	// garante que o shift register esteja vazio
	while(!(h->SR & UART_FLAG_TXE)){}
 80019d4:	bf00      	nop
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f9      	beq.n	80019d6 <hw_uart_tx_byte+0x12>
	h->DR = c;
 80019e2:	79fa      	ldrb	r2, [r7, #7]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	605a      	str	r2, [r3, #4]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	200000d0 	.word	0x200000d0

080019f8 <hw_uart_tx>:

void hw_uart_tx(uint8_t *buffer, uint32_t size){
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
	for(size_t pos = 0; pos < size; pos++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	e009      	b.n	8001a1c <hw_uart_tx+0x24>
		hw_uart_tx_byte(buffer[pos]);
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ffd7 	bl	80019c4 <hw_uart_tx_byte>
	for(size_t pos = 0; pos < size; pos++)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d3f1      	bcc.n	8001a08 <hw_uart_tx+0x10>
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <hw_button_n_state_get>:
		return true;
	else
		return false;
}

bool hw_button_n_state_get(uint8_t n){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState button_state;
	switch(n){
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d002      	beq.n	8001a46 <hw_button_n_state_get+0x16>
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d007      	beq.n	8001a54 <hw_button_n_state_get+0x24>
 8001a44:	e00e      	b.n	8001a64 <hw_button_n_state_get+0x34>
		case 1:
			button_state = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8001a46:	2101      	movs	r1, #1
 8001a48:	480f      	ldr	r0, [pc, #60]	; (8001a88 <hw_button_n_state_get+0x58>)
 8001a4a:	f7ff f99d 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	73fb      	strb	r3, [r7, #15]
			break;
 8001a52:	e00e      	b.n	8001a72 <hw_button_n_state_get+0x42>
		case 2:
			button_state = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8001a54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a58:	480c      	ldr	r0, [pc, #48]	; (8001a8c <hw_button_n_state_get+0x5c>)
 8001a5a:	f7ff f995 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	73fb      	strb	r3, [r7, #15]
			break;
 8001a62:	e006      	b.n	8001a72 <hw_button_n_state_get+0x42>
		default:
			button_state = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8001a64:	2101      	movs	r1, #1
 8001a66:	4808      	ldr	r0, [pc, #32]	; (8001a88 <hw_button_n_state_get+0x58>)
 8001a68:	f7ff f98e 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	73fb      	strb	r3, [r7, #15]
			break;
 8001a70:	bf00      	nop
	}
	if(button_state == GPIO_PIN_RESET)
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d101      	bne.n	8001a7c <hw_button_n_state_get+0x4c>
		return true;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e000      	b.n	8001a7e <hw_button_n_state_get+0x4e>
	else
		return false;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40010800 	.word	0x40010800
 8001a8c:	40010c00 	.word	0x40010c00

08001a90 <hw_led_toggle>:

void hw_led_toggle(void){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001a94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <hw_led_toggle+0x14>)
 8001a9a:	f7ff f9a4 	bl	8000de6 <HAL_GPIO_TogglePin>
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40011000 	.word	0x40011000

08001aa8 <hw_led_n_state_set>:
void hw_led_state_set(bool state){
	GPIO_PinState led_state = state ? GPIO_PIN_RESET : GPIO_PIN_SET;
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_state);
}

void hw_led_n_state_set(uint8_t n, bool state){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	460a      	mov	r2, r1
 8001ab2:	71fb      	strb	r3, [r7, #7]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	71bb      	strb	r3, [r7, #6]
	GPIO_PinState led_state = state ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8001ab8:	79bb      	ldrb	r3, [r7, #6]
 8001aba:	f083 0301 	eor.w	r3, r3, #1
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	73fb      	strb	r3, [r7, #15]
	switch(n){
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d016      	beq.n	8001af6 <hw_led_n_state_set+0x4e>
 8001ac8:	2b03      	cmp	r3, #3
 8001aca:	dc1c      	bgt.n	8001b06 <hw_led_n_state_set+0x5e>
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d002      	beq.n	8001ad6 <hw_led_n_state_set+0x2e>
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d008      	beq.n	8001ae6 <hw_led_n_state_set+0x3e>
 8001ad4:	e017      	b.n	8001b06 <hw_led_n_state_set+0x5e>
		case 1:
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_state);
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ade:	4810      	ldr	r0, [pc, #64]	; (8001b20 <hw_led_n_state_set+0x78>)
 8001ae0:	f7ff f969 	bl	8000db6 <HAL_GPIO_WritePin>
			break;
 8001ae4:	e017      	b.n	8001b16 <hw_led_n_state_set+0x6e>
		case 2:
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, led_state);
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aee:	480d      	ldr	r0, [pc, #52]	; (8001b24 <hw_led_n_state_set+0x7c>)
 8001af0:	f7ff f961 	bl	8000db6 <HAL_GPIO_WritePin>
			break;
 8001af4:	e00f      	b.n	8001b16 <hw_led_n_state_set+0x6e>
		case 3:
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, led_state);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	461a      	mov	r2, r3
 8001afa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001afe:	4809      	ldr	r0, [pc, #36]	; (8001b24 <hw_led_n_state_set+0x7c>)
 8001b00:	f7ff f959 	bl	8000db6 <HAL_GPIO_WritePin>
			break;
 8001b04:	e007      	b.n	8001b16 <hw_led_n_state_set+0x6e>
		default:
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_state);
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b0e:	4804      	ldr	r0, [pc, #16]	; (8001b20 <hw_led_n_state_set+0x78>)
 8001b10:	f7ff f951 	bl	8000db6 <HAL_GPIO_WritePin>
			break;
 8001b14:	bf00      	nop
	}
}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40011000 	.word	0x40011000
 8001b24:	40010800 	.word	0x40010800

08001b28 <hw_led_n_state_get>:

bool hw_led_n_state_get(uint8_t n){
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState led_state;
	switch(n){
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d016      	beq.n	8001b66 <hw_led_n_state_get+0x3e>
 8001b38:	2b03      	cmp	r3, #3
 8001b3a:	dc1c      	bgt.n	8001b76 <hw_led_n_state_get+0x4e>
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d002      	beq.n	8001b46 <hw_led_n_state_get+0x1e>
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d008      	beq.n	8001b56 <hw_led_n_state_get+0x2e>
 8001b44:	e017      	b.n	8001b76 <hw_led_n_state_get+0x4e>
		case 1:
			led_state =  HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin);
 8001b46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b4a:	4814      	ldr	r0, [pc, #80]	; (8001b9c <hw_led_n_state_get+0x74>)
 8001b4c:	f7ff f91c 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001b50:	4603      	mov	r3, r0
 8001b52:	73fb      	strb	r3, [r7, #15]
			break;
 8001b54:	e017      	b.n	8001b86 <hw_led_n_state_get+0x5e>
		case 2:
			led_state =  HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin);
 8001b56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b5a:	4811      	ldr	r0, [pc, #68]	; (8001ba0 <hw_led_n_state_get+0x78>)
 8001b5c:	f7ff f914 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001b60:	4603      	mov	r3, r0
 8001b62:	73fb      	strb	r3, [r7, #15]
			break;
 8001b64:	e00f      	b.n	8001b86 <hw_led_n_state_get+0x5e>
		case 3:
			led_state =  HAL_GPIO_ReadPin(LED3_GPIO_Port, LED3_Pin);
 8001b66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b6a:	480d      	ldr	r0, [pc, #52]	; (8001ba0 <hw_led_n_state_get+0x78>)
 8001b6c:	f7ff f90c 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001b70:	4603      	mov	r3, r0
 8001b72:	73fb      	strb	r3, [r7, #15]
			break;
 8001b74:	e007      	b.n	8001b86 <hw_led_n_state_get+0x5e>
		default:
			led_state =  HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin);
 8001b76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b7a:	4808      	ldr	r0, [pc, #32]	; (8001b9c <hw_led_n_state_get+0x74>)
 8001b7c:	f7ff f904 	bl	8000d88 <HAL_GPIO_ReadPin>
 8001b80:	4603      	mov	r3, r0
 8001b82:	73fb      	strb	r3, [r7, #15]
			break;
 8001b84:	bf00      	nop
	}
	if(led_state == GPIO_PIN_RESET)
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d101      	bne.n	8001b90 <hw_led_n_state_get+0x68>
		return true;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <hw_led_n_state_get+0x6a>
	else
		return false;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40011000 	.word	0x40011000
 8001ba0:	40010800 	.word	0x40010800

08001ba4 <hw_tick_ms_get>:

void hw_cpu_sleep(){
	__WFI();
}

uint32_t hw_tick_ms_get(void){
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8001ba8:	f7fe fdf4 	bl	8000794 <HAL_GetTick>
 8001bac:	4603      	mov	r3, r0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <shell_tick_1ms>:

static bool shell_started = false;
static shell_ctrl_t shell_ctrl = {0};
volatile uint32_t delay;

void shell_tick_1ms(void){
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
	static uint32_t delay_cnt = 0;

	if(!shell_started)
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <shell_tick_1ms+0x38>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	f083 0301 	eor.w	r3, r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d110      	bne.n	8001be8 <shell_tick_1ms+0x34>
		return;

	delay_cnt++;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <shell_tick_1ms+0x3c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	4a08      	ldr	r2, [pc, #32]	; (8001bf0 <shell_tick_1ms+0x3c>)
 8001bce:	6013      	str	r3, [r2, #0]

	if(delay_cnt >= delay){
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <shell_tick_1ms+0x3c>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <shell_tick_1ms+0x40>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d306      	bcc.n	8001bea <shell_tick_1ms+0x36>
		delay_cnt = 0;
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <shell_tick_1ms+0x3c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
		hw_led_toggle();
 8001be2:	f7ff ff55 	bl	8001a90 <hw_led_toggle>
 8001be6:	e000      	b.n	8001bea <shell_tick_1ms+0x36>
		return;
 8001be8:	bf00      	nop
	}
}
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	2000012c 	.word	0x2000012c
 8001bf0:	20000178 	.word	0x20000178
 8001bf4:	20000174 	.word	0x20000174

08001bf8 <shell_uart_tx_byte>:

static void shell_uart_tx_byte(uint8_t c){
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *h = huart1.Instance;
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <shell_uart_tx_byte+0x30>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	60fb      	str	r3, [r7, #12]

	while(!(h->SR & UART_FLAG_TXE)) {}
 8001c08:	bf00      	nop
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f9      	beq.n	8001c0a <shell_uart_tx_byte+0x12>
	h->DR = c;
 8001c16:	79fa      	ldrb	r2, [r7, #7]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	605a      	str	r2, [r3, #4]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	2000008c 	.word	0x2000008c

08001c2c <shell_uart_tx>:

void shell_uart_tx(uint8_t *buffer, uint32_t size){
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
	for(size_t pos=0; pos<size; pos++)
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	e009      	b.n	8001c50 <shell_uart_tx+0x24>
		shell_uart_tx_byte(buffer[pos]);
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ffd7 	bl	8001bf8 <shell_uart_tx_byte>
	for(size_t pos=0; pos<size; pos++)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d3f1      	bcc.n	8001c3c <shell_uart_tx+0x10>
}
 8001c58:	bf00      	nop
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <shell_parse_args>:

uint32_t shell_parse_args(uint8_t * const cmdline, uint32_t size, uint32_t *argc, uint8_t *argv[], uint32_t max_args){
 8001c64:	b480      	push	{r7}
 8001c66:	b087      	sub	sp, #28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	603b      	str	r3, [r7, #0]
	uint32_t n, m;

	n = m = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	617b      	str	r3, [r7, #20]
	*argc = 0;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]

	while(cmdline[n] != '\0'){
 8001c80:	e04d      	b.n	8001d1e <shell_parse_args+0xba>
		while(isspace(cmdline[n]) && n<size)
			cmdline[n++] = '\0';
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	617a      	str	r2, [r7, #20]
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
		while(isspace(cmdline[n]) && n<size)
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	4413      	add	r3, r2
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	4a30      	ldr	r2, [pc, #192]	; (8001d5c <shell_parse_args+0xf8>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <shell_parse_args+0x4c>
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d3e8      	bcc.n	8001c82 <shell_parse_args+0x1e>

		m = n;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	613b      	str	r3, [r7, #16]

		while(!isspace(cmdline[n]) && (n<size) && (cmdline[n] != '\0'))
 8001cb4:	e002      	b.n	8001cbc <shell_parse_args+0x58>
			n++;
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
		while(!isspace(cmdline[n]) && (n<size) && (cmdline[n] != '\0'))
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	4a25      	ldr	r2, [pc, #148]	; (8001d5c <shell_parse_args+0xf8>)
 8001cc8:	4413      	add	r3, r2
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <shell_parse_args+0x84>
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d205      	bcs.n	8001ce8 <shell_parse_args+0x84>
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d1e6      	bne.n	8001cb6 <shell_parse_args+0x52>

		if((n>=size) || (*argc >= max_args) || (m==n))
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d21c      	bcs.n	8001d2a <shell_parse_args+0xc6>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6a3a      	ldr	r2, [r7, #32]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d917      	bls.n	8001d2a <shell_parse_args+0xc6>
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d013      	beq.n	8001d2a <shell_parse_args+0xc6>
			break;

		argv[*argc] = cmdline + m;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	68f9      	ldr	r1, [r7, #12]
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	440a      	add	r2, r1
 8001d12:	601a      	str	r2, [r3, #0]
		*argc += 1;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	601a      	str	r2, [r3, #0]
	while(cmdline[n] != '\0'){
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	4413      	add	r3, r2
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1b2      	bne.n	8001c90 <shell_parse_args+0x2c>
	}

	for(n = *argc; n<max_args; n++)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	e008      	b.n	8001d44 <shell_parse_args+0xe0>
		argv[n] = '\0';
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	4413      	add	r3, r2
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
	for(n = *argc; n<max_args; n++)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	3301      	adds	r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d3f2      	bcc.n	8001d32 <shell_parse_args+0xce>

	return *argc;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	371c      	adds	r7, #28
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	08003584 	.word	0x08003584

08001d60 <shell_process>:

void shell_process(void){
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08c      	sub	sp, #48	; 0x30
 8001d64:	af02      	add	r7, sp, #8
	uint32_t argc;
	uint8_t *argv[SHELL_MAX_ARGS];
	bool error = true;
 8001d66:	2301      	movs	r3, #1
 8001d68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(shell_parse_args(shell_ctrl.cmd, shell_ctrl.size, &argc, (uint8_t **)argv, SHELL_MAX_ARGS)){
 8001d6c:	4b7d      	ldr	r3, [pc, #500]	; (8001f64 <shell_process+0x204>)
 8001d6e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	f107 0220 	add.w	r2, r7, #32
 8001d78:	2005      	movs	r0, #5
 8001d7a:	9000      	str	r0, [sp, #0]
 8001d7c:	4879      	ldr	r0, [pc, #484]	; (8001f64 <shell_process+0x204>)
 8001d7e:	f7ff ff71 	bl	8001c64 <shell_parse_args>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80de 	beq.w	8001f46 <shell_process+0x1e6>
		if(argc == 3){
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	d172      	bne.n	8001e76 <shell_process+0x116>
			if((strncmp("set", (char*)argv[0],3) == 0) && (strncmp("time", (char*)argv[1],4) == 0)){
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2203      	movs	r2, #3
 8001d94:	4619      	mov	r1, r3
 8001d96:	4874      	ldr	r0, [pc, #464]	; (8001f68 <shell_process+0x208>)
 8001d98:	f000 fa26 	bl	80021e8 <strncmp>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d125      	bne.n	8001dee <shell_process+0x8e>
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	2204      	movs	r2, #4
 8001da6:	4619      	mov	r1, r3
 8001da8:	4870      	ldr	r0, [pc, #448]	; (8001f6c <shell_process+0x20c>)
 8001daa:	f000 fa1d 	bl	80021e8 <strncmp>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d11c      	bne.n	8001dee <shell_process+0x8e>
				int time_ms = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]

				if(sscanf((char*)argv[2], "%d",&time_ms) == 1){
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f107 0208 	add.w	r2, r7, #8
 8001dbe:	496c      	ldr	r1, [pc, #432]	; (8001f70 <shell_process+0x210>)
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 f9e5 	bl	8002190 <siscanf>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	f040 80bb 	bne.w	8001f44 <shell_process+0x1e4>
					if(time_ms > 0){
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f340 80b7 	ble.w	8001f44 <shell_process+0x1e4>
						delay = time_ms;
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b66      	ldr	r3, [pc, #408]	; (8001f74 <shell_process+0x214>)
 8001ddc:	601a      	str	r2, [r3, #0]
						shell_uart_tx((uint8_t*)"ok\n",3);
 8001dde:	2103      	movs	r1, #3
 8001de0:	4865      	ldr	r0, [pc, #404]	; (8001f78 <shell_process+0x218>)
 8001de2:	f7ff ff23 	bl	8001c2c <shell_uart_tx>
						error = false;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if((strncmp("set", (char*)argv[0],3) == 0) && (strncmp("time", (char*)argv[1],4) == 0)){
 8001dec:	e0aa      	b.n	8001f44 <shell_process+0x1e4>
					}
				}
			}
			else if(strncmp("led", (char*)argv[0],3) == 0){
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2203      	movs	r2, #3
 8001df2:	4619      	mov	r1, r3
 8001df4:	4861      	ldr	r0, [pc, #388]	; (8001f7c <shell_process+0x21c>)
 8001df6:	f000 f9f7 	bl	80021e8 <strncmp>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f040 80a2 	bne.w	8001f46 <shell_process+0x1e6>
				int n = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]

				if(sscanf((char*)argv[1], "%d",&n)){
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1d3a      	adds	r2, r7, #4
 8001e0a:	4959      	ldr	r1, [pc, #356]	; (8001f70 <shell_process+0x210>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 f9bf 	bl	8002190 <siscanf>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 8096 	beq.w	8001f46 <shell_process+0x1e6>
					if(strncmp("on", (char*)argv[2],2) == 0){
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4857      	ldr	r0, [pc, #348]	; (8001f80 <shell_process+0x220>)
 8001e22:	f000 f9e1 	bl	80021e8 <strncmp>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10d      	bne.n	8001e48 <shell_process+0xe8>
						hw_led_n_state_set(n,true);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2101      	movs	r1, #1
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff fe38 	bl	8001aa8 <hw_led_n_state_set>
						shell_uart_tx((uint8_t*)"led 1 on\n",9);
 8001e38:	2109      	movs	r1, #9
 8001e3a:	4852      	ldr	r0, [pc, #328]	; (8001f84 <shell_process+0x224>)
 8001e3c:	f7ff fef6 	bl	8001c2c <shell_uart_tx>
						error = false;
 8001e40:	2300      	movs	r3, #0
 8001e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001e46:	e07e      	b.n	8001f46 <shell_process+0x1e6>
					}
					else if(strncmp("off", (char*)argv[2],3) == 0){
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	484e      	ldr	r0, [pc, #312]	; (8001f88 <shell_process+0x228>)
 8001e50:	f000 f9ca 	bl	80021e8 <strncmp>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d175      	bne.n	8001f46 <shell_process+0x1e6>
						hw_led_n_state_set(n,false);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fe21 	bl	8001aa8 <hw_led_n_state_set>
						shell_uart_tx((uint8_t*)"led 1 off\n",100);
 8001e66:	2164      	movs	r1, #100	; 0x64
 8001e68:	4848      	ldr	r0, [pc, #288]	; (8001f8c <shell_process+0x22c>)
 8001e6a:	f7ff fedf 	bl	8001c2c <shell_uart_tx>
						error = false;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001e74:	e067      	b.n	8001f46 <shell_process+0x1e6>
					}
				}
			}
		}else if(argc == 2){
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d14f      	bne.n	8001f1c <shell_process+0x1bc>
			if((strncmp("get", (char*)argv[0],3) == 0) && (strncmp("time", (char*)argv[1],4) == 0)){
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	4619      	mov	r1, r3
 8001e82:	4843      	ldr	r0, [pc, #268]	; (8001f90 <shell_process+0x230>)
 8001e84:	f000 f9b0 	bl	80021e8 <strncmp>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d11d      	bne.n	8001eca <shell_process+0x16a>
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	2204      	movs	r2, #4
 8001e92:	4619      	mov	r1, r3
 8001e94:	4835      	ldr	r0, [pc, #212]	; (8001f6c <shell_process+0x20c>)
 8001e96:	f000 f9a7 	bl	80021e8 <strncmp>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d114      	bne.n	8001eca <shell_process+0x16a>
				shell_ctrl.size = sprintf((char*)shell_ctrl.cmd, "time %u\n",(unsigned int)delay);
 8001ea0:	4b34      	ldr	r3, [pc, #208]	; (8001f74 <shell_process+0x214>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	493b      	ldr	r1, [pc, #236]	; (8001f94 <shell_process+0x234>)
 8001ea8:	482e      	ldr	r0, [pc, #184]	; (8001f64 <shell_process+0x204>)
 8001eaa:	f000 f951 	bl	8002150 <siprintf>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <shell_process+0x204>)
 8001eb4:	641a      	str	r2, [r3, #64]	; 0x40
				shell_uart_tx(shell_ctrl.cmd, shell_ctrl.size);
 8001eb6:	4b2b      	ldr	r3, [pc, #172]	; (8001f64 <shell_process+0x204>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4829      	ldr	r0, [pc, #164]	; (8001f64 <shell_process+0x204>)
 8001ebe:	f7ff feb5 	bl	8001c2c <shell_uart_tx>
				error = false;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ec8:	e03d      	b.n	8001f46 <shell_process+0x1e6>
			}
			else if(strncmp("bot", (char*)argv[0],3) == 0){
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2203      	movs	r2, #3
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4831      	ldr	r0, [pc, #196]	; (8001f98 <shell_process+0x238>)
 8001ed2:	f000 f989 	bl	80021e8 <strncmp>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d134      	bne.n	8001f46 <shell_process+0x1e6>
				int n = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	603b      	str	r3, [r7, #0]

				if(sscanf((char*)argv[1], "%d",&n)){
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	463a      	mov	r2, r7
 8001ee4:	4922      	ldr	r1, [pc, #136]	; (8001f70 <shell_process+0x210>)
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 f952 	bl	8002190 <siscanf>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d029      	beq.n	8001f46 <shell_process+0x1e6>
					if(hw_button_n_state_get(n))
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff fd9a 	bl	8001a30 <hw_button_n_state_get>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d004      	beq.n	8001f0c <shell_process+0x1ac>
						shell_uart_tx((uint8_t*)"bot 1 on\n",9);
 8001f02:	2109      	movs	r1, #9
 8001f04:	4825      	ldr	r0, [pc, #148]	; (8001f9c <shell_process+0x23c>)
 8001f06:	f7ff fe91 	bl	8001c2c <shell_uart_tx>
 8001f0a:	e003      	b.n	8001f14 <shell_process+0x1b4>
					else
						shell_uart_tx((uint8_t*)"bot 1 off\n",10);
 8001f0c:	210a      	movs	r1, #10
 8001f0e:	4824      	ldr	r0, [pc, #144]	; (8001fa0 <shell_process+0x240>)
 8001f10:	f7ff fe8c 	bl	8001c2c <shell_uart_tx>
					error = false;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001f1a:	e014      	b.n	8001f46 <shell_process+0x1e6>
				}
			}
		}
		else if(argc == 1){
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d111      	bne.n	8001f46 <shell_process+0x1e6>
			if(strncmp("help", (char*)argv[0],4) == 0){
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2204      	movs	r2, #4
 8001f26:	4619      	mov	r1, r3
 8001f28:	481e      	ldr	r0, [pc, #120]	; (8001fa4 <shell_process+0x244>)
 8001f2a:	f000 f95d 	bl	80021e8 <strncmp>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d108      	bne.n	8001f46 <shell_process+0x1e6>
				shell_uart_tx((uint8_t*)"led <n> <on|off>: liga ou desliga um dos leds da placa, n = identificacao do led; bot <n>: Realiza a leitura de um determinado pino de GPIO, n = identificacao do led; help: Lista os comados suportados e maneira de usar.\n",220);
 8001f34:	21dc      	movs	r1, #220	; 0xdc
 8001f36:	481c      	ldr	r0, [pc, #112]	; (8001fa8 <shell_process+0x248>)
 8001f38:	f7ff fe78 	bl	8001c2c <shell_uart_tx>
				error = false;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001f42:	e000      	b.n	8001f46 <shell_process+0x1e6>
			if((strncmp("set", (char*)argv[0],3) == 0) && (strncmp("time", (char*)argv[1],4) == 0)){
 8001f44:	bf00      	nop
			}
		}
	}

	if(error){
 8001f46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d006      	beq.n	8001f5c <shell_process+0x1fc>
		shell_uart_tx((uint8_t*)"error\n",6);
 8001f4e:	2106      	movs	r1, #6
 8001f50:	4816      	ldr	r0, [pc, #88]	; (8001fac <shell_process+0x24c>)
 8001f52:	f7ff fe6b 	bl	8001c2c <shell_uart_tx>
		error = false;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000130 	.word	0x20000130
 8001f68:	0800340c 	.word	0x0800340c
 8001f6c:	08003410 	.word	0x08003410
 8001f70:	08003418 	.word	0x08003418
 8001f74:	20000174 	.word	0x20000174
 8001f78:	0800341c 	.word	0x0800341c
 8001f7c:	08003420 	.word	0x08003420
 8001f80:	08003424 	.word	0x08003424
 8001f84:	08003428 	.word	0x08003428
 8001f88:	08003434 	.word	0x08003434
 8001f8c:	08003438 	.word	0x08003438
 8001f90:	08003444 	.word	0x08003444
 8001f94:	08003448 	.word	0x08003448
 8001f98:	08003454 	.word	0x08003454
 8001f9c:	08003458 	.word	0x08003458
 8001fa0:	08003464 	.word	0x08003464
 8001fa4:	08003470 	.word	0x08003470
 8001fa8:	08003478 	.word	0x08003478
 8001fac:	08003558 	.word	0x08003558

08001fb0 <shell_add_byte>:

void shell_add_byte(uint8_t c){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
	shell_ctrl.cmd[shell_ctrl.size++] = c;
 8001fba:	4b11      	ldr	r3, [pc, #68]	; (8002000 <shell_add_byte+0x50>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	490f      	ldr	r1, [pc, #60]	; (8002000 <shell_add_byte+0x50>)
 8001fc2:	640a      	str	r2, [r1, #64]	; 0x40
 8001fc4:	490e      	ldr	r1, [pc, #56]	; (8002000 <shell_add_byte+0x50>)
 8001fc6:	79fa      	ldrb	r2, [r7, #7]
 8001fc8:	54ca      	strb	r2, [r1, r3]

	if(c == '\n'){ // indicar fim do comando após o enter
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	2b0a      	cmp	r3, #10
 8001fce:	d10b      	bne.n	8001fe8 <shell_add_byte+0x38>
		shell_ctrl.cmd[shell_ctrl.size-1] = '\0';
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <shell_add_byte+0x50>)
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <shell_add_byte+0x50>)
 8001fd8:	2100      	movs	r1, #0
 8001fda:	54d1      	strb	r1, [r2, r3]
		shell_process();
 8001fdc:	f7ff fec0 	bl	8001d60 <shell_process>
		shell_ctrl.size = 0;
 8001fe0:	4b07      	ldr	r3, [pc, #28]	; (8002000 <shell_add_byte+0x50>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	641a      	str	r2, [r3, #64]	; 0x40
	}else{
		if(shell_ctrl.size >= SHELL_UART_BUFFER_MAX)
			shell_ctrl.size = 0;
	}
}
 8001fe6:	e006      	b.n	8001ff6 <shell_add_byte+0x46>
		if(shell_ctrl.size >= SHELL_UART_BUFFER_MAX)
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <shell_add_byte+0x50>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	2b3f      	cmp	r3, #63	; 0x3f
 8001fee:	d902      	bls.n	8001ff6 <shell_add_byte+0x46>
			shell_ctrl.size = 0;
 8001ff0:	4b03      	ldr	r3, [pc, #12]	; (8002000 <shell_add_byte+0x50>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000130 	.word	0x20000130

08002004 <shell_uart_interrupt>:

void shell_uart_interrupt(void){
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
	uint8_t c;
	uint32_t sr;
	USART_TypeDef *h = huart1.Instance; // para o shell q está na uart1
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <shell_uart_interrupt+0x54>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60bb      	str	r3, [r7, #8]

	sr = h->SR;
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	60fb      	str	r3, [r7, #12]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 8002016:	e005      	b.n	8002024 <shell_uart_interrupt+0x20>
		sr = h->SR;
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	60fb      	str	r3, [r7, #12]
		c = h->DR;
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	71fb      	strb	r3, [r7, #7]
	while(sr & (UART_FLAG_ORE | UART_FLAG_PE | UART_FLAG_FE | UART_FLAG_NE)){
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f4      	bne.n	8002018 <shell_uart_interrupt+0x14>
	}

	// se sem erros e com dado recebido ... pegar o dado e colocar no buffer
	if(sr & UART_FLAG_RXNE){
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 0320 	and.w	r3, r3, #32
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00a      	beq.n	800204e <shell_uart_interrupt+0x4a>
		c = h->DR;
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	71fb      	strb	r3, [r7, #7]

		if(shell_started)
 800203e:	4b07      	ldr	r3, [pc, #28]	; (800205c <shell_uart_interrupt+0x58>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <shell_uart_interrupt+0x4a>
			shell_add_byte(c);
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ffb1 	bl	8001fb0 <shell_add_byte>
	}
}
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	2000008c 	.word	0x2000008c
 800205c:	2000012c 	.word	0x2000012c

08002060 <shell_disable_interrupts>:

void shell_disable_interrupts(void){
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002064:	2025      	movs	r0, #37	; 0x25
 8002066:	f7fe fce2 	bl	8000a2e <HAL_NVIC_DisableIRQ>
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}

0800206e <shell_enable_interrupts>:

void shell_enable_interrupts(void){
 800206e:	b580      	push	{r7, lr}
 8002070:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2103      	movs	r1, #3
 8002076:	2025      	movs	r0, #37	; 0x25
 8002078:	f7fe fcaf 	bl	80009da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 800207c:	2025      	movs	r0, #37	; 0x25
 800207e:	f7fe fcc8 	bl	8000a12 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 8002082:	2025      	movs	r0, #37	; 0x25
 8002084:	f7fe fced 	bl	8000a62 <HAL_NVIC_ClearPendingIRQ>
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}

0800208c <shell_uart_init>:

void shell_uart_init(void){
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	shell_disable_interrupts();
 8002090:	f7ff ffe6 	bl	8002060 <shell_disable_interrupts>

	huart1.Instance->CR3 |= USART_CR3_EIE;
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <shell_uart_init+0x30>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695a      	ldr	r2, [r3, #20]
 800209a:	4b08      	ldr	r3, [pc, #32]	; (80020bc <shell_uart_init+0x30>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f042 0201 	orr.w	r2, r2, #1
 80020a2:	615a      	str	r2, [r3, #20]
	huart1.Instance->CR1 |= USART_CR1_PEIE | USART_CR1_RXNEIE;
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <shell_uart_init+0x30>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	4b04      	ldr	r3, [pc, #16]	; (80020bc <shell_uart_init+0x30>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80020b2:	60da      	str	r2, [r3, #12]

	shell_enable_interrupts();
 80020b4:	f7ff ffdb 	bl	800206e <shell_enable_interrupts>
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000008c 	.word	0x2000008c

080020c0 <shell_init>:

void shell_init(void){
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	shell_ctrl.size = 0;
 80020c4:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <shell_init+0x20>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	641a      	str	r2, [r3, #64]	; 0x40
	delay = 1000;
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <shell_init+0x24>)
 80020cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80020d0:	601a      	str	r2, [r3, #0]
	shell_uart_init();
 80020d2:	f7ff ffdb 	bl	800208c <shell_uart_init>

	shell_started = true;
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <shell_init+0x28>)
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000130 	.word	0x20000130
 80020e4:	20000174 	.word	0x20000174
 80020e8:	2000012c 	.word	0x2000012c

080020ec <__errno>:
 80020ec:	4b01      	ldr	r3, [pc, #4]	; (80020f4 <__errno+0x8>)
 80020ee:	6818      	ldr	r0, [r3, #0]
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	2000000c 	.word	0x2000000c

080020f8 <__libc_init_array>:
 80020f8:	b570      	push	{r4, r5, r6, lr}
 80020fa:	2600      	movs	r6, #0
 80020fc:	4d0c      	ldr	r5, [pc, #48]	; (8002130 <__libc_init_array+0x38>)
 80020fe:	4c0d      	ldr	r4, [pc, #52]	; (8002134 <__libc_init_array+0x3c>)
 8002100:	1b64      	subs	r4, r4, r5
 8002102:	10a4      	asrs	r4, r4, #2
 8002104:	42a6      	cmp	r6, r4
 8002106:	d109      	bne.n	800211c <__libc_init_array+0x24>
 8002108:	f001 f964 	bl	80033d4 <_init>
 800210c:	2600      	movs	r6, #0
 800210e:	4d0a      	ldr	r5, [pc, #40]	; (8002138 <__libc_init_array+0x40>)
 8002110:	4c0a      	ldr	r4, [pc, #40]	; (800213c <__libc_init_array+0x44>)
 8002112:	1b64      	subs	r4, r4, r5
 8002114:	10a4      	asrs	r4, r4, #2
 8002116:	42a6      	cmp	r6, r4
 8002118:	d105      	bne.n	8002126 <__libc_init_array+0x2e>
 800211a:	bd70      	pop	{r4, r5, r6, pc}
 800211c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002120:	4798      	blx	r3
 8002122:	3601      	adds	r6, #1
 8002124:	e7ee      	b.n	8002104 <__libc_init_array+0xc>
 8002126:	f855 3b04 	ldr.w	r3, [r5], #4
 800212a:	4798      	blx	r3
 800212c:	3601      	adds	r6, #1
 800212e:	e7f2      	b.n	8002116 <__libc_init_array+0x1e>
 8002130:	08003734 	.word	0x08003734
 8002134:	08003734 	.word	0x08003734
 8002138:	08003734 	.word	0x08003734
 800213c:	08003738 	.word	0x08003738

08002140 <memset>:
 8002140:	4603      	mov	r3, r0
 8002142:	4402      	add	r2, r0
 8002144:	4293      	cmp	r3, r2
 8002146:	d100      	bne.n	800214a <memset+0xa>
 8002148:	4770      	bx	lr
 800214a:	f803 1b01 	strb.w	r1, [r3], #1
 800214e:	e7f9      	b.n	8002144 <memset+0x4>

08002150 <siprintf>:
 8002150:	b40e      	push	{r1, r2, r3}
 8002152:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002156:	b500      	push	{lr}
 8002158:	b09c      	sub	sp, #112	; 0x70
 800215a:	ab1d      	add	r3, sp, #116	; 0x74
 800215c:	9002      	str	r0, [sp, #8]
 800215e:	9006      	str	r0, [sp, #24]
 8002160:	9107      	str	r1, [sp, #28]
 8002162:	9104      	str	r1, [sp, #16]
 8002164:	4808      	ldr	r0, [pc, #32]	; (8002188 <siprintf+0x38>)
 8002166:	4909      	ldr	r1, [pc, #36]	; (800218c <siprintf+0x3c>)
 8002168:	f853 2b04 	ldr.w	r2, [r3], #4
 800216c:	9105      	str	r1, [sp, #20]
 800216e:	6800      	ldr	r0, [r0, #0]
 8002170:	a902      	add	r1, sp, #8
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	f000 f8a8 	bl	80022c8 <_svfiprintf_r>
 8002178:	2200      	movs	r2, #0
 800217a:	9b02      	ldr	r3, [sp, #8]
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	b01c      	add	sp, #112	; 0x70
 8002180:	f85d eb04 	ldr.w	lr, [sp], #4
 8002184:	b003      	add	sp, #12
 8002186:	4770      	bx	lr
 8002188:	2000000c 	.word	0x2000000c
 800218c:	ffff0208 	.word	0xffff0208

08002190 <siscanf>:
 8002190:	b40e      	push	{r1, r2, r3}
 8002192:	f44f 7201 	mov.w	r2, #516	; 0x204
 8002196:	b530      	push	{r4, r5, lr}
 8002198:	b09c      	sub	sp, #112	; 0x70
 800219a:	ac1f      	add	r4, sp, #124	; 0x7c
 800219c:	f854 5b04 	ldr.w	r5, [r4], #4
 80021a0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80021a4:	9002      	str	r0, [sp, #8]
 80021a6:	9006      	str	r0, [sp, #24]
 80021a8:	f7fd ffd0 	bl	800014c <strlen>
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <siscanf+0x4c>)
 80021ae:	9003      	str	r0, [sp, #12]
 80021b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80021b2:	2300      	movs	r3, #0
 80021b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80021b6:	9314      	str	r3, [sp, #80]	; 0x50
 80021b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021bc:	9007      	str	r0, [sp, #28]
 80021be:	4808      	ldr	r0, [pc, #32]	; (80021e0 <siscanf+0x50>)
 80021c0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80021c4:	462a      	mov	r2, r5
 80021c6:	4623      	mov	r3, r4
 80021c8:	a902      	add	r1, sp, #8
 80021ca:	6800      	ldr	r0, [r0, #0]
 80021cc:	9401      	str	r4, [sp, #4]
 80021ce:	f000 f9d5 	bl	800257c <__ssvfiscanf_r>
 80021d2:	b01c      	add	sp, #112	; 0x70
 80021d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80021d8:	b003      	add	sp, #12
 80021da:	4770      	bx	lr
 80021dc:	080021e5 	.word	0x080021e5
 80021e0:	2000000c 	.word	0x2000000c

080021e4 <__seofread>:
 80021e4:	2000      	movs	r0, #0
 80021e6:	4770      	bx	lr

080021e8 <strncmp>:
 80021e8:	4603      	mov	r3, r0
 80021ea:	b510      	push	{r4, lr}
 80021ec:	b172      	cbz	r2, 800220c <strncmp+0x24>
 80021ee:	3901      	subs	r1, #1
 80021f0:	1884      	adds	r4, r0, r2
 80021f2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80021f6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80021fa:	4290      	cmp	r0, r2
 80021fc:	d101      	bne.n	8002202 <strncmp+0x1a>
 80021fe:	42a3      	cmp	r3, r4
 8002200:	d101      	bne.n	8002206 <strncmp+0x1e>
 8002202:	1a80      	subs	r0, r0, r2
 8002204:	bd10      	pop	{r4, pc}
 8002206:	2800      	cmp	r0, #0
 8002208:	d1f3      	bne.n	80021f2 <strncmp+0xa>
 800220a:	e7fa      	b.n	8002202 <strncmp+0x1a>
 800220c:	4610      	mov	r0, r2
 800220e:	e7f9      	b.n	8002204 <strncmp+0x1c>

08002210 <__ssputs_r>:
 8002210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002214:	688e      	ldr	r6, [r1, #8]
 8002216:	4682      	mov	sl, r0
 8002218:	429e      	cmp	r6, r3
 800221a:	460c      	mov	r4, r1
 800221c:	4690      	mov	r8, r2
 800221e:	461f      	mov	r7, r3
 8002220:	d838      	bhi.n	8002294 <__ssputs_r+0x84>
 8002222:	898a      	ldrh	r2, [r1, #12]
 8002224:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002228:	d032      	beq.n	8002290 <__ssputs_r+0x80>
 800222a:	6825      	ldr	r5, [r4, #0]
 800222c:	6909      	ldr	r1, [r1, #16]
 800222e:	3301      	adds	r3, #1
 8002230:	eba5 0901 	sub.w	r9, r5, r1
 8002234:	6965      	ldr	r5, [r4, #20]
 8002236:	444b      	add	r3, r9
 8002238:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800223c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002240:	106d      	asrs	r5, r5, #1
 8002242:	429d      	cmp	r5, r3
 8002244:	bf38      	it	cc
 8002246:	461d      	movcc	r5, r3
 8002248:	0553      	lsls	r3, r2, #21
 800224a:	d531      	bpl.n	80022b0 <__ssputs_r+0xa0>
 800224c:	4629      	mov	r1, r5
 800224e:	f000 fff9 	bl	8003244 <_malloc_r>
 8002252:	4606      	mov	r6, r0
 8002254:	b950      	cbnz	r0, 800226c <__ssputs_r+0x5c>
 8002256:	230c      	movs	r3, #12
 8002258:	f04f 30ff 	mov.w	r0, #4294967295
 800225c:	f8ca 3000 	str.w	r3, [sl]
 8002260:	89a3      	ldrh	r3, [r4, #12]
 8002262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002266:	81a3      	strh	r3, [r4, #12]
 8002268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800226c:	464a      	mov	r2, r9
 800226e:	6921      	ldr	r1, [r4, #16]
 8002270:	f000 ff58 	bl	8003124 <memcpy>
 8002274:	89a3      	ldrh	r3, [r4, #12]
 8002276:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800227a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800227e:	81a3      	strh	r3, [r4, #12]
 8002280:	6126      	str	r6, [r4, #16]
 8002282:	444e      	add	r6, r9
 8002284:	6026      	str	r6, [r4, #0]
 8002286:	463e      	mov	r6, r7
 8002288:	6165      	str	r5, [r4, #20]
 800228a:	eba5 0509 	sub.w	r5, r5, r9
 800228e:	60a5      	str	r5, [r4, #8]
 8002290:	42be      	cmp	r6, r7
 8002292:	d900      	bls.n	8002296 <__ssputs_r+0x86>
 8002294:	463e      	mov	r6, r7
 8002296:	4632      	mov	r2, r6
 8002298:	4641      	mov	r1, r8
 800229a:	6820      	ldr	r0, [r4, #0]
 800229c:	f000 ff50 	bl	8003140 <memmove>
 80022a0:	68a3      	ldr	r3, [r4, #8]
 80022a2:	2000      	movs	r0, #0
 80022a4:	1b9b      	subs	r3, r3, r6
 80022a6:	60a3      	str	r3, [r4, #8]
 80022a8:	6823      	ldr	r3, [r4, #0]
 80022aa:	4433      	add	r3, r6
 80022ac:	6023      	str	r3, [r4, #0]
 80022ae:	e7db      	b.n	8002268 <__ssputs_r+0x58>
 80022b0:	462a      	mov	r2, r5
 80022b2:	f001 f83b 	bl	800332c <_realloc_r>
 80022b6:	4606      	mov	r6, r0
 80022b8:	2800      	cmp	r0, #0
 80022ba:	d1e1      	bne.n	8002280 <__ssputs_r+0x70>
 80022bc:	4650      	mov	r0, sl
 80022be:	6921      	ldr	r1, [r4, #16]
 80022c0:	f000 ff58 	bl	8003174 <_free_r>
 80022c4:	e7c7      	b.n	8002256 <__ssputs_r+0x46>
	...

080022c8 <_svfiprintf_r>:
 80022c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022cc:	4698      	mov	r8, r3
 80022ce:	898b      	ldrh	r3, [r1, #12]
 80022d0:	4607      	mov	r7, r0
 80022d2:	061b      	lsls	r3, r3, #24
 80022d4:	460d      	mov	r5, r1
 80022d6:	4614      	mov	r4, r2
 80022d8:	b09d      	sub	sp, #116	; 0x74
 80022da:	d50e      	bpl.n	80022fa <_svfiprintf_r+0x32>
 80022dc:	690b      	ldr	r3, [r1, #16]
 80022de:	b963      	cbnz	r3, 80022fa <_svfiprintf_r+0x32>
 80022e0:	2140      	movs	r1, #64	; 0x40
 80022e2:	f000 ffaf 	bl	8003244 <_malloc_r>
 80022e6:	6028      	str	r0, [r5, #0]
 80022e8:	6128      	str	r0, [r5, #16]
 80022ea:	b920      	cbnz	r0, 80022f6 <_svfiprintf_r+0x2e>
 80022ec:	230c      	movs	r3, #12
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	e0d1      	b.n	800249a <_svfiprintf_r+0x1d2>
 80022f6:	2340      	movs	r3, #64	; 0x40
 80022f8:	616b      	str	r3, [r5, #20]
 80022fa:	2300      	movs	r3, #0
 80022fc:	9309      	str	r3, [sp, #36]	; 0x24
 80022fe:	2320      	movs	r3, #32
 8002300:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002304:	2330      	movs	r3, #48	; 0x30
 8002306:	f04f 0901 	mov.w	r9, #1
 800230a:	f8cd 800c 	str.w	r8, [sp, #12]
 800230e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80024b4 <_svfiprintf_r+0x1ec>
 8002312:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002316:	4623      	mov	r3, r4
 8002318:	469a      	mov	sl, r3
 800231a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800231e:	b10a      	cbz	r2, 8002324 <_svfiprintf_r+0x5c>
 8002320:	2a25      	cmp	r2, #37	; 0x25
 8002322:	d1f9      	bne.n	8002318 <_svfiprintf_r+0x50>
 8002324:	ebba 0b04 	subs.w	fp, sl, r4
 8002328:	d00b      	beq.n	8002342 <_svfiprintf_r+0x7a>
 800232a:	465b      	mov	r3, fp
 800232c:	4622      	mov	r2, r4
 800232e:	4629      	mov	r1, r5
 8002330:	4638      	mov	r0, r7
 8002332:	f7ff ff6d 	bl	8002210 <__ssputs_r>
 8002336:	3001      	adds	r0, #1
 8002338:	f000 80aa 	beq.w	8002490 <_svfiprintf_r+0x1c8>
 800233c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800233e:	445a      	add	r2, fp
 8002340:	9209      	str	r2, [sp, #36]	; 0x24
 8002342:	f89a 3000 	ldrb.w	r3, [sl]
 8002346:	2b00      	cmp	r3, #0
 8002348:	f000 80a2 	beq.w	8002490 <_svfiprintf_r+0x1c8>
 800234c:	2300      	movs	r3, #0
 800234e:	f04f 32ff 	mov.w	r2, #4294967295
 8002352:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002356:	f10a 0a01 	add.w	sl, sl, #1
 800235a:	9304      	str	r3, [sp, #16]
 800235c:	9307      	str	r3, [sp, #28]
 800235e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002362:	931a      	str	r3, [sp, #104]	; 0x68
 8002364:	4654      	mov	r4, sl
 8002366:	2205      	movs	r2, #5
 8002368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800236c:	4851      	ldr	r0, [pc, #324]	; (80024b4 <_svfiprintf_r+0x1ec>)
 800236e:	f000 fecb 	bl	8003108 <memchr>
 8002372:	9a04      	ldr	r2, [sp, #16]
 8002374:	b9d8      	cbnz	r0, 80023ae <_svfiprintf_r+0xe6>
 8002376:	06d0      	lsls	r0, r2, #27
 8002378:	bf44      	itt	mi
 800237a:	2320      	movmi	r3, #32
 800237c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002380:	0711      	lsls	r1, r2, #28
 8002382:	bf44      	itt	mi
 8002384:	232b      	movmi	r3, #43	; 0x2b
 8002386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800238a:	f89a 3000 	ldrb.w	r3, [sl]
 800238e:	2b2a      	cmp	r3, #42	; 0x2a
 8002390:	d015      	beq.n	80023be <_svfiprintf_r+0xf6>
 8002392:	4654      	mov	r4, sl
 8002394:	2000      	movs	r0, #0
 8002396:	f04f 0c0a 	mov.w	ip, #10
 800239a:	9a07      	ldr	r2, [sp, #28]
 800239c:	4621      	mov	r1, r4
 800239e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023a2:	3b30      	subs	r3, #48	; 0x30
 80023a4:	2b09      	cmp	r3, #9
 80023a6:	d94e      	bls.n	8002446 <_svfiprintf_r+0x17e>
 80023a8:	b1b0      	cbz	r0, 80023d8 <_svfiprintf_r+0x110>
 80023aa:	9207      	str	r2, [sp, #28]
 80023ac:	e014      	b.n	80023d8 <_svfiprintf_r+0x110>
 80023ae:	eba0 0308 	sub.w	r3, r0, r8
 80023b2:	fa09 f303 	lsl.w	r3, r9, r3
 80023b6:	4313      	orrs	r3, r2
 80023b8:	46a2      	mov	sl, r4
 80023ba:	9304      	str	r3, [sp, #16]
 80023bc:	e7d2      	b.n	8002364 <_svfiprintf_r+0x9c>
 80023be:	9b03      	ldr	r3, [sp, #12]
 80023c0:	1d19      	adds	r1, r3, #4
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	9103      	str	r1, [sp, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	bfbb      	ittet	lt
 80023ca:	425b      	neglt	r3, r3
 80023cc:	f042 0202 	orrlt.w	r2, r2, #2
 80023d0:	9307      	strge	r3, [sp, #28]
 80023d2:	9307      	strlt	r3, [sp, #28]
 80023d4:	bfb8      	it	lt
 80023d6:	9204      	strlt	r2, [sp, #16]
 80023d8:	7823      	ldrb	r3, [r4, #0]
 80023da:	2b2e      	cmp	r3, #46	; 0x2e
 80023dc:	d10c      	bne.n	80023f8 <_svfiprintf_r+0x130>
 80023de:	7863      	ldrb	r3, [r4, #1]
 80023e0:	2b2a      	cmp	r3, #42	; 0x2a
 80023e2:	d135      	bne.n	8002450 <_svfiprintf_r+0x188>
 80023e4:	9b03      	ldr	r3, [sp, #12]
 80023e6:	3402      	adds	r4, #2
 80023e8:	1d1a      	adds	r2, r3, #4
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	9203      	str	r2, [sp, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	bfb8      	it	lt
 80023f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80023f6:	9305      	str	r3, [sp, #20]
 80023f8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80024b8 <_svfiprintf_r+0x1f0>
 80023fc:	2203      	movs	r2, #3
 80023fe:	4650      	mov	r0, sl
 8002400:	7821      	ldrb	r1, [r4, #0]
 8002402:	f000 fe81 	bl	8003108 <memchr>
 8002406:	b140      	cbz	r0, 800241a <_svfiprintf_r+0x152>
 8002408:	2340      	movs	r3, #64	; 0x40
 800240a:	eba0 000a 	sub.w	r0, r0, sl
 800240e:	fa03 f000 	lsl.w	r0, r3, r0
 8002412:	9b04      	ldr	r3, [sp, #16]
 8002414:	3401      	adds	r4, #1
 8002416:	4303      	orrs	r3, r0
 8002418:	9304      	str	r3, [sp, #16]
 800241a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800241e:	2206      	movs	r2, #6
 8002420:	4826      	ldr	r0, [pc, #152]	; (80024bc <_svfiprintf_r+0x1f4>)
 8002422:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002426:	f000 fe6f 	bl	8003108 <memchr>
 800242a:	2800      	cmp	r0, #0
 800242c:	d038      	beq.n	80024a0 <_svfiprintf_r+0x1d8>
 800242e:	4b24      	ldr	r3, [pc, #144]	; (80024c0 <_svfiprintf_r+0x1f8>)
 8002430:	bb1b      	cbnz	r3, 800247a <_svfiprintf_r+0x1b2>
 8002432:	9b03      	ldr	r3, [sp, #12]
 8002434:	3307      	adds	r3, #7
 8002436:	f023 0307 	bic.w	r3, r3, #7
 800243a:	3308      	adds	r3, #8
 800243c:	9303      	str	r3, [sp, #12]
 800243e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002440:	4433      	add	r3, r6
 8002442:	9309      	str	r3, [sp, #36]	; 0x24
 8002444:	e767      	b.n	8002316 <_svfiprintf_r+0x4e>
 8002446:	460c      	mov	r4, r1
 8002448:	2001      	movs	r0, #1
 800244a:	fb0c 3202 	mla	r2, ip, r2, r3
 800244e:	e7a5      	b.n	800239c <_svfiprintf_r+0xd4>
 8002450:	2300      	movs	r3, #0
 8002452:	f04f 0c0a 	mov.w	ip, #10
 8002456:	4619      	mov	r1, r3
 8002458:	3401      	adds	r4, #1
 800245a:	9305      	str	r3, [sp, #20]
 800245c:	4620      	mov	r0, r4
 800245e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002462:	3a30      	subs	r2, #48	; 0x30
 8002464:	2a09      	cmp	r2, #9
 8002466:	d903      	bls.n	8002470 <_svfiprintf_r+0x1a8>
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0c5      	beq.n	80023f8 <_svfiprintf_r+0x130>
 800246c:	9105      	str	r1, [sp, #20]
 800246e:	e7c3      	b.n	80023f8 <_svfiprintf_r+0x130>
 8002470:	4604      	mov	r4, r0
 8002472:	2301      	movs	r3, #1
 8002474:	fb0c 2101 	mla	r1, ip, r1, r2
 8002478:	e7f0      	b.n	800245c <_svfiprintf_r+0x194>
 800247a:	ab03      	add	r3, sp, #12
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	462a      	mov	r2, r5
 8002480:	4638      	mov	r0, r7
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <_svfiprintf_r+0x1fc>)
 8002484:	a904      	add	r1, sp, #16
 8002486:	f3af 8000 	nop.w
 800248a:	1c42      	adds	r2, r0, #1
 800248c:	4606      	mov	r6, r0
 800248e:	d1d6      	bne.n	800243e <_svfiprintf_r+0x176>
 8002490:	89ab      	ldrh	r3, [r5, #12]
 8002492:	065b      	lsls	r3, r3, #25
 8002494:	f53f af2c 	bmi.w	80022f0 <_svfiprintf_r+0x28>
 8002498:	9809      	ldr	r0, [sp, #36]	; 0x24
 800249a:	b01d      	add	sp, #116	; 0x74
 800249c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024a0:	ab03      	add	r3, sp, #12
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	462a      	mov	r2, r5
 80024a6:	4638      	mov	r0, r7
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <_svfiprintf_r+0x1fc>)
 80024aa:	a904      	add	r1, sp, #16
 80024ac:	f000 fa50 	bl	8002950 <_printf_i>
 80024b0:	e7eb      	b.n	800248a <_svfiprintf_r+0x1c2>
 80024b2:	bf00      	nop
 80024b4:	08003685 	.word	0x08003685
 80024b8:	0800368b 	.word	0x0800368b
 80024bc:	0800368f 	.word	0x0800368f
 80024c0:	00000000 	.word	0x00000000
 80024c4:	08002211 	.word	0x08002211

080024c8 <_sungetc_r>:
 80024c8:	b538      	push	{r3, r4, r5, lr}
 80024ca:	1c4b      	adds	r3, r1, #1
 80024cc:	4614      	mov	r4, r2
 80024ce:	d103      	bne.n	80024d8 <_sungetc_r+0x10>
 80024d0:	f04f 35ff 	mov.w	r5, #4294967295
 80024d4:	4628      	mov	r0, r5
 80024d6:	bd38      	pop	{r3, r4, r5, pc}
 80024d8:	8993      	ldrh	r3, [r2, #12]
 80024da:	b2cd      	uxtb	r5, r1
 80024dc:	f023 0320 	bic.w	r3, r3, #32
 80024e0:	8193      	strh	r3, [r2, #12]
 80024e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024e4:	6852      	ldr	r2, [r2, #4]
 80024e6:	b18b      	cbz	r3, 800250c <_sungetc_r+0x44>
 80024e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024ea:	4293      	cmp	r3, r2
 80024ec:	dd08      	ble.n	8002500 <_sungetc_r+0x38>
 80024ee:	6823      	ldr	r3, [r4, #0]
 80024f0:	1e5a      	subs	r2, r3, #1
 80024f2:	6022      	str	r2, [r4, #0]
 80024f4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80024f8:	6863      	ldr	r3, [r4, #4]
 80024fa:	3301      	adds	r3, #1
 80024fc:	6063      	str	r3, [r4, #4]
 80024fe:	e7e9      	b.n	80024d4 <_sungetc_r+0xc>
 8002500:	4621      	mov	r1, r4
 8002502:	f000 fdc7 	bl	8003094 <__submore>
 8002506:	2800      	cmp	r0, #0
 8002508:	d0f1      	beq.n	80024ee <_sungetc_r+0x26>
 800250a:	e7e1      	b.n	80024d0 <_sungetc_r+0x8>
 800250c:	6921      	ldr	r1, [r4, #16]
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	b151      	cbz	r1, 8002528 <_sungetc_r+0x60>
 8002512:	4299      	cmp	r1, r3
 8002514:	d208      	bcs.n	8002528 <_sungetc_r+0x60>
 8002516:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800251a:	42a9      	cmp	r1, r5
 800251c:	d104      	bne.n	8002528 <_sungetc_r+0x60>
 800251e:	3b01      	subs	r3, #1
 8002520:	3201      	adds	r2, #1
 8002522:	6023      	str	r3, [r4, #0]
 8002524:	6062      	str	r2, [r4, #4]
 8002526:	e7d5      	b.n	80024d4 <_sungetc_r+0xc>
 8002528:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800252c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002530:	6363      	str	r3, [r4, #52]	; 0x34
 8002532:	2303      	movs	r3, #3
 8002534:	63a3      	str	r3, [r4, #56]	; 0x38
 8002536:	4623      	mov	r3, r4
 8002538:	f803 5f46 	strb.w	r5, [r3, #70]!
 800253c:	6023      	str	r3, [r4, #0]
 800253e:	2301      	movs	r3, #1
 8002540:	e7dc      	b.n	80024fc <_sungetc_r+0x34>

08002542 <__ssrefill_r>:
 8002542:	b510      	push	{r4, lr}
 8002544:	460c      	mov	r4, r1
 8002546:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002548:	b169      	cbz	r1, 8002566 <__ssrefill_r+0x24>
 800254a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800254e:	4299      	cmp	r1, r3
 8002550:	d001      	beq.n	8002556 <__ssrefill_r+0x14>
 8002552:	f000 fe0f 	bl	8003174 <_free_r>
 8002556:	2000      	movs	r0, #0
 8002558:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800255a:	6360      	str	r0, [r4, #52]	; 0x34
 800255c:	6063      	str	r3, [r4, #4]
 800255e:	b113      	cbz	r3, 8002566 <__ssrefill_r+0x24>
 8002560:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002562:	6023      	str	r3, [r4, #0]
 8002564:	bd10      	pop	{r4, pc}
 8002566:	6923      	ldr	r3, [r4, #16]
 8002568:	f04f 30ff 	mov.w	r0, #4294967295
 800256c:	6023      	str	r3, [r4, #0]
 800256e:	2300      	movs	r3, #0
 8002570:	6063      	str	r3, [r4, #4]
 8002572:	89a3      	ldrh	r3, [r4, #12]
 8002574:	f043 0320 	orr.w	r3, r3, #32
 8002578:	81a3      	strh	r3, [r4, #12]
 800257a:	e7f3      	b.n	8002564 <__ssrefill_r+0x22>

0800257c <__ssvfiscanf_r>:
 800257c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002580:	460c      	mov	r4, r1
 8002582:	2100      	movs	r1, #0
 8002584:	4606      	mov	r6, r0
 8002586:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800258a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800258e:	49a7      	ldr	r1, [pc, #668]	; (800282c <__ssvfiscanf_r+0x2b0>)
 8002590:	f10d 0804 	add.w	r8, sp, #4
 8002594:	91a0      	str	r1, [sp, #640]	; 0x280
 8002596:	49a6      	ldr	r1, [pc, #664]	; (8002830 <__ssvfiscanf_r+0x2b4>)
 8002598:	4fa6      	ldr	r7, [pc, #664]	; (8002834 <__ssvfiscanf_r+0x2b8>)
 800259a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8002838 <__ssvfiscanf_r+0x2bc>
 800259e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80025a2:	91a1      	str	r1, [sp, #644]	; 0x284
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	7813      	ldrb	r3, [r2, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 815c 	beq.w	8002866 <__ssvfiscanf_r+0x2ea>
 80025ae:	5dd9      	ldrb	r1, [r3, r7]
 80025b0:	1c55      	adds	r5, r2, #1
 80025b2:	f011 0108 	ands.w	r1, r1, #8
 80025b6:	d019      	beq.n	80025ec <__ssvfiscanf_r+0x70>
 80025b8:	6863      	ldr	r3, [r4, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	dd0f      	ble.n	80025de <__ssvfiscanf_r+0x62>
 80025be:	6823      	ldr	r3, [r4, #0]
 80025c0:	781a      	ldrb	r2, [r3, #0]
 80025c2:	5cba      	ldrb	r2, [r7, r2]
 80025c4:	0712      	lsls	r2, r2, #28
 80025c6:	d401      	bmi.n	80025cc <__ssvfiscanf_r+0x50>
 80025c8:	462a      	mov	r2, r5
 80025ca:	e7ec      	b.n	80025a6 <__ssvfiscanf_r+0x2a>
 80025cc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80025ce:	3301      	adds	r3, #1
 80025d0:	3201      	adds	r2, #1
 80025d2:	9245      	str	r2, [sp, #276]	; 0x114
 80025d4:	6862      	ldr	r2, [r4, #4]
 80025d6:	6023      	str	r3, [r4, #0]
 80025d8:	3a01      	subs	r2, #1
 80025da:	6062      	str	r2, [r4, #4]
 80025dc:	e7ec      	b.n	80025b8 <__ssvfiscanf_r+0x3c>
 80025de:	4621      	mov	r1, r4
 80025e0:	4630      	mov	r0, r6
 80025e2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80025e4:	4798      	blx	r3
 80025e6:	2800      	cmp	r0, #0
 80025e8:	d0e9      	beq.n	80025be <__ssvfiscanf_r+0x42>
 80025ea:	e7ed      	b.n	80025c8 <__ssvfiscanf_r+0x4c>
 80025ec:	2b25      	cmp	r3, #37	; 0x25
 80025ee:	d012      	beq.n	8002616 <__ssvfiscanf_r+0x9a>
 80025f0:	469a      	mov	sl, r3
 80025f2:	6863      	ldr	r3, [r4, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f340 8094 	ble.w	8002722 <__ssvfiscanf_r+0x1a6>
 80025fa:	6822      	ldr	r2, [r4, #0]
 80025fc:	7813      	ldrb	r3, [r2, #0]
 80025fe:	4553      	cmp	r3, sl
 8002600:	f040 8131 	bne.w	8002866 <__ssvfiscanf_r+0x2ea>
 8002604:	6863      	ldr	r3, [r4, #4]
 8002606:	3201      	adds	r2, #1
 8002608:	3b01      	subs	r3, #1
 800260a:	6063      	str	r3, [r4, #4]
 800260c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800260e:	6022      	str	r2, [r4, #0]
 8002610:	3301      	adds	r3, #1
 8002612:	9345      	str	r3, [sp, #276]	; 0x114
 8002614:	e7d8      	b.n	80025c8 <__ssvfiscanf_r+0x4c>
 8002616:	9141      	str	r1, [sp, #260]	; 0x104
 8002618:	9143      	str	r1, [sp, #268]	; 0x10c
 800261a:	7853      	ldrb	r3, [r2, #1]
 800261c:	2b2a      	cmp	r3, #42	; 0x2a
 800261e:	bf04      	itt	eq
 8002620:	2310      	moveq	r3, #16
 8002622:	1c95      	addeq	r5, r2, #2
 8002624:	f04f 020a 	mov.w	r2, #10
 8002628:	bf08      	it	eq
 800262a:	9341      	streq	r3, [sp, #260]	; 0x104
 800262c:	46aa      	mov	sl, r5
 800262e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8002632:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8002636:	2b09      	cmp	r3, #9
 8002638:	d91d      	bls.n	8002676 <__ssvfiscanf_r+0xfa>
 800263a:	2203      	movs	r2, #3
 800263c:	487e      	ldr	r0, [pc, #504]	; (8002838 <__ssvfiscanf_r+0x2bc>)
 800263e:	f000 fd63 	bl	8003108 <memchr>
 8002642:	b140      	cbz	r0, 8002656 <__ssvfiscanf_r+0xda>
 8002644:	2301      	movs	r3, #1
 8002646:	4655      	mov	r5, sl
 8002648:	eba0 0009 	sub.w	r0, r0, r9
 800264c:	fa03 f000 	lsl.w	r0, r3, r0
 8002650:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002652:	4318      	orrs	r0, r3
 8002654:	9041      	str	r0, [sp, #260]	; 0x104
 8002656:	f815 3b01 	ldrb.w	r3, [r5], #1
 800265a:	2b78      	cmp	r3, #120	; 0x78
 800265c:	d806      	bhi.n	800266c <__ssvfiscanf_r+0xf0>
 800265e:	2b57      	cmp	r3, #87	; 0x57
 8002660:	d810      	bhi.n	8002684 <__ssvfiscanf_r+0x108>
 8002662:	2b25      	cmp	r3, #37	; 0x25
 8002664:	d0c4      	beq.n	80025f0 <__ssvfiscanf_r+0x74>
 8002666:	d857      	bhi.n	8002718 <__ssvfiscanf_r+0x19c>
 8002668:	2b00      	cmp	r3, #0
 800266a:	d065      	beq.n	8002738 <__ssvfiscanf_r+0x1bc>
 800266c:	2303      	movs	r3, #3
 800266e:	9347      	str	r3, [sp, #284]	; 0x11c
 8002670:	230a      	movs	r3, #10
 8002672:	9342      	str	r3, [sp, #264]	; 0x108
 8002674:	e072      	b.n	800275c <__ssvfiscanf_r+0x1e0>
 8002676:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002678:	4655      	mov	r5, sl
 800267a:	fb02 1103 	mla	r1, r2, r3, r1
 800267e:	3930      	subs	r1, #48	; 0x30
 8002680:	9143      	str	r1, [sp, #268]	; 0x10c
 8002682:	e7d3      	b.n	800262c <__ssvfiscanf_r+0xb0>
 8002684:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8002688:	2a20      	cmp	r2, #32
 800268a:	d8ef      	bhi.n	800266c <__ssvfiscanf_r+0xf0>
 800268c:	a101      	add	r1, pc, #4	; (adr r1, 8002694 <__ssvfiscanf_r+0x118>)
 800268e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002692:	bf00      	nop
 8002694:	08002747 	.word	0x08002747
 8002698:	0800266d 	.word	0x0800266d
 800269c:	0800266d 	.word	0x0800266d
 80026a0:	080027a5 	.word	0x080027a5
 80026a4:	0800266d 	.word	0x0800266d
 80026a8:	0800266d 	.word	0x0800266d
 80026ac:	0800266d 	.word	0x0800266d
 80026b0:	0800266d 	.word	0x0800266d
 80026b4:	0800266d 	.word	0x0800266d
 80026b8:	0800266d 	.word	0x0800266d
 80026bc:	0800266d 	.word	0x0800266d
 80026c0:	080027bb 	.word	0x080027bb
 80026c4:	08002791 	.word	0x08002791
 80026c8:	0800271f 	.word	0x0800271f
 80026cc:	0800271f 	.word	0x0800271f
 80026d0:	0800271f 	.word	0x0800271f
 80026d4:	0800266d 	.word	0x0800266d
 80026d8:	08002795 	.word	0x08002795
 80026dc:	0800266d 	.word	0x0800266d
 80026e0:	0800266d 	.word	0x0800266d
 80026e4:	0800266d 	.word	0x0800266d
 80026e8:	0800266d 	.word	0x0800266d
 80026ec:	080027cb 	.word	0x080027cb
 80026f0:	0800279d 	.word	0x0800279d
 80026f4:	0800273f 	.word	0x0800273f
 80026f8:	0800266d 	.word	0x0800266d
 80026fc:	0800266d 	.word	0x0800266d
 8002700:	080027c7 	.word	0x080027c7
 8002704:	0800266d 	.word	0x0800266d
 8002708:	08002791 	.word	0x08002791
 800270c:	0800266d 	.word	0x0800266d
 8002710:	0800266d 	.word	0x0800266d
 8002714:	08002747 	.word	0x08002747
 8002718:	3b45      	subs	r3, #69	; 0x45
 800271a:	2b02      	cmp	r3, #2
 800271c:	d8a6      	bhi.n	800266c <__ssvfiscanf_r+0xf0>
 800271e:	2305      	movs	r3, #5
 8002720:	e01b      	b.n	800275a <__ssvfiscanf_r+0x1de>
 8002722:	4621      	mov	r1, r4
 8002724:	4630      	mov	r0, r6
 8002726:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002728:	4798      	blx	r3
 800272a:	2800      	cmp	r0, #0
 800272c:	f43f af65 	beq.w	80025fa <__ssvfiscanf_r+0x7e>
 8002730:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002732:	2800      	cmp	r0, #0
 8002734:	f040 808d 	bne.w	8002852 <__ssvfiscanf_r+0x2d6>
 8002738:	f04f 30ff 	mov.w	r0, #4294967295
 800273c:	e08f      	b.n	800285e <__ssvfiscanf_r+0x2e2>
 800273e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002740:	f042 0220 	orr.w	r2, r2, #32
 8002744:	9241      	str	r2, [sp, #260]	; 0x104
 8002746:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002748:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800274c:	9241      	str	r2, [sp, #260]	; 0x104
 800274e:	2210      	movs	r2, #16
 8002750:	2b6f      	cmp	r3, #111	; 0x6f
 8002752:	bf34      	ite	cc
 8002754:	2303      	movcc	r3, #3
 8002756:	2304      	movcs	r3, #4
 8002758:	9242      	str	r2, [sp, #264]	; 0x108
 800275a:	9347      	str	r3, [sp, #284]	; 0x11c
 800275c:	6863      	ldr	r3, [r4, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	dd42      	ble.n	80027e8 <__ssvfiscanf_r+0x26c>
 8002762:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002764:	0659      	lsls	r1, r3, #25
 8002766:	d404      	bmi.n	8002772 <__ssvfiscanf_r+0x1f6>
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	781a      	ldrb	r2, [r3, #0]
 800276c:	5cba      	ldrb	r2, [r7, r2]
 800276e:	0712      	lsls	r2, r2, #28
 8002770:	d441      	bmi.n	80027f6 <__ssvfiscanf_r+0x27a>
 8002772:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002774:	2b02      	cmp	r3, #2
 8002776:	dc50      	bgt.n	800281a <__ssvfiscanf_r+0x29e>
 8002778:	466b      	mov	r3, sp
 800277a:	4622      	mov	r2, r4
 800277c:	4630      	mov	r0, r6
 800277e:	a941      	add	r1, sp, #260	; 0x104
 8002780:	f000 fa0c 	bl	8002b9c <_scanf_chars>
 8002784:	2801      	cmp	r0, #1
 8002786:	d06e      	beq.n	8002866 <__ssvfiscanf_r+0x2ea>
 8002788:	2802      	cmp	r0, #2
 800278a:	f47f af1d 	bne.w	80025c8 <__ssvfiscanf_r+0x4c>
 800278e:	e7cf      	b.n	8002730 <__ssvfiscanf_r+0x1b4>
 8002790:	220a      	movs	r2, #10
 8002792:	e7dd      	b.n	8002750 <__ssvfiscanf_r+0x1d4>
 8002794:	2300      	movs	r3, #0
 8002796:	9342      	str	r3, [sp, #264]	; 0x108
 8002798:	2303      	movs	r3, #3
 800279a:	e7de      	b.n	800275a <__ssvfiscanf_r+0x1de>
 800279c:	2308      	movs	r3, #8
 800279e:	9342      	str	r3, [sp, #264]	; 0x108
 80027a0:	2304      	movs	r3, #4
 80027a2:	e7da      	b.n	800275a <__ssvfiscanf_r+0x1de>
 80027a4:	4629      	mov	r1, r5
 80027a6:	4640      	mov	r0, r8
 80027a8:	f000 fb4a 	bl	8002e40 <__sccl>
 80027ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80027ae:	4605      	mov	r5, r0
 80027b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027b4:	9341      	str	r3, [sp, #260]	; 0x104
 80027b6:	2301      	movs	r3, #1
 80027b8:	e7cf      	b.n	800275a <__ssvfiscanf_r+0x1de>
 80027ba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80027bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027c0:	9341      	str	r3, [sp, #260]	; 0x104
 80027c2:	2300      	movs	r3, #0
 80027c4:	e7c9      	b.n	800275a <__ssvfiscanf_r+0x1de>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e7c7      	b.n	800275a <__ssvfiscanf_r+0x1de>
 80027ca:	9841      	ldr	r0, [sp, #260]	; 0x104
 80027cc:	06c3      	lsls	r3, r0, #27
 80027ce:	f53f aefb 	bmi.w	80025c8 <__ssvfiscanf_r+0x4c>
 80027d2:	9b00      	ldr	r3, [sp, #0]
 80027d4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80027d6:	1d19      	adds	r1, r3, #4
 80027d8:	9100      	str	r1, [sp, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f010 0f01 	tst.w	r0, #1
 80027e0:	bf14      	ite	ne
 80027e2:	801a      	strhne	r2, [r3, #0]
 80027e4:	601a      	streq	r2, [r3, #0]
 80027e6:	e6ef      	b.n	80025c8 <__ssvfiscanf_r+0x4c>
 80027e8:	4621      	mov	r1, r4
 80027ea:	4630      	mov	r0, r6
 80027ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80027ee:	4798      	blx	r3
 80027f0:	2800      	cmp	r0, #0
 80027f2:	d0b6      	beq.n	8002762 <__ssvfiscanf_r+0x1e6>
 80027f4:	e79c      	b.n	8002730 <__ssvfiscanf_r+0x1b4>
 80027f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80027f8:	3201      	adds	r2, #1
 80027fa:	9245      	str	r2, [sp, #276]	; 0x114
 80027fc:	6862      	ldr	r2, [r4, #4]
 80027fe:	3a01      	subs	r2, #1
 8002800:	2a00      	cmp	r2, #0
 8002802:	6062      	str	r2, [r4, #4]
 8002804:	dd02      	ble.n	800280c <__ssvfiscanf_r+0x290>
 8002806:	3301      	adds	r3, #1
 8002808:	6023      	str	r3, [r4, #0]
 800280a:	e7ad      	b.n	8002768 <__ssvfiscanf_r+0x1ec>
 800280c:	4621      	mov	r1, r4
 800280e:	4630      	mov	r0, r6
 8002810:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002812:	4798      	blx	r3
 8002814:	2800      	cmp	r0, #0
 8002816:	d0a7      	beq.n	8002768 <__ssvfiscanf_r+0x1ec>
 8002818:	e78a      	b.n	8002730 <__ssvfiscanf_r+0x1b4>
 800281a:	2b04      	cmp	r3, #4
 800281c:	dc0e      	bgt.n	800283c <__ssvfiscanf_r+0x2c0>
 800281e:	466b      	mov	r3, sp
 8002820:	4622      	mov	r2, r4
 8002822:	4630      	mov	r0, r6
 8002824:	a941      	add	r1, sp, #260	; 0x104
 8002826:	f000 fa13 	bl	8002c50 <_scanf_i>
 800282a:	e7ab      	b.n	8002784 <__ssvfiscanf_r+0x208>
 800282c:	080024c9 	.word	0x080024c9
 8002830:	08002543 	.word	0x08002543
 8002834:	08003585 	.word	0x08003585
 8002838:	0800368b 	.word	0x0800368b
 800283c:	4b0b      	ldr	r3, [pc, #44]	; (800286c <__ssvfiscanf_r+0x2f0>)
 800283e:	2b00      	cmp	r3, #0
 8002840:	f43f aec2 	beq.w	80025c8 <__ssvfiscanf_r+0x4c>
 8002844:	466b      	mov	r3, sp
 8002846:	4622      	mov	r2, r4
 8002848:	4630      	mov	r0, r6
 800284a:	a941      	add	r1, sp, #260	; 0x104
 800284c:	f3af 8000 	nop.w
 8002850:	e798      	b.n	8002784 <__ssvfiscanf_r+0x208>
 8002852:	89a3      	ldrh	r3, [r4, #12]
 8002854:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002858:	bf18      	it	ne
 800285a:	f04f 30ff 	movne.w	r0, #4294967295
 800285e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8002862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002866:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002868:	e7f9      	b.n	800285e <__ssvfiscanf_r+0x2e2>
 800286a:	bf00      	nop
 800286c:	00000000 	.word	0x00000000

08002870 <_printf_common>:
 8002870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002874:	4616      	mov	r6, r2
 8002876:	4699      	mov	r9, r3
 8002878:	688a      	ldr	r2, [r1, #8]
 800287a:	690b      	ldr	r3, [r1, #16]
 800287c:	4607      	mov	r7, r0
 800287e:	4293      	cmp	r3, r2
 8002880:	bfb8      	it	lt
 8002882:	4613      	movlt	r3, r2
 8002884:	6033      	str	r3, [r6, #0]
 8002886:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800288a:	460c      	mov	r4, r1
 800288c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002890:	b10a      	cbz	r2, 8002896 <_printf_common+0x26>
 8002892:	3301      	adds	r3, #1
 8002894:	6033      	str	r3, [r6, #0]
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	0699      	lsls	r1, r3, #26
 800289a:	bf42      	ittt	mi
 800289c:	6833      	ldrmi	r3, [r6, #0]
 800289e:	3302      	addmi	r3, #2
 80028a0:	6033      	strmi	r3, [r6, #0]
 80028a2:	6825      	ldr	r5, [r4, #0]
 80028a4:	f015 0506 	ands.w	r5, r5, #6
 80028a8:	d106      	bne.n	80028b8 <_printf_common+0x48>
 80028aa:	f104 0a19 	add.w	sl, r4, #25
 80028ae:	68e3      	ldr	r3, [r4, #12]
 80028b0:	6832      	ldr	r2, [r6, #0]
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	42ab      	cmp	r3, r5
 80028b6:	dc28      	bgt.n	800290a <_printf_common+0x9a>
 80028b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80028bc:	1e13      	subs	r3, r2, #0
 80028be:	6822      	ldr	r2, [r4, #0]
 80028c0:	bf18      	it	ne
 80028c2:	2301      	movne	r3, #1
 80028c4:	0692      	lsls	r2, r2, #26
 80028c6:	d42d      	bmi.n	8002924 <_printf_common+0xb4>
 80028c8:	4649      	mov	r1, r9
 80028ca:	4638      	mov	r0, r7
 80028cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028d0:	47c0      	blx	r8
 80028d2:	3001      	adds	r0, #1
 80028d4:	d020      	beq.n	8002918 <_printf_common+0xa8>
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	68e5      	ldr	r5, [r4, #12]
 80028da:	f003 0306 	and.w	r3, r3, #6
 80028de:	2b04      	cmp	r3, #4
 80028e0:	bf18      	it	ne
 80028e2:	2500      	movne	r5, #0
 80028e4:	6832      	ldr	r2, [r6, #0]
 80028e6:	f04f 0600 	mov.w	r6, #0
 80028ea:	68a3      	ldr	r3, [r4, #8]
 80028ec:	bf08      	it	eq
 80028ee:	1aad      	subeq	r5, r5, r2
 80028f0:	6922      	ldr	r2, [r4, #16]
 80028f2:	bf08      	it	eq
 80028f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028f8:	4293      	cmp	r3, r2
 80028fa:	bfc4      	itt	gt
 80028fc:	1a9b      	subgt	r3, r3, r2
 80028fe:	18ed      	addgt	r5, r5, r3
 8002900:	341a      	adds	r4, #26
 8002902:	42b5      	cmp	r5, r6
 8002904:	d11a      	bne.n	800293c <_printf_common+0xcc>
 8002906:	2000      	movs	r0, #0
 8002908:	e008      	b.n	800291c <_printf_common+0xac>
 800290a:	2301      	movs	r3, #1
 800290c:	4652      	mov	r2, sl
 800290e:	4649      	mov	r1, r9
 8002910:	4638      	mov	r0, r7
 8002912:	47c0      	blx	r8
 8002914:	3001      	adds	r0, #1
 8002916:	d103      	bne.n	8002920 <_printf_common+0xb0>
 8002918:	f04f 30ff 	mov.w	r0, #4294967295
 800291c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002920:	3501      	adds	r5, #1
 8002922:	e7c4      	b.n	80028ae <_printf_common+0x3e>
 8002924:	2030      	movs	r0, #48	; 0x30
 8002926:	18e1      	adds	r1, r4, r3
 8002928:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800292c:	1c5a      	adds	r2, r3, #1
 800292e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002932:	4422      	add	r2, r4
 8002934:	3302      	adds	r3, #2
 8002936:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800293a:	e7c5      	b.n	80028c8 <_printf_common+0x58>
 800293c:	2301      	movs	r3, #1
 800293e:	4622      	mov	r2, r4
 8002940:	4649      	mov	r1, r9
 8002942:	4638      	mov	r0, r7
 8002944:	47c0      	blx	r8
 8002946:	3001      	adds	r0, #1
 8002948:	d0e6      	beq.n	8002918 <_printf_common+0xa8>
 800294a:	3601      	adds	r6, #1
 800294c:	e7d9      	b.n	8002902 <_printf_common+0x92>
	...

08002950 <_printf_i>:
 8002950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002954:	7e0f      	ldrb	r7, [r1, #24]
 8002956:	4691      	mov	r9, r2
 8002958:	2f78      	cmp	r7, #120	; 0x78
 800295a:	4680      	mov	r8, r0
 800295c:	460c      	mov	r4, r1
 800295e:	469a      	mov	sl, r3
 8002960:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002962:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002966:	d807      	bhi.n	8002978 <_printf_i+0x28>
 8002968:	2f62      	cmp	r7, #98	; 0x62
 800296a:	d80a      	bhi.n	8002982 <_printf_i+0x32>
 800296c:	2f00      	cmp	r7, #0
 800296e:	f000 80d9 	beq.w	8002b24 <_printf_i+0x1d4>
 8002972:	2f58      	cmp	r7, #88	; 0x58
 8002974:	f000 80a4 	beq.w	8002ac0 <_printf_i+0x170>
 8002978:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800297c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002980:	e03a      	b.n	80029f8 <_printf_i+0xa8>
 8002982:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002986:	2b15      	cmp	r3, #21
 8002988:	d8f6      	bhi.n	8002978 <_printf_i+0x28>
 800298a:	a101      	add	r1, pc, #4	; (adr r1, 8002990 <_printf_i+0x40>)
 800298c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002990:	080029e9 	.word	0x080029e9
 8002994:	080029fd 	.word	0x080029fd
 8002998:	08002979 	.word	0x08002979
 800299c:	08002979 	.word	0x08002979
 80029a0:	08002979 	.word	0x08002979
 80029a4:	08002979 	.word	0x08002979
 80029a8:	080029fd 	.word	0x080029fd
 80029ac:	08002979 	.word	0x08002979
 80029b0:	08002979 	.word	0x08002979
 80029b4:	08002979 	.word	0x08002979
 80029b8:	08002979 	.word	0x08002979
 80029bc:	08002b0b 	.word	0x08002b0b
 80029c0:	08002a2d 	.word	0x08002a2d
 80029c4:	08002aed 	.word	0x08002aed
 80029c8:	08002979 	.word	0x08002979
 80029cc:	08002979 	.word	0x08002979
 80029d0:	08002b2d 	.word	0x08002b2d
 80029d4:	08002979 	.word	0x08002979
 80029d8:	08002a2d 	.word	0x08002a2d
 80029dc:	08002979 	.word	0x08002979
 80029e0:	08002979 	.word	0x08002979
 80029e4:	08002af5 	.word	0x08002af5
 80029e8:	682b      	ldr	r3, [r5, #0]
 80029ea:	1d1a      	adds	r2, r3, #4
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	602a      	str	r2, [r5, #0]
 80029f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0a4      	b.n	8002b46 <_printf_i+0x1f6>
 80029fc:	6820      	ldr	r0, [r4, #0]
 80029fe:	6829      	ldr	r1, [r5, #0]
 8002a00:	0606      	lsls	r6, r0, #24
 8002a02:	f101 0304 	add.w	r3, r1, #4
 8002a06:	d50a      	bpl.n	8002a1e <_printf_i+0xce>
 8002a08:	680e      	ldr	r6, [r1, #0]
 8002a0a:	602b      	str	r3, [r5, #0]
 8002a0c:	2e00      	cmp	r6, #0
 8002a0e:	da03      	bge.n	8002a18 <_printf_i+0xc8>
 8002a10:	232d      	movs	r3, #45	; 0x2d
 8002a12:	4276      	negs	r6, r6
 8002a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a18:	230a      	movs	r3, #10
 8002a1a:	485e      	ldr	r0, [pc, #376]	; (8002b94 <_printf_i+0x244>)
 8002a1c:	e019      	b.n	8002a52 <_printf_i+0x102>
 8002a1e:	680e      	ldr	r6, [r1, #0]
 8002a20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a24:	602b      	str	r3, [r5, #0]
 8002a26:	bf18      	it	ne
 8002a28:	b236      	sxthne	r6, r6
 8002a2a:	e7ef      	b.n	8002a0c <_printf_i+0xbc>
 8002a2c:	682b      	ldr	r3, [r5, #0]
 8002a2e:	6820      	ldr	r0, [r4, #0]
 8002a30:	1d19      	adds	r1, r3, #4
 8002a32:	6029      	str	r1, [r5, #0]
 8002a34:	0601      	lsls	r1, r0, #24
 8002a36:	d501      	bpl.n	8002a3c <_printf_i+0xec>
 8002a38:	681e      	ldr	r6, [r3, #0]
 8002a3a:	e002      	b.n	8002a42 <_printf_i+0xf2>
 8002a3c:	0646      	lsls	r6, r0, #25
 8002a3e:	d5fb      	bpl.n	8002a38 <_printf_i+0xe8>
 8002a40:	881e      	ldrh	r6, [r3, #0]
 8002a42:	2f6f      	cmp	r7, #111	; 0x6f
 8002a44:	bf0c      	ite	eq
 8002a46:	2308      	moveq	r3, #8
 8002a48:	230a      	movne	r3, #10
 8002a4a:	4852      	ldr	r0, [pc, #328]	; (8002b94 <_printf_i+0x244>)
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a52:	6865      	ldr	r5, [r4, #4]
 8002a54:	2d00      	cmp	r5, #0
 8002a56:	bfa8      	it	ge
 8002a58:	6821      	ldrge	r1, [r4, #0]
 8002a5a:	60a5      	str	r5, [r4, #8]
 8002a5c:	bfa4      	itt	ge
 8002a5e:	f021 0104 	bicge.w	r1, r1, #4
 8002a62:	6021      	strge	r1, [r4, #0]
 8002a64:	b90e      	cbnz	r6, 8002a6a <_printf_i+0x11a>
 8002a66:	2d00      	cmp	r5, #0
 8002a68:	d04d      	beq.n	8002b06 <_printf_i+0x1b6>
 8002a6a:	4615      	mov	r5, r2
 8002a6c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002a70:	fb03 6711 	mls	r7, r3, r1, r6
 8002a74:	5dc7      	ldrb	r7, [r0, r7]
 8002a76:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002a7a:	4637      	mov	r7, r6
 8002a7c:	42bb      	cmp	r3, r7
 8002a7e:	460e      	mov	r6, r1
 8002a80:	d9f4      	bls.n	8002a6c <_printf_i+0x11c>
 8002a82:	2b08      	cmp	r3, #8
 8002a84:	d10b      	bne.n	8002a9e <_printf_i+0x14e>
 8002a86:	6823      	ldr	r3, [r4, #0]
 8002a88:	07de      	lsls	r6, r3, #31
 8002a8a:	d508      	bpl.n	8002a9e <_printf_i+0x14e>
 8002a8c:	6923      	ldr	r3, [r4, #16]
 8002a8e:	6861      	ldr	r1, [r4, #4]
 8002a90:	4299      	cmp	r1, r3
 8002a92:	bfde      	ittt	le
 8002a94:	2330      	movle	r3, #48	; 0x30
 8002a96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a9a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a9e:	1b52      	subs	r2, r2, r5
 8002aa0:	6122      	str	r2, [r4, #16]
 8002aa2:	464b      	mov	r3, r9
 8002aa4:	4621      	mov	r1, r4
 8002aa6:	4640      	mov	r0, r8
 8002aa8:	f8cd a000 	str.w	sl, [sp]
 8002aac:	aa03      	add	r2, sp, #12
 8002aae:	f7ff fedf 	bl	8002870 <_printf_common>
 8002ab2:	3001      	adds	r0, #1
 8002ab4:	d14c      	bne.n	8002b50 <_printf_i+0x200>
 8002ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8002aba:	b004      	add	sp, #16
 8002abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ac0:	4834      	ldr	r0, [pc, #208]	; (8002b94 <_printf_i+0x244>)
 8002ac2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002ac6:	6829      	ldr	r1, [r5, #0]
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ace:	6029      	str	r1, [r5, #0]
 8002ad0:	061d      	lsls	r5, r3, #24
 8002ad2:	d514      	bpl.n	8002afe <_printf_i+0x1ae>
 8002ad4:	07df      	lsls	r7, r3, #31
 8002ad6:	bf44      	itt	mi
 8002ad8:	f043 0320 	orrmi.w	r3, r3, #32
 8002adc:	6023      	strmi	r3, [r4, #0]
 8002ade:	b91e      	cbnz	r6, 8002ae8 <_printf_i+0x198>
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	f023 0320 	bic.w	r3, r3, #32
 8002ae6:	6023      	str	r3, [r4, #0]
 8002ae8:	2310      	movs	r3, #16
 8002aea:	e7af      	b.n	8002a4c <_printf_i+0xfc>
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	f043 0320 	orr.w	r3, r3, #32
 8002af2:	6023      	str	r3, [r4, #0]
 8002af4:	2378      	movs	r3, #120	; 0x78
 8002af6:	4828      	ldr	r0, [pc, #160]	; (8002b98 <_printf_i+0x248>)
 8002af8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002afc:	e7e3      	b.n	8002ac6 <_printf_i+0x176>
 8002afe:	0659      	lsls	r1, r3, #25
 8002b00:	bf48      	it	mi
 8002b02:	b2b6      	uxthmi	r6, r6
 8002b04:	e7e6      	b.n	8002ad4 <_printf_i+0x184>
 8002b06:	4615      	mov	r5, r2
 8002b08:	e7bb      	b.n	8002a82 <_printf_i+0x132>
 8002b0a:	682b      	ldr	r3, [r5, #0]
 8002b0c:	6826      	ldr	r6, [r4, #0]
 8002b0e:	1d18      	adds	r0, r3, #4
 8002b10:	6961      	ldr	r1, [r4, #20]
 8002b12:	6028      	str	r0, [r5, #0]
 8002b14:	0635      	lsls	r5, r6, #24
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	d501      	bpl.n	8002b1e <_printf_i+0x1ce>
 8002b1a:	6019      	str	r1, [r3, #0]
 8002b1c:	e002      	b.n	8002b24 <_printf_i+0x1d4>
 8002b1e:	0670      	lsls	r0, r6, #25
 8002b20:	d5fb      	bpl.n	8002b1a <_printf_i+0x1ca>
 8002b22:	8019      	strh	r1, [r3, #0]
 8002b24:	2300      	movs	r3, #0
 8002b26:	4615      	mov	r5, r2
 8002b28:	6123      	str	r3, [r4, #16]
 8002b2a:	e7ba      	b.n	8002aa2 <_printf_i+0x152>
 8002b2c:	682b      	ldr	r3, [r5, #0]
 8002b2e:	2100      	movs	r1, #0
 8002b30:	1d1a      	adds	r2, r3, #4
 8002b32:	602a      	str	r2, [r5, #0]
 8002b34:	681d      	ldr	r5, [r3, #0]
 8002b36:	6862      	ldr	r2, [r4, #4]
 8002b38:	4628      	mov	r0, r5
 8002b3a:	f000 fae5 	bl	8003108 <memchr>
 8002b3e:	b108      	cbz	r0, 8002b44 <_printf_i+0x1f4>
 8002b40:	1b40      	subs	r0, r0, r5
 8002b42:	6060      	str	r0, [r4, #4]
 8002b44:	6863      	ldr	r3, [r4, #4]
 8002b46:	6123      	str	r3, [r4, #16]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b4e:	e7a8      	b.n	8002aa2 <_printf_i+0x152>
 8002b50:	462a      	mov	r2, r5
 8002b52:	4649      	mov	r1, r9
 8002b54:	4640      	mov	r0, r8
 8002b56:	6923      	ldr	r3, [r4, #16]
 8002b58:	47d0      	blx	sl
 8002b5a:	3001      	adds	r0, #1
 8002b5c:	d0ab      	beq.n	8002ab6 <_printf_i+0x166>
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	079b      	lsls	r3, r3, #30
 8002b62:	d413      	bmi.n	8002b8c <_printf_i+0x23c>
 8002b64:	68e0      	ldr	r0, [r4, #12]
 8002b66:	9b03      	ldr	r3, [sp, #12]
 8002b68:	4298      	cmp	r0, r3
 8002b6a:	bfb8      	it	lt
 8002b6c:	4618      	movlt	r0, r3
 8002b6e:	e7a4      	b.n	8002aba <_printf_i+0x16a>
 8002b70:	2301      	movs	r3, #1
 8002b72:	4632      	mov	r2, r6
 8002b74:	4649      	mov	r1, r9
 8002b76:	4640      	mov	r0, r8
 8002b78:	47d0      	blx	sl
 8002b7a:	3001      	adds	r0, #1
 8002b7c:	d09b      	beq.n	8002ab6 <_printf_i+0x166>
 8002b7e:	3501      	adds	r5, #1
 8002b80:	68e3      	ldr	r3, [r4, #12]
 8002b82:	9903      	ldr	r1, [sp, #12]
 8002b84:	1a5b      	subs	r3, r3, r1
 8002b86:	42ab      	cmp	r3, r5
 8002b88:	dcf2      	bgt.n	8002b70 <_printf_i+0x220>
 8002b8a:	e7eb      	b.n	8002b64 <_printf_i+0x214>
 8002b8c:	2500      	movs	r5, #0
 8002b8e:	f104 0619 	add.w	r6, r4, #25
 8002b92:	e7f5      	b.n	8002b80 <_printf_i+0x230>
 8002b94:	08003696 	.word	0x08003696
 8002b98:	080036a7 	.word	0x080036a7

08002b9c <_scanf_chars>:
 8002b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ba0:	4615      	mov	r5, r2
 8002ba2:	688a      	ldr	r2, [r1, #8]
 8002ba4:	4680      	mov	r8, r0
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	b932      	cbnz	r2, 8002bb8 <_scanf_chars+0x1c>
 8002baa:	698a      	ldr	r2, [r1, #24]
 8002bac:	2a00      	cmp	r2, #0
 8002bae:	bf0c      	ite	eq
 8002bb0:	2201      	moveq	r2, #1
 8002bb2:	f04f 32ff 	movne.w	r2, #4294967295
 8002bb6:	608a      	str	r2, [r1, #8]
 8002bb8:	2700      	movs	r7, #0
 8002bba:	6822      	ldr	r2, [r4, #0]
 8002bbc:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8002c4c <_scanf_chars+0xb0>
 8002bc0:	06d1      	lsls	r1, r2, #27
 8002bc2:	bf5f      	itttt	pl
 8002bc4:	681a      	ldrpl	r2, [r3, #0]
 8002bc6:	1d11      	addpl	r1, r2, #4
 8002bc8:	6019      	strpl	r1, [r3, #0]
 8002bca:	6816      	ldrpl	r6, [r2, #0]
 8002bcc:	69a0      	ldr	r0, [r4, #24]
 8002bce:	b188      	cbz	r0, 8002bf4 <_scanf_chars+0x58>
 8002bd0:	2801      	cmp	r0, #1
 8002bd2:	d107      	bne.n	8002be4 <_scanf_chars+0x48>
 8002bd4:	682b      	ldr	r3, [r5, #0]
 8002bd6:	781a      	ldrb	r2, [r3, #0]
 8002bd8:	6963      	ldr	r3, [r4, #20]
 8002bda:	5c9b      	ldrb	r3, [r3, r2]
 8002bdc:	b953      	cbnz	r3, 8002bf4 <_scanf_chars+0x58>
 8002bde:	2f00      	cmp	r7, #0
 8002be0:	d031      	beq.n	8002c46 <_scanf_chars+0xaa>
 8002be2:	e022      	b.n	8002c2a <_scanf_chars+0x8e>
 8002be4:	2802      	cmp	r0, #2
 8002be6:	d120      	bne.n	8002c2a <_scanf_chars+0x8e>
 8002be8:	682b      	ldr	r3, [r5, #0]
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	f813 3009 	ldrb.w	r3, [r3, r9]
 8002bf0:	071b      	lsls	r3, r3, #28
 8002bf2:	d41a      	bmi.n	8002c2a <_scanf_chars+0x8e>
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	3701      	adds	r7, #1
 8002bf8:	06da      	lsls	r2, r3, #27
 8002bfa:	bf5e      	ittt	pl
 8002bfc:	682b      	ldrpl	r3, [r5, #0]
 8002bfe:	781b      	ldrbpl	r3, [r3, #0]
 8002c00:	f806 3b01 	strbpl.w	r3, [r6], #1
 8002c04:	682a      	ldr	r2, [r5, #0]
 8002c06:	686b      	ldr	r3, [r5, #4]
 8002c08:	3201      	adds	r2, #1
 8002c0a:	602a      	str	r2, [r5, #0]
 8002c0c:	68a2      	ldr	r2, [r4, #8]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	3a01      	subs	r2, #1
 8002c12:	606b      	str	r3, [r5, #4]
 8002c14:	60a2      	str	r2, [r4, #8]
 8002c16:	b142      	cbz	r2, 8002c2a <_scanf_chars+0x8e>
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	dcd7      	bgt.n	8002bcc <_scanf_chars+0x30>
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	4640      	mov	r0, r8
 8002c20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8002c24:	4798      	blx	r3
 8002c26:	2800      	cmp	r0, #0
 8002c28:	d0d0      	beq.n	8002bcc <_scanf_chars+0x30>
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	f013 0310 	ands.w	r3, r3, #16
 8002c30:	d105      	bne.n	8002c3e <_scanf_chars+0xa2>
 8002c32:	68e2      	ldr	r2, [r4, #12]
 8002c34:	3201      	adds	r2, #1
 8002c36:	60e2      	str	r2, [r4, #12]
 8002c38:	69a2      	ldr	r2, [r4, #24]
 8002c3a:	b102      	cbz	r2, 8002c3e <_scanf_chars+0xa2>
 8002c3c:	7033      	strb	r3, [r6, #0]
 8002c3e:	2000      	movs	r0, #0
 8002c40:	6923      	ldr	r3, [r4, #16]
 8002c42:	443b      	add	r3, r7
 8002c44:	6123      	str	r3, [r4, #16]
 8002c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c4a:	bf00      	nop
 8002c4c:	08003585 	.word	0x08003585

08002c50 <_scanf_i>:
 8002c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c54:	460c      	mov	r4, r1
 8002c56:	4698      	mov	r8, r3
 8002c58:	4b75      	ldr	r3, [pc, #468]	; (8002e30 <_scanf_i+0x1e0>)
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	4682      	mov	sl, r0
 8002c5e:	4616      	mov	r6, r2
 8002c60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002c64:	ab03      	add	r3, sp, #12
 8002c66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002c6a:	4b72      	ldr	r3, [pc, #456]	; (8002e34 <_scanf_i+0x1e4>)
 8002c6c:	69a1      	ldr	r1, [r4, #24]
 8002c6e:	4a72      	ldr	r2, [pc, #456]	; (8002e38 <_scanf_i+0x1e8>)
 8002c70:	4627      	mov	r7, r4
 8002c72:	2903      	cmp	r1, #3
 8002c74:	bf18      	it	ne
 8002c76:	461a      	movne	r2, r3
 8002c78:	68a3      	ldr	r3, [r4, #8]
 8002c7a:	9201      	str	r2, [sp, #4]
 8002c7c:	1e5a      	subs	r2, r3, #1
 8002c7e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8002c82:	bf81      	itttt	hi
 8002c84:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8002c88:	eb03 0905 	addhi.w	r9, r3, r5
 8002c8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8002c90:	60a3      	strhi	r3, [r4, #8]
 8002c92:	f857 3b1c 	ldr.w	r3, [r7], #28
 8002c96:	bf98      	it	ls
 8002c98:	f04f 0900 	movls.w	r9, #0
 8002c9c:	463d      	mov	r5, r7
 8002c9e:	f04f 0b00 	mov.w	fp, #0
 8002ca2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8002ca6:	6023      	str	r3, [r4, #0]
 8002ca8:	6831      	ldr	r1, [r6, #0]
 8002caa:	ab03      	add	r3, sp, #12
 8002cac:	2202      	movs	r2, #2
 8002cae:	7809      	ldrb	r1, [r1, #0]
 8002cb0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8002cb4:	f000 fa28 	bl	8003108 <memchr>
 8002cb8:	b328      	cbz	r0, 8002d06 <_scanf_i+0xb6>
 8002cba:	f1bb 0f01 	cmp.w	fp, #1
 8002cbe:	d159      	bne.n	8002d74 <_scanf_i+0x124>
 8002cc0:	6862      	ldr	r2, [r4, #4]
 8002cc2:	b92a      	cbnz	r2, 8002cd0 <_scanf_i+0x80>
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	6822      	ldr	r2, [r4, #0]
 8002cc8:	6063      	str	r3, [r4, #4]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cce:	6022      	str	r2, [r4, #0]
 8002cd0:	6822      	ldr	r2, [r4, #0]
 8002cd2:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8002cd6:	6022      	str	r2, [r4, #0]
 8002cd8:	68a2      	ldr	r2, [r4, #8]
 8002cda:	1e51      	subs	r1, r2, #1
 8002cdc:	60a1      	str	r1, [r4, #8]
 8002cde:	b192      	cbz	r2, 8002d06 <_scanf_i+0xb6>
 8002ce0:	6832      	ldr	r2, [r6, #0]
 8002ce2:	1c51      	adds	r1, r2, #1
 8002ce4:	6031      	str	r1, [r6, #0]
 8002ce6:	7812      	ldrb	r2, [r2, #0]
 8002ce8:	f805 2b01 	strb.w	r2, [r5], #1
 8002cec:	6872      	ldr	r2, [r6, #4]
 8002cee:	3a01      	subs	r2, #1
 8002cf0:	2a00      	cmp	r2, #0
 8002cf2:	6072      	str	r2, [r6, #4]
 8002cf4:	dc07      	bgt.n	8002d06 <_scanf_i+0xb6>
 8002cf6:	4631      	mov	r1, r6
 8002cf8:	4650      	mov	r0, sl
 8002cfa:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8002cfe:	4790      	blx	r2
 8002d00:	2800      	cmp	r0, #0
 8002d02:	f040 8085 	bne.w	8002e10 <_scanf_i+0x1c0>
 8002d06:	f10b 0b01 	add.w	fp, fp, #1
 8002d0a:	f1bb 0f03 	cmp.w	fp, #3
 8002d0e:	d1cb      	bne.n	8002ca8 <_scanf_i+0x58>
 8002d10:	6863      	ldr	r3, [r4, #4]
 8002d12:	b90b      	cbnz	r3, 8002d18 <_scanf_i+0xc8>
 8002d14:	230a      	movs	r3, #10
 8002d16:	6063      	str	r3, [r4, #4]
 8002d18:	6863      	ldr	r3, [r4, #4]
 8002d1a:	4948      	ldr	r1, [pc, #288]	; (8002e3c <_scanf_i+0x1ec>)
 8002d1c:	6960      	ldr	r0, [r4, #20]
 8002d1e:	1ac9      	subs	r1, r1, r3
 8002d20:	f000 f88e 	bl	8002e40 <__sccl>
 8002d24:	f04f 0b00 	mov.w	fp, #0
 8002d28:	68a3      	ldr	r3, [r4, #8]
 8002d2a:	6822      	ldr	r2, [r4, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d03d      	beq.n	8002dac <_scanf_i+0x15c>
 8002d30:	6831      	ldr	r1, [r6, #0]
 8002d32:	6960      	ldr	r0, [r4, #20]
 8002d34:	f891 c000 	ldrb.w	ip, [r1]
 8002d38:	f810 000c 	ldrb.w	r0, [r0, ip]
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	d035      	beq.n	8002dac <_scanf_i+0x15c>
 8002d40:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8002d44:	d124      	bne.n	8002d90 <_scanf_i+0x140>
 8002d46:	0510      	lsls	r0, r2, #20
 8002d48:	d522      	bpl.n	8002d90 <_scanf_i+0x140>
 8002d4a:	f10b 0b01 	add.w	fp, fp, #1
 8002d4e:	f1b9 0f00 	cmp.w	r9, #0
 8002d52:	d003      	beq.n	8002d5c <_scanf_i+0x10c>
 8002d54:	3301      	adds	r3, #1
 8002d56:	f109 39ff 	add.w	r9, r9, #4294967295
 8002d5a:	60a3      	str	r3, [r4, #8]
 8002d5c:	6873      	ldr	r3, [r6, #4]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	6073      	str	r3, [r6, #4]
 8002d64:	dd1b      	ble.n	8002d9e <_scanf_i+0x14e>
 8002d66:	6833      	ldr	r3, [r6, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	6033      	str	r3, [r6, #0]
 8002d6c:	68a3      	ldr	r3, [r4, #8]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	60a3      	str	r3, [r4, #8]
 8002d72:	e7d9      	b.n	8002d28 <_scanf_i+0xd8>
 8002d74:	f1bb 0f02 	cmp.w	fp, #2
 8002d78:	d1ae      	bne.n	8002cd8 <_scanf_i+0x88>
 8002d7a:	6822      	ldr	r2, [r4, #0]
 8002d7c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8002d80:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002d84:	d1bf      	bne.n	8002d06 <_scanf_i+0xb6>
 8002d86:	2310      	movs	r3, #16
 8002d88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d8c:	6063      	str	r3, [r4, #4]
 8002d8e:	e7a2      	b.n	8002cd6 <_scanf_i+0x86>
 8002d90:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8002d94:	6022      	str	r2, [r4, #0]
 8002d96:	780b      	ldrb	r3, [r1, #0]
 8002d98:	f805 3b01 	strb.w	r3, [r5], #1
 8002d9c:	e7de      	b.n	8002d5c <_scanf_i+0x10c>
 8002d9e:	4631      	mov	r1, r6
 8002da0:	4650      	mov	r0, sl
 8002da2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8002da6:	4798      	blx	r3
 8002da8:	2800      	cmp	r0, #0
 8002daa:	d0df      	beq.n	8002d6c <_scanf_i+0x11c>
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	05db      	lsls	r3, r3, #23
 8002db0:	d50d      	bpl.n	8002dce <_scanf_i+0x17e>
 8002db2:	42bd      	cmp	r5, r7
 8002db4:	d909      	bls.n	8002dca <_scanf_i+0x17a>
 8002db6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8002dba:	4632      	mov	r2, r6
 8002dbc:	4650      	mov	r0, sl
 8002dbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8002dc2:	f105 39ff 	add.w	r9, r5, #4294967295
 8002dc6:	4798      	blx	r3
 8002dc8:	464d      	mov	r5, r9
 8002dca:	42bd      	cmp	r5, r7
 8002dcc:	d02d      	beq.n	8002e2a <_scanf_i+0x1da>
 8002dce:	6822      	ldr	r2, [r4, #0]
 8002dd0:	f012 0210 	ands.w	r2, r2, #16
 8002dd4:	d113      	bne.n	8002dfe <_scanf_i+0x1ae>
 8002dd6:	702a      	strb	r2, [r5, #0]
 8002dd8:	4639      	mov	r1, r7
 8002dda:	6863      	ldr	r3, [r4, #4]
 8002ddc:	4650      	mov	r0, sl
 8002dde:	9e01      	ldr	r6, [sp, #4]
 8002de0:	47b0      	blx	r6
 8002de2:	6821      	ldr	r1, [r4, #0]
 8002de4:	f8d8 3000 	ldr.w	r3, [r8]
 8002de8:	f011 0f20 	tst.w	r1, #32
 8002dec:	d013      	beq.n	8002e16 <_scanf_i+0x1c6>
 8002dee:	1d1a      	adds	r2, r3, #4
 8002df0:	f8c8 2000 	str.w	r2, [r8]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6018      	str	r0, [r3, #0]
 8002df8:	68e3      	ldr	r3, [r4, #12]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	60e3      	str	r3, [r4, #12]
 8002dfe:	2000      	movs	r0, #0
 8002e00:	1bed      	subs	r5, r5, r7
 8002e02:	44ab      	add	fp, r5
 8002e04:	6925      	ldr	r5, [r4, #16]
 8002e06:	445d      	add	r5, fp
 8002e08:	6125      	str	r5, [r4, #16]
 8002e0a:	b007      	add	sp, #28
 8002e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e10:	f04f 0b00 	mov.w	fp, #0
 8002e14:	e7ca      	b.n	8002dac <_scanf_i+0x15c>
 8002e16:	1d1a      	adds	r2, r3, #4
 8002e18:	f8c8 2000 	str.w	r2, [r8]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f011 0f01 	tst.w	r1, #1
 8002e22:	bf14      	ite	ne
 8002e24:	8018      	strhne	r0, [r3, #0]
 8002e26:	6018      	streq	r0, [r3, #0]
 8002e28:	e7e6      	b.n	8002df8 <_scanf_i+0x1a8>
 8002e2a:	2001      	movs	r0, #1
 8002e2c:	e7ed      	b.n	8002e0a <_scanf_i+0x1ba>
 8002e2e:	bf00      	nop
 8002e30:	08003560 	.word	0x08003560
 8002e34:	08003091 	.word	0x08003091
 8002e38:	08002fa9 	.word	0x08002fa9
 8002e3c:	080036d1 	.word	0x080036d1

08002e40 <__sccl>:
 8002e40:	b570      	push	{r4, r5, r6, lr}
 8002e42:	780b      	ldrb	r3, [r1, #0]
 8002e44:	4604      	mov	r4, r0
 8002e46:	2b5e      	cmp	r3, #94	; 0x5e
 8002e48:	bf13      	iteet	ne
 8002e4a:	2200      	movne	r2, #0
 8002e4c:	2201      	moveq	r2, #1
 8002e4e:	784b      	ldrbeq	r3, [r1, #1]
 8002e50:	1c48      	addne	r0, r1, #1
 8002e52:	bf08      	it	eq
 8002e54:	1c88      	addeq	r0, r1, #2
 8002e56:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8002e5a:	1e61      	subs	r1, r4, #1
 8002e5c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8002e60:	42a9      	cmp	r1, r5
 8002e62:	d1fb      	bne.n	8002e5c <__sccl+0x1c>
 8002e64:	b90b      	cbnz	r3, 8002e6a <__sccl+0x2a>
 8002e66:	3801      	subs	r0, #1
 8002e68:	bd70      	pop	{r4, r5, r6, pc}
 8002e6a:	f082 0201 	eor.w	r2, r2, #1
 8002e6e:	4605      	mov	r5, r0
 8002e70:	54e2      	strb	r2, [r4, r3]
 8002e72:	4628      	mov	r0, r5
 8002e74:	f810 1b01 	ldrb.w	r1, [r0], #1
 8002e78:	292d      	cmp	r1, #45	; 0x2d
 8002e7a:	d006      	beq.n	8002e8a <__sccl+0x4a>
 8002e7c:	295d      	cmp	r1, #93	; 0x5d
 8002e7e:	d0f3      	beq.n	8002e68 <__sccl+0x28>
 8002e80:	b909      	cbnz	r1, 8002e86 <__sccl+0x46>
 8002e82:	4628      	mov	r0, r5
 8002e84:	e7f0      	b.n	8002e68 <__sccl+0x28>
 8002e86:	460b      	mov	r3, r1
 8002e88:	e7f1      	b.n	8002e6e <__sccl+0x2e>
 8002e8a:	786e      	ldrb	r6, [r5, #1]
 8002e8c:	2e5d      	cmp	r6, #93	; 0x5d
 8002e8e:	d0fa      	beq.n	8002e86 <__sccl+0x46>
 8002e90:	42b3      	cmp	r3, r6
 8002e92:	dcf8      	bgt.n	8002e86 <__sccl+0x46>
 8002e94:	4619      	mov	r1, r3
 8002e96:	3502      	adds	r5, #2
 8002e98:	3101      	adds	r1, #1
 8002e9a:	428e      	cmp	r6, r1
 8002e9c:	5462      	strb	r2, [r4, r1]
 8002e9e:	dcfb      	bgt.n	8002e98 <__sccl+0x58>
 8002ea0:	1af1      	subs	r1, r6, r3
 8002ea2:	3901      	subs	r1, #1
 8002ea4:	42b3      	cmp	r3, r6
 8002ea6:	bfa8      	it	ge
 8002ea8:	2100      	movge	r1, #0
 8002eaa:	1c58      	adds	r0, r3, #1
 8002eac:	1843      	adds	r3, r0, r1
 8002eae:	e7e0      	b.n	8002e72 <__sccl+0x32>

08002eb0 <_strtol_l.constprop.0>:
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002eb6:	4680      	mov	r8, r0
 8002eb8:	d001      	beq.n	8002ebe <_strtol_l.constprop.0+0xe>
 8002eba:	2b24      	cmp	r3, #36	; 0x24
 8002ebc:	d906      	bls.n	8002ecc <_strtol_l.constprop.0+0x1c>
 8002ebe:	f7ff f915 	bl	80020ec <__errno>
 8002ec2:	2316      	movs	r3, #22
 8002ec4:	6003      	str	r3, [r0, #0]
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ecc:	460d      	mov	r5, r1
 8002ece:	4f35      	ldr	r7, [pc, #212]	; (8002fa4 <_strtol_l.constprop.0+0xf4>)
 8002ed0:	4628      	mov	r0, r5
 8002ed2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002ed6:	5de6      	ldrb	r6, [r4, r7]
 8002ed8:	f016 0608 	ands.w	r6, r6, #8
 8002edc:	d1f8      	bne.n	8002ed0 <_strtol_l.constprop.0+0x20>
 8002ede:	2c2d      	cmp	r4, #45	; 0x2d
 8002ee0:	d12f      	bne.n	8002f42 <_strtol_l.constprop.0+0x92>
 8002ee2:	2601      	movs	r6, #1
 8002ee4:	782c      	ldrb	r4, [r5, #0]
 8002ee6:	1c85      	adds	r5, r0, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d057      	beq.n	8002f9c <_strtol_l.constprop.0+0xec>
 8002eec:	2b10      	cmp	r3, #16
 8002eee:	d109      	bne.n	8002f04 <_strtol_l.constprop.0+0x54>
 8002ef0:	2c30      	cmp	r4, #48	; 0x30
 8002ef2:	d107      	bne.n	8002f04 <_strtol_l.constprop.0+0x54>
 8002ef4:	7828      	ldrb	r0, [r5, #0]
 8002ef6:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8002efa:	2858      	cmp	r0, #88	; 0x58
 8002efc:	d149      	bne.n	8002f92 <_strtol_l.constprop.0+0xe2>
 8002efe:	2310      	movs	r3, #16
 8002f00:	786c      	ldrb	r4, [r5, #1]
 8002f02:	3502      	adds	r5, #2
 8002f04:	2700      	movs	r7, #0
 8002f06:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8002f0a:	f10e 3eff 	add.w	lr, lr, #4294967295
 8002f0e:	fbbe f9f3 	udiv	r9, lr, r3
 8002f12:	4638      	mov	r0, r7
 8002f14:	fb03 ea19 	mls	sl, r3, r9, lr
 8002f18:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8002f1c:	f1bc 0f09 	cmp.w	ip, #9
 8002f20:	d814      	bhi.n	8002f4c <_strtol_l.constprop.0+0x9c>
 8002f22:	4664      	mov	r4, ip
 8002f24:	42a3      	cmp	r3, r4
 8002f26:	dd22      	ble.n	8002f6e <_strtol_l.constprop.0+0xbe>
 8002f28:	2f00      	cmp	r7, #0
 8002f2a:	db1d      	blt.n	8002f68 <_strtol_l.constprop.0+0xb8>
 8002f2c:	4581      	cmp	r9, r0
 8002f2e:	d31b      	bcc.n	8002f68 <_strtol_l.constprop.0+0xb8>
 8002f30:	d101      	bne.n	8002f36 <_strtol_l.constprop.0+0x86>
 8002f32:	45a2      	cmp	sl, r4
 8002f34:	db18      	blt.n	8002f68 <_strtol_l.constprop.0+0xb8>
 8002f36:	2701      	movs	r7, #1
 8002f38:	fb00 4003 	mla	r0, r0, r3, r4
 8002f3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f40:	e7ea      	b.n	8002f18 <_strtol_l.constprop.0+0x68>
 8002f42:	2c2b      	cmp	r4, #43	; 0x2b
 8002f44:	bf04      	itt	eq
 8002f46:	782c      	ldrbeq	r4, [r5, #0]
 8002f48:	1c85      	addeq	r5, r0, #2
 8002f4a:	e7cd      	b.n	8002ee8 <_strtol_l.constprop.0+0x38>
 8002f4c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8002f50:	f1bc 0f19 	cmp.w	ip, #25
 8002f54:	d801      	bhi.n	8002f5a <_strtol_l.constprop.0+0xaa>
 8002f56:	3c37      	subs	r4, #55	; 0x37
 8002f58:	e7e4      	b.n	8002f24 <_strtol_l.constprop.0+0x74>
 8002f5a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8002f5e:	f1bc 0f19 	cmp.w	ip, #25
 8002f62:	d804      	bhi.n	8002f6e <_strtol_l.constprop.0+0xbe>
 8002f64:	3c57      	subs	r4, #87	; 0x57
 8002f66:	e7dd      	b.n	8002f24 <_strtol_l.constprop.0+0x74>
 8002f68:	f04f 37ff 	mov.w	r7, #4294967295
 8002f6c:	e7e6      	b.n	8002f3c <_strtol_l.constprop.0+0x8c>
 8002f6e:	2f00      	cmp	r7, #0
 8002f70:	da07      	bge.n	8002f82 <_strtol_l.constprop.0+0xd2>
 8002f72:	2322      	movs	r3, #34	; 0x22
 8002f74:	4670      	mov	r0, lr
 8002f76:	f8c8 3000 	str.w	r3, [r8]
 8002f7a:	2a00      	cmp	r2, #0
 8002f7c:	d0a4      	beq.n	8002ec8 <_strtol_l.constprop.0+0x18>
 8002f7e:	1e69      	subs	r1, r5, #1
 8002f80:	e005      	b.n	8002f8e <_strtol_l.constprop.0+0xde>
 8002f82:	b106      	cbz	r6, 8002f86 <_strtol_l.constprop.0+0xd6>
 8002f84:	4240      	negs	r0, r0
 8002f86:	2a00      	cmp	r2, #0
 8002f88:	d09e      	beq.n	8002ec8 <_strtol_l.constprop.0+0x18>
 8002f8a:	2f00      	cmp	r7, #0
 8002f8c:	d1f7      	bne.n	8002f7e <_strtol_l.constprop.0+0xce>
 8002f8e:	6011      	str	r1, [r2, #0]
 8002f90:	e79a      	b.n	8002ec8 <_strtol_l.constprop.0+0x18>
 8002f92:	2430      	movs	r4, #48	; 0x30
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1b5      	bne.n	8002f04 <_strtol_l.constprop.0+0x54>
 8002f98:	2308      	movs	r3, #8
 8002f9a:	e7b3      	b.n	8002f04 <_strtol_l.constprop.0+0x54>
 8002f9c:	2c30      	cmp	r4, #48	; 0x30
 8002f9e:	d0a9      	beq.n	8002ef4 <_strtol_l.constprop.0+0x44>
 8002fa0:	230a      	movs	r3, #10
 8002fa2:	e7af      	b.n	8002f04 <_strtol_l.constprop.0+0x54>
 8002fa4:	08003585 	.word	0x08003585

08002fa8 <_strtol_r>:
 8002fa8:	f7ff bf82 	b.w	8002eb0 <_strtol_l.constprop.0>

08002fac <_strtoul_l.constprop.0>:
 8002fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fb0:	4686      	mov	lr, r0
 8002fb2:	460d      	mov	r5, r1
 8002fb4:	4f35      	ldr	r7, [pc, #212]	; (800308c <_strtoul_l.constprop.0+0xe0>)
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002fbc:	5de6      	ldrb	r6, [r4, r7]
 8002fbe:	f016 0608 	ands.w	r6, r6, #8
 8002fc2:	d1f8      	bne.n	8002fb6 <_strtoul_l.constprop.0+0xa>
 8002fc4:	2c2d      	cmp	r4, #45	; 0x2d
 8002fc6:	d12f      	bne.n	8003028 <_strtoul_l.constprop.0+0x7c>
 8002fc8:	2601      	movs	r6, #1
 8002fca:	782c      	ldrb	r4, [r5, #0]
 8002fcc:	1c85      	adds	r5, r0, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d057      	beq.n	8003082 <_strtoul_l.constprop.0+0xd6>
 8002fd2:	2b10      	cmp	r3, #16
 8002fd4:	d109      	bne.n	8002fea <_strtoul_l.constprop.0+0x3e>
 8002fd6:	2c30      	cmp	r4, #48	; 0x30
 8002fd8:	d107      	bne.n	8002fea <_strtoul_l.constprop.0+0x3e>
 8002fda:	7828      	ldrb	r0, [r5, #0]
 8002fdc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8002fe0:	2858      	cmp	r0, #88	; 0x58
 8002fe2:	d149      	bne.n	8003078 <_strtoul_l.constprop.0+0xcc>
 8002fe4:	2310      	movs	r3, #16
 8002fe6:	786c      	ldrb	r4, [r5, #1]
 8002fe8:	3502      	adds	r5, #2
 8002fea:	f04f 38ff 	mov.w	r8, #4294967295
 8002fee:	fbb8 f8f3 	udiv	r8, r8, r3
 8002ff2:	2700      	movs	r7, #0
 8002ff4:	fb03 f908 	mul.w	r9, r3, r8
 8002ff8:	4638      	mov	r0, r7
 8002ffa:	ea6f 0909 	mvn.w	r9, r9
 8002ffe:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003002:	f1bc 0f09 	cmp.w	ip, #9
 8003006:	d814      	bhi.n	8003032 <_strtoul_l.constprop.0+0x86>
 8003008:	4664      	mov	r4, ip
 800300a:	42a3      	cmp	r3, r4
 800300c:	dd22      	ble.n	8003054 <_strtoul_l.constprop.0+0xa8>
 800300e:	2f00      	cmp	r7, #0
 8003010:	db1d      	blt.n	800304e <_strtoul_l.constprop.0+0xa2>
 8003012:	4580      	cmp	r8, r0
 8003014:	d31b      	bcc.n	800304e <_strtoul_l.constprop.0+0xa2>
 8003016:	d101      	bne.n	800301c <_strtoul_l.constprop.0+0x70>
 8003018:	45a1      	cmp	r9, r4
 800301a:	db18      	blt.n	800304e <_strtoul_l.constprop.0+0xa2>
 800301c:	2701      	movs	r7, #1
 800301e:	fb00 4003 	mla	r0, r0, r3, r4
 8003022:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003026:	e7ea      	b.n	8002ffe <_strtoul_l.constprop.0+0x52>
 8003028:	2c2b      	cmp	r4, #43	; 0x2b
 800302a:	bf04      	itt	eq
 800302c:	782c      	ldrbeq	r4, [r5, #0]
 800302e:	1c85      	addeq	r5, r0, #2
 8003030:	e7cd      	b.n	8002fce <_strtoul_l.constprop.0+0x22>
 8003032:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003036:	f1bc 0f19 	cmp.w	ip, #25
 800303a:	d801      	bhi.n	8003040 <_strtoul_l.constprop.0+0x94>
 800303c:	3c37      	subs	r4, #55	; 0x37
 800303e:	e7e4      	b.n	800300a <_strtoul_l.constprop.0+0x5e>
 8003040:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003044:	f1bc 0f19 	cmp.w	ip, #25
 8003048:	d804      	bhi.n	8003054 <_strtoul_l.constprop.0+0xa8>
 800304a:	3c57      	subs	r4, #87	; 0x57
 800304c:	e7dd      	b.n	800300a <_strtoul_l.constprop.0+0x5e>
 800304e:	f04f 37ff 	mov.w	r7, #4294967295
 8003052:	e7e6      	b.n	8003022 <_strtoul_l.constprop.0+0x76>
 8003054:	2f00      	cmp	r7, #0
 8003056:	da07      	bge.n	8003068 <_strtoul_l.constprop.0+0xbc>
 8003058:	2322      	movs	r3, #34	; 0x22
 800305a:	f04f 30ff 	mov.w	r0, #4294967295
 800305e:	f8ce 3000 	str.w	r3, [lr]
 8003062:	b932      	cbnz	r2, 8003072 <_strtoul_l.constprop.0+0xc6>
 8003064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003068:	b106      	cbz	r6, 800306c <_strtoul_l.constprop.0+0xc0>
 800306a:	4240      	negs	r0, r0
 800306c:	2a00      	cmp	r2, #0
 800306e:	d0f9      	beq.n	8003064 <_strtoul_l.constprop.0+0xb8>
 8003070:	b107      	cbz	r7, 8003074 <_strtoul_l.constprop.0+0xc8>
 8003072:	1e69      	subs	r1, r5, #1
 8003074:	6011      	str	r1, [r2, #0]
 8003076:	e7f5      	b.n	8003064 <_strtoul_l.constprop.0+0xb8>
 8003078:	2430      	movs	r4, #48	; 0x30
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1b5      	bne.n	8002fea <_strtoul_l.constprop.0+0x3e>
 800307e:	2308      	movs	r3, #8
 8003080:	e7b3      	b.n	8002fea <_strtoul_l.constprop.0+0x3e>
 8003082:	2c30      	cmp	r4, #48	; 0x30
 8003084:	d0a9      	beq.n	8002fda <_strtoul_l.constprop.0+0x2e>
 8003086:	230a      	movs	r3, #10
 8003088:	e7af      	b.n	8002fea <_strtoul_l.constprop.0+0x3e>
 800308a:	bf00      	nop
 800308c:	08003585 	.word	0x08003585

08003090 <_strtoul_r>:
 8003090:	f7ff bf8c 	b.w	8002fac <_strtoul_l.constprop.0>

08003094 <__submore>:
 8003094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003098:	460c      	mov	r4, r1
 800309a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800309c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030a0:	4299      	cmp	r1, r3
 80030a2:	d11b      	bne.n	80030dc <__submore+0x48>
 80030a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030a8:	f000 f8cc 	bl	8003244 <_malloc_r>
 80030ac:	b918      	cbnz	r0, 80030b6 <__submore+0x22>
 80030ae:	f04f 30ff 	mov.w	r0, #4294967295
 80030b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030ba:	63a3      	str	r3, [r4, #56]	; 0x38
 80030bc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80030c0:	6360      	str	r0, [r4, #52]	; 0x34
 80030c2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80030c6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80030ca:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80030ce:	7043      	strb	r3, [r0, #1]
 80030d0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80030d4:	7003      	strb	r3, [r0, #0]
 80030d6:	6020      	str	r0, [r4, #0]
 80030d8:	2000      	movs	r0, #0
 80030da:	e7ea      	b.n	80030b2 <__submore+0x1e>
 80030dc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80030de:	0077      	lsls	r7, r6, #1
 80030e0:	463a      	mov	r2, r7
 80030e2:	f000 f923 	bl	800332c <_realloc_r>
 80030e6:	4605      	mov	r5, r0
 80030e8:	2800      	cmp	r0, #0
 80030ea:	d0e0      	beq.n	80030ae <__submore+0x1a>
 80030ec:	eb00 0806 	add.w	r8, r0, r6
 80030f0:	4601      	mov	r1, r0
 80030f2:	4632      	mov	r2, r6
 80030f4:	4640      	mov	r0, r8
 80030f6:	f000 f815 	bl	8003124 <memcpy>
 80030fa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80030fe:	f8c4 8000 	str.w	r8, [r4]
 8003102:	e7e9      	b.n	80030d8 <__submore+0x44>

08003104 <__retarget_lock_acquire_recursive>:
 8003104:	4770      	bx	lr

08003106 <__retarget_lock_release_recursive>:
 8003106:	4770      	bx	lr

08003108 <memchr>:
 8003108:	4603      	mov	r3, r0
 800310a:	b510      	push	{r4, lr}
 800310c:	b2c9      	uxtb	r1, r1
 800310e:	4402      	add	r2, r0
 8003110:	4293      	cmp	r3, r2
 8003112:	4618      	mov	r0, r3
 8003114:	d101      	bne.n	800311a <memchr+0x12>
 8003116:	2000      	movs	r0, #0
 8003118:	e003      	b.n	8003122 <memchr+0x1a>
 800311a:	7804      	ldrb	r4, [r0, #0]
 800311c:	3301      	adds	r3, #1
 800311e:	428c      	cmp	r4, r1
 8003120:	d1f6      	bne.n	8003110 <memchr+0x8>
 8003122:	bd10      	pop	{r4, pc}

08003124 <memcpy>:
 8003124:	440a      	add	r2, r1
 8003126:	4291      	cmp	r1, r2
 8003128:	f100 33ff 	add.w	r3, r0, #4294967295
 800312c:	d100      	bne.n	8003130 <memcpy+0xc>
 800312e:	4770      	bx	lr
 8003130:	b510      	push	{r4, lr}
 8003132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003136:	4291      	cmp	r1, r2
 8003138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800313c:	d1f9      	bne.n	8003132 <memcpy+0xe>
 800313e:	bd10      	pop	{r4, pc}

08003140 <memmove>:
 8003140:	4288      	cmp	r0, r1
 8003142:	b510      	push	{r4, lr}
 8003144:	eb01 0402 	add.w	r4, r1, r2
 8003148:	d902      	bls.n	8003150 <memmove+0x10>
 800314a:	4284      	cmp	r4, r0
 800314c:	4623      	mov	r3, r4
 800314e:	d807      	bhi.n	8003160 <memmove+0x20>
 8003150:	1e43      	subs	r3, r0, #1
 8003152:	42a1      	cmp	r1, r4
 8003154:	d008      	beq.n	8003168 <memmove+0x28>
 8003156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800315a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800315e:	e7f8      	b.n	8003152 <memmove+0x12>
 8003160:	4601      	mov	r1, r0
 8003162:	4402      	add	r2, r0
 8003164:	428a      	cmp	r2, r1
 8003166:	d100      	bne.n	800316a <memmove+0x2a>
 8003168:	bd10      	pop	{r4, pc}
 800316a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800316e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003172:	e7f7      	b.n	8003164 <memmove+0x24>

08003174 <_free_r>:
 8003174:	b538      	push	{r3, r4, r5, lr}
 8003176:	4605      	mov	r5, r0
 8003178:	2900      	cmp	r1, #0
 800317a:	d040      	beq.n	80031fe <_free_r+0x8a>
 800317c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003180:	1f0c      	subs	r4, r1, #4
 8003182:	2b00      	cmp	r3, #0
 8003184:	bfb8      	it	lt
 8003186:	18e4      	addlt	r4, r4, r3
 8003188:	f000 f910 	bl	80033ac <__malloc_lock>
 800318c:	4a1c      	ldr	r2, [pc, #112]	; (8003200 <_free_r+0x8c>)
 800318e:	6813      	ldr	r3, [r2, #0]
 8003190:	b933      	cbnz	r3, 80031a0 <_free_r+0x2c>
 8003192:	6063      	str	r3, [r4, #4]
 8003194:	6014      	str	r4, [r2, #0]
 8003196:	4628      	mov	r0, r5
 8003198:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800319c:	f000 b90c 	b.w	80033b8 <__malloc_unlock>
 80031a0:	42a3      	cmp	r3, r4
 80031a2:	d908      	bls.n	80031b6 <_free_r+0x42>
 80031a4:	6820      	ldr	r0, [r4, #0]
 80031a6:	1821      	adds	r1, r4, r0
 80031a8:	428b      	cmp	r3, r1
 80031aa:	bf01      	itttt	eq
 80031ac:	6819      	ldreq	r1, [r3, #0]
 80031ae:	685b      	ldreq	r3, [r3, #4]
 80031b0:	1809      	addeq	r1, r1, r0
 80031b2:	6021      	streq	r1, [r4, #0]
 80031b4:	e7ed      	b.n	8003192 <_free_r+0x1e>
 80031b6:	461a      	mov	r2, r3
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	b10b      	cbz	r3, 80031c0 <_free_r+0x4c>
 80031bc:	42a3      	cmp	r3, r4
 80031be:	d9fa      	bls.n	80031b6 <_free_r+0x42>
 80031c0:	6811      	ldr	r1, [r2, #0]
 80031c2:	1850      	adds	r0, r2, r1
 80031c4:	42a0      	cmp	r0, r4
 80031c6:	d10b      	bne.n	80031e0 <_free_r+0x6c>
 80031c8:	6820      	ldr	r0, [r4, #0]
 80031ca:	4401      	add	r1, r0
 80031cc:	1850      	adds	r0, r2, r1
 80031ce:	4283      	cmp	r3, r0
 80031d0:	6011      	str	r1, [r2, #0]
 80031d2:	d1e0      	bne.n	8003196 <_free_r+0x22>
 80031d4:	6818      	ldr	r0, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	4401      	add	r1, r0
 80031da:	6011      	str	r1, [r2, #0]
 80031dc:	6053      	str	r3, [r2, #4]
 80031de:	e7da      	b.n	8003196 <_free_r+0x22>
 80031e0:	d902      	bls.n	80031e8 <_free_r+0x74>
 80031e2:	230c      	movs	r3, #12
 80031e4:	602b      	str	r3, [r5, #0]
 80031e6:	e7d6      	b.n	8003196 <_free_r+0x22>
 80031e8:	6820      	ldr	r0, [r4, #0]
 80031ea:	1821      	adds	r1, r4, r0
 80031ec:	428b      	cmp	r3, r1
 80031ee:	bf01      	itttt	eq
 80031f0:	6819      	ldreq	r1, [r3, #0]
 80031f2:	685b      	ldreq	r3, [r3, #4]
 80031f4:	1809      	addeq	r1, r1, r0
 80031f6:	6021      	streq	r1, [r4, #0]
 80031f8:	6063      	str	r3, [r4, #4]
 80031fa:	6054      	str	r4, [r2, #4]
 80031fc:	e7cb      	b.n	8003196 <_free_r+0x22>
 80031fe:	bd38      	pop	{r3, r4, r5, pc}
 8003200:	20000184 	.word	0x20000184

08003204 <sbrk_aligned>:
 8003204:	b570      	push	{r4, r5, r6, lr}
 8003206:	4e0e      	ldr	r6, [pc, #56]	; (8003240 <sbrk_aligned+0x3c>)
 8003208:	460c      	mov	r4, r1
 800320a:	6831      	ldr	r1, [r6, #0]
 800320c:	4605      	mov	r5, r0
 800320e:	b911      	cbnz	r1, 8003216 <sbrk_aligned+0x12>
 8003210:	f000 f8bc 	bl	800338c <_sbrk_r>
 8003214:	6030      	str	r0, [r6, #0]
 8003216:	4621      	mov	r1, r4
 8003218:	4628      	mov	r0, r5
 800321a:	f000 f8b7 	bl	800338c <_sbrk_r>
 800321e:	1c43      	adds	r3, r0, #1
 8003220:	d00a      	beq.n	8003238 <sbrk_aligned+0x34>
 8003222:	1cc4      	adds	r4, r0, #3
 8003224:	f024 0403 	bic.w	r4, r4, #3
 8003228:	42a0      	cmp	r0, r4
 800322a:	d007      	beq.n	800323c <sbrk_aligned+0x38>
 800322c:	1a21      	subs	r1, r4, r0
 800322e:	4628      	mov	r0, r5
 8003230:	f000 f8ac 	bl	800338c <_sbrk_r>
 8003234:	3001      	adds	r0, #1
 8003236:	d101      	bne.n	800323c <sbrk_aligned+0x38>
 8003238:	f04f 34ff 	mov.w	r4, #4294967295
 800323c:	4620      	mov	r0, r4
 800323e:	bd70      	pop	{r4, r5, r6, pc}
 8003240:	20000188 	.word	0x20000188

08003244 <_malloc_r>:
 8003244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003248:	1ccd      	adds	r5, r1, #3
 800324a:	f025 0503 	bic.w	r5, r5, #3
 800324e:	3508      	adds	r5, #8
 8003250:	2d0c      	cmp	r5, #12
 8003252:	bf38      	it	cc
 8003254:	250c      	movcc	r5, #12
 8003256:	2d00      	cmp	r5, #0
 8003258:	4607      	mov	r7, r0
 800325a:	db01      	blt.n	8003260 <_malloc_r+0x1c>
 800325c:	42a9      	cmp	r1, r5
 800325e:	d905      	bls.n	800326c <_malloc_r+0x28>
 8003260:	230c      	movs	r3, #12
 8003262:	2600      	movs	r6, #0
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	4630      	mov	r0, r6
 8003268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800326c:	4e2e      	ldr	r6, [pc, #184]	; (8003328 <_malloc_r+0xe4>)
 800326e:	f000 f89d 	bl	80033ac <__malloc_lock>
 8003272:	6833      	ldr	r3, [r6, #0]
 8003274:	461c      	mov	r4, r3
 8003276:	bb34      	cbnz	r4, 80032c6 <_malloc_r+0x82>
 8003278:	4629      	mov	r1, r5
 800327a:	4638      	mov	r0, r7
 800327c:	f7ff ffc2 	bl	8003204 <sbrk_aligned>
 8003280:	1c43      	adds	r3, r0, #1
 8003282:	4604      	mov	r4, r0
 8003284:	d14d      	bne.n	8003322 <_malloc_r+0xde>
 8003286:	6834      	ldr	r4, [r6, #0]
 8003288:	4626      	mov	r6, r4
 800328a:	2e00      	cmp	r6, #0
 800328c:	d140      	bne.n	8003310 <_malloc_r+0xcc>
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	4631      	mov	r1, r6
 8003292:	4638      	mov	r0, r7
 8003294:	eb04 0803 	add.w	r8, r4, r3
 8003298:	f000 f878 	bl	800338c <_sbrk_r>
 800329c:	4580      	cmp	r8, r0
 800329e:	d13a      	bne.n	8003316 <_malloc_r+0xd2>
 80032a0:	6821      	ldr	r1, [r4, #0]
 80032a2:	3503      	adds	r5, #3
 80032a4:	1a6d      	subs	r5, r5, r1
 80032a6:	f025 0503 	bic.w	r5, r5, #3
 80032aa:	3508      	adds	r5, #8
 80032ac:	2d0c      	cmp	r5, #12
 80032ae:	bf38      	it	cc
 80032b0:	250c      	movcc	r5, #12
 80032b2:	4638      	mov	r0, r7
 80032b4:	4629      	mov	r1, r5
 80032b6:	f7ff ffa5 	bl	8003204 <sbrk_aligned>
 80032ba:	3001      	adds	r0, #1
 80032bc:	d02b      	beq.n	8003316 <_malloc_r+0xd2>
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	442b      	add	r3, r5
 80032c2:	6023      	str	r3, [r4, #0]
 80032c4:	e00e      	b.n	80032e4 <_malloc_r+0xa0>
 80032c6:	6822      	ldr	r2, [r4, #0]
 80032c8:	1b52      	subs	r2, r2, r5
 80032ca:	d41e      	bmi.n	800330a <_malloc_r+0xc6>
 80032cc:	2a0b      	cmp	r2, #11
 80032ce:	d916      	bls.n	80032fe <_malloc_r+0xba>
 80032d0:	1961      	adds	r1, r4, r5
 80032d2:	42a3      	cmp	r3, r4
 80032d4:	6025      	str	r5, [r4, #0]
 80032d6:	bf18      	it	ne
 80032d8:	6059      	strne	r1, [r3, #4]
 80032da:	6863      	ldr	r3, [r4, #4]
 80032dc:	bf08      	it	eq
 80032de:	6031      	streq	r1, [r6, #0]
 80032e0:	5162      	str	r2, [r4, r5]
 80032e2:	604b      	str	r3, [r1, #4]
 80032e4:	4638      	mov	r0, r7
 80032e6:	f104 060b 	add.w	r6, r4, #11
 80032ea:	f000 f865 	bl	80033b8 <__malloc_unlock>
 80032ee:	f026 0607 	bic.w	r6, r6, #7
 80032f2:	1d23      	adds	r3, r4, #4
 80032f4:	1af2      	subs	r2, r6, r3
 80032f6:	d0b6      	beq.n	8003266 <_malloc_r+0x22>
 80032f8:	1b9b      	subs	r3, r3, r6
 80032fa:	50a3      	str	r3, [r4, r2]
 80032fc:	e7b3      	b.n	8003266 <_malloc_r+0x22>
 80032fe:	6862      	ldr	r2, [r4, #4]
 8003300:	42a3      	cmp	r3, r4
 8003302:	bf0c      	ite	eq
 8003304:	6032      	streq	r2, [r6, #0]
 8003306:	605a      	strne	r2, [r3, #4]
 8003308:	e7ec      	b.n	80032e4 <_malloc_r+0xa0>
 800330a:	4623      	mov	r3, r4
 800330c:	6864      	ldr	r4, [r4, #4]
 800330e:	e7b2      	b.n	8003276 <_malloc_r+0x32>
 8003310:	4634      	mov	r4, r6
 8003312:	6876      	ldr	r6, [r6, #4]
 8003314:	e7b9      	b.n	800328a <_malloc_r+0x46>
 8003316:	230c      	movs	r3, #12
 8003318:	4638      	mov	r0, r7
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	f000 f84c 	bl	80033b8 <__malloc_unlock>
 8003320:	e7a1      	b.n	8003266 <_malloc_r+0x22>
 8003322:	6025      	str	r5, [r4, #0]
 8003324:	e7de      	b.n	80032e4 <_malloc_r+0xa0>
 8003326:	bf00      	nop
 8003328:	20000184 	.word	0x20000184

0800332c <_realloc_r>:
 800332c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003330:	4680      	mov	r8, r0
 8003332:	4614      	mov	r4, r2
 8003334:	460e      	mov	r6, r1
 8003336:	b921      	cbnz	r1, 8003342 <_realloc_r+0x16>
 8003338:	4611      	mov	r1, r2
 800333a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800333e:	f7ff bf81 	b.w	8003244 <_malloc_r>
 8003342:	b92a      	cbnz	r2, 8003350 <_realloc_r+0x24>
 8003344:	f7ff ff16 	bl	8003174 <_free_r>
 8003348:	4625      	mov	r5, r4
 800334a:	4628      	mov	r0, r5
 800334c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003350:	f000 f838 	bl	80033c4 <_malloc_usable_size_r>
 8003354:	4284      	cmp	r4, r0
 8003356:	4607      	mov	r7, r0
 8003358:	d802      	bhi.n	8003360 <_realloc_r+0x34>
 800335a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800335e:	d812      	bhi.n	8003386 <_realloc_r+0x5a>
 8003360:	4621      	mov	r1, r4
 8003362:	4640      	mov	r0, r8
 8003364:	f7ff ff6e 	bl	8003244 <_malloc_r>
 8003368:	4605      	mov	r5, r0
 800336a:	2800      	cmp	r0, #0
 800336c:	d0ed      	beq.n	800334a <_realloc_r+0x1e>
 800336e:	42bc      	cmp	r4, r7
 8003370:	4622      	mov	r2, r4
 8003372:	4631      	mov	r1, r6
 8003374:	bf28      	it	cs
 8003376:	463a      	movcs	r2, r7
 8003378:	f7ff fed4 	bl	8003124 <memcpy>
 800337c:	4631      	mov	r1, r6
 800337e:	4640      	mov	r0, r8
 8003380:	f7ff fef8 	bl	8003174 <_free_r>
 8003384:	e7e1      	b.n	800334a <_realloc_r+0x1e>
 8003386:	4635      	mov	r5, r6
 8003388:	e7df      	b.n	800334a <_realloc_r+0x1e>
	...

0800338c <_sbrk_r>:
 800338c:	b538      	push	{r3, r4, r5, lr}
 800338e:	2300      	movs	r3, #0
 8003390:	4d05      	ldr	r5, [pc, #20]	; (80033a8 <_sbrk_r+0x1c>)
 8003392:	4604      	mov	r4, r0
 8003394:	4608      	mov	r0, r1
 8003396:	602b      	str	r3, [r5, #0]
 8003398:	f7fd f942 	bl	8000620 <_sbrk>
 800339c:	1c43      	adds	r3, r0, #1
 800339e:	d102      	bne.n	80033a6 <_sbrk_r+0x1a>
 80033a0:	682b      	ldr	r3, [r5, #0]
 80033a2:	b103      	cbz	r3, 80033a6 <_sbrk_r+0x1a>
 80033a4:	6023      	str	r3, [r4, #0]
 80033a6:	bd38      	pop	{r3, r4, r5, pc}
 80033a8:	2000017c 	.word	0x2000017c

080033ac <__malloc_lock>:
 80033ac:	4801      	ldr	r0, [pc, #4]	; (80033b4 <__malloc_lock+0x8>)
 80033ae:	f7ff bea9 	b.w	8003104 <__retarget_lock_acquire_recursive>
 80033b2:	bf00      	nop
 80033b4:	20000180 	.word	0x20000180

080033b8 <__malloc_unlock>:
 80033b8:	4801      	ldr	r0, [pc, #4]	; (80033c0 <__malloc_unlock+0x8>)
 80033ba:	f7ff bea4 	b.w	8003106 <__retarget_lock_release_recursive>
 80033be:	bf00      	nop
 80033c0:	20000180 	.word	0x20000180

080033c4 <_malloc_usable_size_r>:
 80033c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033c8:	1f18      	subs	r0, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bfbc      	itt	lt
 80033ce:	580b      	ldrlt	r3, [r1, r0]
 80033d0:	18c0      	addlt	r0, r0, r3
 80033d2:	4770      	bx	lr

080033d4 <_init>:
 80033d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d6:	bf00      	nop
 80033d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033da:	bc08      	pop	{r3}
 80033dc:	469e      	mov	lr, r3
 80033de:	4770      	bx	lr

080033e0 <_fini>:
 80033e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033e2:	bf00      	nop
 80033e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033e6:	bc08      	pop	{r3}
 80033e8:	469e      	mov	lr, r3
 80033ea:	4770      	bx	lr
