#cell2 * drvp_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "16:02:27 GMT" "19-Nov-97 GMT" "16:02:27 GMT" fitpath * .
H 3;
B 0 4;
X 4 1 I;
X 1 2 O;
X 3 3 VDD;
X 2 4 VSS;
G 5 BULK;
T E u5 @ 11 1 .2101E-01 4 2 6 2;
T P u9 @ 21 1 .4011E-01 6 3 1 3;
T E u10 @ 11 1 .2101E-01 6 2 1 2;
T P u2 @ 21 1 .4011E-01 4 3 6 3;
T E u11 @ 11 1 .2101E-01 6 2 1 2;
T P u8 @ 21 1 .4011E-01 6 3 1 3;
T E u7 @ 11 1 .2101E-01 6 2 1 2;
T P u4 @ 21 1 .4011E-01 6 3 1 3;
T E u6 @ 11 1 .2101E-01 6 2 1 2;
T P u3 @ 21 1 .4011E-01 6 3 1 3;
E;
