Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 06:48:10 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 tp2/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 5.889ns (51.813%)  route 5.477ns (48.187%))
  Logic Levels:           15  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 11.907 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=5392, routed)        1.630    -0.899    tp2/clk_pixel
    SLICE_X5Y35          FDRE                                         r  tp2/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tp2/y_reg[1]/Q
                         net (fo=12, routed)          0.703     0.260    tp2/coor_out[1][1]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     0.384 r  tp2/vect1[0]_carry_i_3/O
                         net (fo=1, routed)           0.000     0.384    rast/intri/S[1]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.964 r  rast/intri/vect1[0]_carry/O[2]
                         net (fo=23, routed)          1.447     2.411    rast/intri/A_0[2]
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.302     2.713 r  rast/intri/detv1v21__0_carry__0_i_3/O
                         net (fo=2, routed)           0.438     3.151    rast/intri/detv1v21__0_carry__0_i_3_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.275 r  rast/intri/detv1v21__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.275    rast/intri/detv1v21__0_carry__0_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.808 r  rast/intri/detv1v21__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    rast/intri/detv1v21__0_carry__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.131 r  rast/intri/detv1v21__0_carry__1/O[1]
                         net (fo=2, routed)           0.620     4.751    rast/intri/detv1v21__0_carry__1_n_6
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.729     5.480 r  rast/intri/detv1v21__102_carry/O[2]
                         net (fo=2, routed)           0.559     6.038    rast/intri/detv1v21__102_carry_n_5
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.301     6.339 r  rast/intri/detv1v21__125_carry__1_i_4/O
                         net (fo=2, routed)           0.650     6.990    rast/intri/detv1v21__125_carry__1_i_4_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  rast/intri/detv1v21__125_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.114    rast/intri/detv1v21__125_carry__1_i_8_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.661 f  rast/intri/detv1v21__125_carry__1/O[2]
                         net (fo=1, routed)           0.443     8.104    rast/intri/detv1v21[13]
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.302     8.406 r  rast/intri/detv1v20_carry__2_i_9/O
                         net (fo=1, routed)           0.000     8.406    rast/intri/detv1v20_carry__2_i_9_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.953 r  rast/intri/detv1v20_carry__2_i_5/O[2]
                         net (fo=1, routed)           0.617     9.570    rast/intri/detv1v20_carry__2_i_5_n_5
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.302     9.872 r  rast/intri/detv1v20_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.872    rast/intri/detv1v20_carry__2_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.248    rast/intri/detv1v20_carry__2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.467 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.467    rast/intri/detv1v200_out[16]
    SLICE_X12Y45         FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=5392, routed)        1.450    11.907    rast/intri/clk_pixel
    SLICE_X12Y45         FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.562    12.469    
                         clock uncertainty           -0.168    12.301    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.109    12.410    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  1.943    




