<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Aiso.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Aiso.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Aiso.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Load_Reg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Load_Reg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Load_Reg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Load_Reg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Load_Reg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Load_Reg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Load_Reg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Load_Reg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Load_Reg_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Load_Reg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Parity_Gen_Dec.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Parity_Gen_Dec.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Parity_Gen_Dec.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Parity_Gen_Dec.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parity_Gen_Dec.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Parity_Gen_Dec.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Parity_Gen_Dec.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Parity_Gen_Dec.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parity_Gen_Dec_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parity_Gen_Dec_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Parity_Gen_Dec_tf_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parity_Gen_Dec_tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parity_Gen_Dec_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_Flop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SR_Flop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SR_Flop.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shift_Reg_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Reg_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shift_Reg_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Reg_tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Shift_Register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Shift_Register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Shift_Register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Shift_Register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Shift_Register.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_Register.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Shift_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Shift_Register.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Shift_Register.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Shift_Register.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shift_Register_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Shift_Register_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shift_Register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Tx_Engine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Tx_Engine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Tx_Engine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Tx_Engine.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Tx_Engine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Tx_Engine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Tx_Engine.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Tx_Engine_Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Tx_Engine_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Tx_Engine_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Tx_Engine_Top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Tx_Engine_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Tx_Engine_Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Tx_Engine_Top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Tx_Engine_Top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Tx_Engine_Top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Tx_Engine_Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine_Top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Tx_Engine_Top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Tx_Engine_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Tx_Engine_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Tx_Engine_Top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Tx_Engine_Top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Tx_Engine_Top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Tx_Engine_Top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Tx_Engine_Top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Tx_Engine_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Tx_Engine_Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Tx_Engine_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tx_Engine_Top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Tx_Engine_Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Tx_Engine_Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Tx_Engine_Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Tx_Engine_Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_Top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Tx_Engine_Top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Tx_Engine_Top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_Top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Tx_Engine_Top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Tx_Engine_Top_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine_Top_tf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tx_Engine_Top_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tx_Engine_Top_tf_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Tx_Engine_Top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Tx_Engine_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tx_Engine_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Tx_Engine_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine_tf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tx_Engine_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tx_Engine_tf_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine_tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bit_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bit_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bit_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bit_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bit_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bit_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bit_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bit_counter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bit_time_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bit_time_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bit_time_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bit_time_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_time_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bit_time_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bit_time_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bit_time_counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_time_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bit_time_counter_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_time_counter_tf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_time_counter_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bit_time_counter_tf_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_time_counter_tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_time_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tx_engine_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tx_engine_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tx_engine_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520531473" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520531473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521561484" xil_pn:in_ck="1275528308745686552" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1521561484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Aiso.v"/>
      <outfile xil_pn:name="Load_Reg.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="Parity_Gen_Dec.v"/>
      <outfile xil_pn:name="Parity_Gen_Dec_tf.v"/>
      <outfile xil_pn:name="SR_Flop.v"/>
      <outfile xil_pn:name="SR_Flop_Txrdy.v"/>
      <outfile xil_pn:name="Shift_Reg_tf.v"/>
      <outfile xil_pn:name="Shift_Register.v"/>
      <outfile xil_pn:name="Tx_Engine.v"/>
      <outfile xil_pn:name="Tx_Engine_Top.v"/>
      <outfile xil_pn:name="Tx_Engine_Top_tf.v"/>
      <outfile xil_pn:name="Tx_Engine_tf.v"/>
      <outfile xil_pn:name="bit_counter.v"/>
      <outfile xil_pn:name="bit_time_counter.v"/>
      <outfile xil_pn:name="bit_time_counter_tf.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1521562202" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6672838905217480271" xil_pn:start_ts="1521562202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521562202" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3589097728429939377" xil_pn:start_ts="1521562202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521532229" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2002711120489509360" xil_pn:start_ts="1521532229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1521561484" xil_pn:in_ck="1275528308745686552" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1521561484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Aiso.v"/>
      <outfile xil_pn:name="Load_Reg.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="Parity_Gen_Dec.v"/>
      <outfile xil_pn:name="Parity_Gen_Dec_tf.v"/>
      <outfile xil_pn:name="SR_Flop.v"/>
      <outfile xil_pn:name="SR_Flop_Txrdy.v"/>
      <outfile xil_pn:name="Shift_Reg_tf.v"/>
      <outfile xil_pn:name="Shift_Register.v"/>
      <outfile xil_pn:name="Tx_Engine.v"/>
      <outfile xil_pn:name="Tx_Engine_Top.v"/>
      <outfile xil_pn:name="Tx_Engine_Top_tf.v"/>
      <outfile xil_pn:name="Tx_Engine_tf.v"/>
      <outfile xil_pn:name="bit_counter.v"/>
      <outfile xil_pn:name="bit_time_counter.v"/>
      <outfile xil_pn:name="bit_time_counter_tf.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1521562208" xil_pn:in_ck="6107215302144665584" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6938400378652352015" xil_pn:start_ts="1521562202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tx_Engine_tf_beh.prj"/>
      <outfile xil_pn:name="Tx_Engine_tf_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1521585893" xil_pn:in_ck="-2683864102955311331" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2030284548754165836" xil_pn:start_ts="1521585892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tx_Engine_tf_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1521075978" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521075978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4324987969593465646" xil_pn:start_ts="1526287798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8045623520806881606" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7029773327268541172" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287799" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2741882370039051964" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526287809" xil_pn:in_ck="-6473654958587035353" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4071367260470247671" xil_pn:start_ts="1526287799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Load_Reg.lso"/>
      <outfile xil_pn:name="Load_Reg.ngc"/>
      <outfile xil_pn:name="Load_Reg.ngr"/>
      <outfile xil_pn:name="Load_Reg.prj"/>
      <outfile xil_pn:name="Load_Reg.stx"/>
      <outfile xil_pn:name="Load_Reg.syr"/>
      <outfile xil_pn:name="Load_Reg.xst"/>
      <outfile xil_pn:name="Load_Reg_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521090435" xil_pn:in_ck="5210072768927033788" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8825734956995521493" xil_pn:start_ts="1521090435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
