module RF(
    input  [4:0]  rs,      //è¯»æ“ä½œåœ°å?1
    input  [4:0]  rt,
    input  [4:0]  rd,       //å†™æ“ä½œåœ°å?1
    input  [31:0] WD,       //å†™å…¥çš„æ•°æ?
    input         clk,
    input         RFWr,
    output [31:0] RD1,      //è¯»å‡ºçš„æ•°æ?1
    output [31:0] RD2
);
reg [31:0] register [31:0];

integer i;
initial 
begin
    for (i = 0; i < 32; i = i + 1)
    register[i] = 0;
end

always @(posedge clk) 
begin
    if (RFWr)
        register[rd] <= WD;
end

assign RD1 = (rs==0)? 0:register[rs];
assign RD2 = (rt==0)? 0:register[rt];
endmodule