<stg><name>depthwise_conv2d_fix.2</name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="6">
<![CDATA[
:4  %sext_ln4 = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="sext_ln4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="7">
<![CDATA[
:5  %zext_ln40 = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="7">
<![CDATA[
:6  %zext_ln40_1_cast14 = zext i7 %sext_ln4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_1_cast14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="6">
<![CDATA[
:7  %zext_ln48 = zext i6 %output_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="6">
<![CDATA[
:8  %zext_ln48_1_cast = zext i6 %output_width_read to i14

]]></Node>
<StgValue><ssdm name="zext_ln48_1_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6">
<![CDATA[
:9  %empty = trunc i6 %output_width_read to i5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="6">
<![CDATA[
:10  %empty_55 = trunc i6 %output_height_read to i5

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="5">
<![CDATA[
:11  %zext_ln4 = zext i5 %empty_55 to i10

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="5">
<![CDATA[
:12  %zext_ln4_1 = zext i5 %empty to i10

]]></Node>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1

]]></Node>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
:14  %tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15  %icmp_ln33 = icmp eq i5 %empty, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:1  %out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_13, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="5">
<![CDATA[
.preheader5:6  %zext_ln48_1 = zext i5 %out_d_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
.preheader5:7  %zext_ln27 = zext i5 %out_d_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="5">
<![CDATA[
.preheader5:8  %trunc_ln27 = trunc i5 %out_d_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader5:9  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
.preheader5:10  %zext_ln27_1 = zext i7 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:11  %add_ln27 = add i8 %zext_ln27, %zext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:12  %mul_ln40 = mul i9 %zext_ln48_1, %zext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13  %mul_ln48 = mul i9 %zext_ln48_1, %zext_ln48

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:17  %icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:0  %out_d = add i5 1, %out_d_0

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:3  %icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
hls_label_2:7  %zext_ln27_2 = zext i5 %out_d to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="5">
<![CDATA[
hls_label_2:8  %trunc_ln27_1 = trunc i5 %out_d to i4

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_2:9  %shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln27_mid1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2:10  %zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:11  %add_ln27_1 = add i8 %zext_ln27_2, %zext_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_2:12  %select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_1, i8 %add_ln27

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:3  %out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:4  %out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="5">
<![CDATA[
.preheader5:14  %zext_ln40_2_cast = zext i5 %out_h_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln40_2_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:15  %tmp_0_0 = add i9 %zext_ln40_2_cast, %mul_ln40

]]></Node>
<StgValue><ssdm name="tmp_0_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:16  %tmp11 = add i9 %zext_ln40_2_cast, %mul_ln48

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:18  %add_ln23 = add i14 1, %indvar_flatten48

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:19  br i1 %icmp_ln23, label %1, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:4  %select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2:6  %zext_ln48_2 = zext i5 %out_d to i9

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:13  %zext_ln24 = zext i8 %select_ln24_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:14  %kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:15  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:22  %add_ln24_1 = add i8 2, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:27  %add_ln24_2 = add i8 3, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:61  %mul_ln40_1 = mul i9 %zext_ln48_2, %zext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:63  %mul_ln48_1 = mul i9 %zext_ln48_2, %zext_ln48

]]></Node>
<StgValue><ssdm name="mul_ln48_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:67  %icmp_ln33_1 = icmp eq i5 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2:68  %select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1

]]></Node>
<StgValue><ssdm name="select_ln24_7"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:69  %out_h = add i5 1, %select_ln24

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2:70  %empty_57 = or i1 %select_ln24_7, %icmp_ln32

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:71  %out_w_0_mid2 = select i1 %empty_57, i5 0, i5 %out_w_0

]]></Node>
<StgValue><ssdm name="out_w_0_mid2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:172  %add_ln32_1 = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:15  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:17  %add_ln24 = add i8 1, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:23  %zext_ln24_2 = zext i8 %add_ln24_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:24  %kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:25  %kernel_load_2 = load i16* %kernel_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:28  %zext_ln24_3 = zext i8 %add_ln24_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:29  %kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:30  %kernel_load_3 = load i16* %kernel_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:32  %add_ln24_3 = add i8 4, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:62  %select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %mul_ln40

]]></Node>
<StgValue><ssdm name="select_ln24_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:64  %select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %mul_ln48

]]></Node>
<StgValue><ssdm name="select_ln24_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:65  %select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %tmp_0_0

]]></Node>
<StgValue><ssdm name="select_ln24_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:66  %select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %tmp11

]]></Node>
<StgValue><ssdm name="select_ln24_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="5">
<![CDATA[
hls_label_2:72  %zext_ln40_2_cast_mid = zext i5 %out_h to i9

]]></Node>
<StgValue><ssdm name="zext_ln40_2_cast_mid"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:73  %tmp_0_0_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_3

]]></Node>
<StgValue><ssdm name="tmp_0_0_mid1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:74  %tmp10_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5

]]></Node>
<StgValue><ssdm name="tmp10_0_0_mid2_v_v"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:77  %tmp10_1_0_mid2_v_v = add i9 1, %tmp10_0_0_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp10_1_0_mid2_v_v"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="select_ln24_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:83  %tmp11_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_4

]]></Node>
<StgValue><ssdm name="tmp11_mid1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2:84  %tmp12_mid2_v_v = select i1 %select_ln24_7, i9 %tmp11_mid1, i9 %select_ln24_6

]]></Node>
<StgValue><ssdm name="tmp12_mid2_v_v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:18  %zext_ln24_1 = zext i8 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:19  %kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:20  %kernel_load_1 = load i16* %kernel_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:25  %kernel_load_2 = load i16* %kernel_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:30  %kernel_load_3 = load i16* %kernel_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:33  %zext_ln24_4 = zext i8 %add_ln24_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:34  %kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:35  %kernel_load_4 = load i16* %kernel_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:37  %add_ln24_4 = add i8 5, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:42  %add_ln24_5 = add i8 6, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:75  %tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp10_0_0_mid2_v"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:76  %tmp10_0_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp10_0_0_mid2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:78  %tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp10_1_0_mid2_v"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:79  %tmp10_1_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp10_1_0_mid2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:80  %tmp10_2_0_mid2_v_v = add i9 2, %tmp10_0_0_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp10_2_0_mid2_v_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:20  %kernel_load_1 = load i16* %kernel_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:35  %kernel_load_4 = load i16* %kernel_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:38  %zext_ln24_5 = zext i8 %add_ln24_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:39  %kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:40  %kernel_load_5 = load i16* %kernel_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:43  %zext_ln24_6 = zext i8 %add_ln24_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:44  %kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:45  %kernel_load_6 = load i16* %kernel_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:47  %add_ln24_6 = add i8 7, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:52  %add_ln24_7 = add i8 8, %select_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:57  %select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:81  %tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp10_2_0_mid2_v"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:82  %tmp10_2_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v

]]></Node>
<StgValue><ssdm name="tmp10_2_0_mid2"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="5">
<![CDATA[
hls_label_2:90  %zext_ln40_1 = zext i5 %out_w_0_mid2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:91  %add_ln40 = add i14 %zext_ln40_1, %tmp10_0_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:107  %add_ln40_3 = add i5 2, %out_w_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="5">
<![CDATA[
hls_label_2:108  %zext_ln40_5 = zext i5 %add_ln40_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:109  %add_ln40_4 = add i14 %tmp10_0_0_mid2, %zext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_2:173  %select_ln32_13 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:40  %kernel_load_5 = load i16* %kernel_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:45  %kernel_load_6 = load i16* %kernel_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:48  %zext_ln24_7 = zext i8 %add_ln24_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:49  %kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:50  %kernel_load_7 = load i16* %kernel_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:53  %zext_ln24_8 = zext i8 %add_ln24_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_8"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:54  %kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:55  %kernel_load_8 = load i16* %kernel_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:87  %select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:92  %zext_ln40_2 = zext i14 %add_ln40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:93  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:94  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:98  %out_w = add i5 1, %out_w_0_mid2

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="5">
<![CDATA[
hls_label_2:99  %zext_ln40_3 = zext i5 %out_w to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:100  %add_ln40_2 = add i14 %tmp10_0_0_mid2, %zext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:110  %zext_ln40_6 = zext i14 %add_ln40_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:111  %input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:112  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:116  %add_ln40_5 = add i14 %zext_ln40_1, %tmp10_1_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:50  %kernel_load_7 = load i16* %kernel_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
hls_label_2:55  %kernel_load_8 = load i16* %kernel_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:58  %zext_ln24_9 = zext i5 %select_ln24_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_9"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:59  %bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
hls_label_2:60  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:85  %tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp12_mid2_v"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:86  %tmp12_mid2 = mul i14 %zext_ln48_1_cast, %tmp12_mid2_v

]]></Node>
<StgValue><ssdm name="tmp12_mid2"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:94  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:101  %zext_ln40_4 = zext i14 %add_ln40_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:102  %input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:103  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:112  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:117  %zext_ln40_7 = zext i14 %add_ln40_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:118  %input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:119  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:123  %add_ln40_6 = add i14 %tmp10_1_0_mid2, %zext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:130  %add_ln40_7 = add i14 %tmp10_1_0_mid2, %zext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:137  %add_ln40_8 = add i14 %zext_ln40_1, %tmp10_2_0_mid2

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:144  %add_ln40_9 = add i14 %tmp10_2_0_mid2, %zext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:151  %add_ln40_10 = add i14 %tmp10_2_0_mid2, %zext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:167  %add_ln48 = add i14 %zext_ln40_1, %tmp12_mid2

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:16  %sext_ln24 = sext i16 %kernel_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:26  %sext_ln24_2 = sext i16 %kernel_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
hls_label_2:60  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:95  %sext_ln40 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:96  %mul_ln40_2 = mul i30 %sext_ln40, %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:103  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:113  %sext_ln40_2 = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:114  %mul_ln40_4 = mul i30 %sext_ln40_2, %sext_ln24_2

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:119  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:124  %zext_ln40_8 = zext i14 %add_ln40_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:125  %input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:126  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:131  %zext_ln40_9 = zext i14 %add_ln40_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:132  %input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:133  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:21  %sext_ln24_1 = sext i16 %kernel_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:31  %sext_ln24_3 = sext i16 %kernel_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_3"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:97  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:104  %sext_ln40_1 = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:105  %mul_ln40_3 = mul i30 %sext_ln40_1, %sext_ln24_1

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:115  %trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:120  %sext_ln40_3 = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:121  %mul_ln40_5 = mul i30 %sext_ln40_3, %sext_ln24_3

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:126  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:133  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:138  %zext_ln40_10 = zext i14 %add_ln40_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:139  %input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:140  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:145  %zext_ln40_11 = zext i14 %add_ln40_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:146  %input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:147  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:158  %add_ln48_1 = add i16 %trunc_ln, %bias_load

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:36  %sext_ln24_4 = sext i16 %kernel_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_4"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:41  %sext_ln24_5 = sext i16 %kernel_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_5"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:106  %trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_s"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:122  %trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_2"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:127  %sext_ln40_4 = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:128  %mul_ln40_6 = mul i30 %sext_ln40_4, %sext_ln24_4

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:134  %sext_ln40_5 = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:135  %mul_ln40_7 = mul i30 %sext_ln40_5, %sext_ln24_5

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:140  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:147  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:152  %zext_ln40_12 = zext i14 %add_ln40_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:153  %input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_12

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:154  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:159  %add_ln48_2 = add i16 %trunc_ln48_2, %trunc_ln48_1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:46  %sext_ln24_6 = sext i16 %kernel_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_6"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:51  %sext_ln24_7 = sext i16 %kernel_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_7"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:129  %trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_3"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:136  %trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_4"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:141  %sext_ln40_6 = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:142  %mul_ln40_8 = mul i30 %sext_ln40_6, %sext_ln24_6

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:148  %sext_ln40_7 = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:149  %mul_ln40_9 = mul i30 %sext_ln40_7, %sext_ln24_7

]]></Node>
<StgValue><ssdm name="mul_ln40_9"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:154  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:160  %add_ln48_3 = add i16 %trunc_ln48_s, %add_ln48_2

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:161  %add_ln48_4 = add i16 %add_ln48_1, %add_ln48_3

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:162  %add_ln48_5 = add i16 %trunc_ln48_4, %trunc_ln48_3

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:56  %sext_ln24_8 = sext i16 %kernel_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln24_8"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:143  %trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_5"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:150  %trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_6"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="30" op_0_bw="16">
<![CDATA[
hls_label_2:155  %sext_ln40_8 = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_2:156  %mul_ln40_10 = mul i30 %sext_ln40_8, %sext_ln24_8

]]></Node>
<StgValue><ssdm name="mul_ln40_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:157  %trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln48_7"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:163  %add_ln48_6 = add i16 %trunc_ln48_7, %trunc_ln48_6

]]></Node>
<StgValue><ssdm name="add_ln48_6"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:164  %add_ln48_7 = add i16 %trunc_ln48_5, %add_ln48_6

]]></Node>
<StgValue><ssdm name="add_ln48_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="237" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:165  %add_ln48_8 = add i16 %add_ln48_5, %add_ln48_7

]]></Node>
<StgValue><ssdm name="add_ln48_8"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:166  %add_ln48_9 = add i16 %add_ln48_4, %add_ln48_8

]]></Node>
<StgValue><ssdm name="add_ln48_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:88  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str430)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:89  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:168  %zext_ln48_3 = zext i14 %add_ln48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:169  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
hls_label_2:170  store i16 %add_ln48_9, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:171  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str430, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:174  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
