output: generated/timer.hpp

namespaces:
  - namespace:
      name: "mei::registers"
      registers:
        # Counter-timer Physical Timer Control register - EL0
        # Control register for the EL1 physical timer.
        - register:
            name: CNTP_CTL_EL0
            type: u64
            fields:
              # The status of the timer. This bit indicates whether the timer condition is met:
              #
              # 0 Timer condition is not met.
              # 1 Timer condition is met.
              #
              # When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is
              # met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is
              # 1 and the value of IMASK is 0 then the timer interrupt is asserted.
              #
              # When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN.
              #
              # This bit is read-only.
              - ISTATUS: 2,1

              # Timer interrupt mask bit. Permitted values are:
              #
              # 0 Timer interrupt is not masked by the IMASK bit.
              # 1 Timer interrupt is masked by the IMASK bit.
              - IMASK: 1,1

              # Enables the timer. Permitted values are:
              #
              # 0 Timer disabled.
              # 1 Timer enabled.
              - ENABLE: 0,1

          # Counter-timer Physical Timer TimerValue register - EL0
          # Holds the timer value for the EL1 physical timer.
        - register:
            name: CNTP_TVAL_EL0
            type: u64
            fields:
              - TVAL: 0, 64
