Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 17 10:35:22 2019
| Host         : DESKTOP-JG260B6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_tx_control_sets_placed.rpt
| Design       : uart_tx
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              | FSM_onehot_state[1]_i_2_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | FSM_onehot_state[10]_i_1_n_0 | FSM_onehot_state[1]_i_2_n_0 |                2 |             18 |
|  clk_IBUF_BUFG | bit_timer[15]_i_1_n_0        | FSM_onehot_state[1]_i_2_n_0 |                5 |             34 |
+----------------+------------------------------+-----------------------------+------------------+----------------+


