
image.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <__start>:
    8000:	e3a00000 	mov	r0, #0
    8004:	e3a01000 	mov	r1, #0
    8008:	e3a02000 	mov	r2, #0
    800c:	e3a03000 	mov	r3, #0
    8010:	e3a04000 	mov	r4, #0
    8014:	e3a05000 	mov	r5, #0
    8018:	e3a06000 	mov	r6, #0
    801c:	e3a07000 	mov	r7, #0
    8020:	e3a08000 	mov	r8, #0
    8024:	e3a09000 	mov	r9, #0
    8028:	e3a0a000 	mov	sl, #0
    802c:	e3a0b000 	mov	fp, #0
    8030:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    8034:	e3800004 	orr	r0, r0, #4
    8038:	e3800b02 	orr	r0, r0, #2048	; 0x800
    803c:	e3800a01 	orr	r0, r0, #4096	; 0x1000
    8040:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
    8044:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
    8048:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    804c:	e2800503 	add	r0, r0, #12582912	; 0xc00000
    8050:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
    8054:	e3a00101 	mov	r0, #1073741824	; 0x40000000
    8058:	eee80a10 	vmsr	fpexc, r0
    805c:	ee100fb0 	mrc	15, 0, r0, cr0, cr0, {5}
    8060:	e3500003 	cmp	r0, #3
    8064:	0a00000b 	beq	8098 <_looping>
    8068:	e3500002 	cmp	r0, #2
    806c:	0a000009 	beq	8098 <_looping>
    8070:	e3500001 	cmp	r0, #1
    8074:	0a000003 	beq	8088 <_core1_boot>
    8078:	e3a0d902 	mov	sp, #32768	; 0x8000
    807c:	e3a000d3 	mov	r0, #211	; 0xd3
    8080:	e129f000 	msr	CPSR_fc, r0
    8084:	ea000887 	b	a2a8 <main>

00008088 <_core1_boot>:
    8088:	e3a0d901 	mov	sp, #16384	; 0x4000
    808c:	e3a000d3 	mov	r0, #211	; 0xd3
    8090:	e129f000 	msr	CPSR_fc, r0
    8094:	ea000083 	b	82a8 <core1_update>

00008098 <_looping>:
    8098:	eafffffe 	b	8098 <_looping>

0000809c <DataMemoryBarrierAll>:
    809c:	e3a00000 	mov	r0, #0
    80a0:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
    80a4:	ee070f1a 	mcr	15, 0, r0, cr7, cr10, {0}
    80a8:	ee070f1e 	mcr	15, 0, r0, cr7, cr14, {0}
    80ac:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
    80b0:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
    80b4:	e1a0f00e 	mov	pc, lr

000080b8 <MemoryBarrier>:
    80b8:	ee07cf15 	mcr	15, 0, ip, cr7, cr5, {0}
    80bc:	ee07cfd5 	mcr	15, 0, ip, cr7, cr5, {6}
    80c0:	ee07cf9a 	mcr	15, 0, ip, cr7, cr10, {4}
    80c4:	ee07cf95 	mcr	15, 0, ip, cr7, cr5, {4}
    80c8:	e1a0f00e 	mov	pc, lr

000080cc <SetupCache>:
    80cc:	e3a00000 	mov	r0, #0
    80d0:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
    80d4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
    80d8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    80dc:	e59f104c 	ldr	r1, [pc, #76]	; 8130 <reset_jump+0x14>
    80e0:	e1800001 	orr	r0, r0, r1
    80e4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
    80e8:	e1a0f00e 	mov	pc, lr

000080ec <DiscardDataCache>:
    80ec:	e3a00000 	mov	r0, #0
    80f0:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
    80f4:	e1a0f00e 	mov	pc, lr

000080f8 <DataMemoryBarrier>:
    80f8:	e3a00000 	mov	r0, #0
    80fc:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
    8100:	e1a0f00e 	mov	pc, lr

00008104 <DataSyncBarrier>:
    8104:	e3a00000 	mov	r0, #0
    8108:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
    810c:	e1a0f00e 	mov	pc, lr

00008110 <FlushCache>:
    8110:	e3a00000 	mov	r0, #0
    8114:	ee070f1a 	mcr	15, 0, r0, cr7, cr10, {0}
    8118:	e1a0f00e 	mov	pc, lr

0000811c <reset_jump>:
    811c:	e3a01000 	mov	r1, #0
    8120:	e3a02000 	mov	r2, #0
    8124:	e3a03000 	mov	r3, #0
    8128:	e3a04000 	mov	r4, #0
    812c:	e1a0f000 	mov	pc, r0
    8130:	00001004 	andeq	r1, r0, r4

00008134 <func_command>:
    8134:	e92d4010 	push	{r4, lr}
    8138:	e1a04000 	mov	r4, r0
    813c:	e5d03000 	ldrb	r3, [r0]
    8140:	e20330df 	and	r3, r3, #223	; 0xdf
    8144:	e3530044 	cmp	r3, #68	; 0x44
    8148:	02802001 	addeq	r2, r0, #1
    814c:	03a00000 	moveq	r0, #0
    8150:	1a000014 	bne	81a8 <func_command+0x74>
    8154:	e5d23000 	ldrb	r3, [r2]
    8158:	e1a04002 	mov	r4, r2
    815c:	e2822001 	add	r2, r2, #1
    8160:	e3530000 	cmp	r3, #0
    8164:	0a00000d 	beq	81a0 <func_command+0x6c>
    8168:	e1a00200 	lsl	r0, r0, #4
    816c:	e2431030 	sub	r1, r3, #48	; 0x30
    8170:	e3510009 	cmp	r1, #9
    8174:	e2431041 	sub	r1, r3, #65	; 0x41
    8178:	92400030 	subls	r0, r0, #48	; 0x30
    817c:	90830000 	addls	r0, r3, r0
    8180:	e3510005 	cmp	r1, #5
    8184:	92431037 	subls	r1, r3, #55	; 0x37
    8188:	90800001 	addls	r0, r0, r1
    818c:	e2431061 	sub	r1, r3, #97	; 0x61
    8190:	e3510005 	cmp	r1, #5
    8194:	92433057 	subls	r3, r3, #87	; 0x57
    8198:	90800003 	addls	r0, r0, r3
    819c:	eaffffec 	b	8154 <func_command+0x20>
    81a0:	e3a01a01 	mov	r1, #4096	; 0x1000
    81a4:	eb000652 	bl	9af4 <uart_bytedump>
    81a8:	e5d43000 	ldrb	r3, [r4]
    81ac:	e20330df 	and	r3, r3, #223	; 0xdf
    81b0:	e3530057 	cmp	r3, #87	; 0x57
    81b4:	03a00000 	moveq	r0, #0
    81b8:	0a000000 	beq	81c0 <func_command+0x8c>
    81bc:	e8bd8010 	pop	{r4, pc}
    81c0:	e5f43001 	ldrb	r3, [r4, #1]!
    81c4:	e3530000 	cmp	r3, #0
    81c8:	0a00000d 	beq	8204 <func_command+0xd0>
    81cc:	e1a00200 	lsl	r0, r0, #4
    81d0:	e2432030 	sub	r2, r3, #48	; 0x30
    81d4:	e6ef1072 	uxtb	r1, r2
    81d8:	e3510009 	cmp	r1, #9
    81dc:	90800002 	addls	r0, r0, r2
    81e0:	e2432041 	sub	r2, r3, #65	; 0x41
    81e4:	e3520005 	cmp	r2, #5
    81e8:	92432037 	subls	r2, r3, #55	; 0x37
    81ec:	90800002 	addls	r0, r0, r2
    81f0:	e2432061 	sub	r2, r3, #97	; 0x61
    81f4:	e3520005 	cmp	r2, #5
    81f8:	92433057 	subls	r3, r3, #87	; 0x57
    81fc:	90800003 	addls	r0, r0, r3
    8200:	eaffffee 	b	81c0 <func_command+0x8c>
    8204:	e3a01a01 	mov	r1, #4096	; 0x1000
    8208:	e8bd4010 	pop	{r4, lr}
    820c:	ea00061c 	b	9a84 <uart_dump>

00008210 <console_reset>:
    8210:	e92d4010 	push	{r4, lr}
    8214:	e3a02c01 	mov	r2, #256	; 0x100
    8218:	e59f4014 	ldr	r4, [pc, #20]	; 8234 <console_reset+0x24>
    821c:	e3a01000 	mov	r1, #0
    8220:	e1a00004 	mov	r0, r4
    8224:	eb000737 	bl	9f08 <memset_t>
    8228:	e3a03000 	mov	r3, #0
    822c:	e5c43100 	strb	r3, [r4, #256]	; 0x100
    8230:	e8bd8010 	pop	{r4, pc}
    8234:	0001d000 	andeq	sp, r1, r0

00008238 <console_update>:
    8238:	e92d4070 	push	{r4, r5, r6, lr}
    823c:	e1a05000 	mov	r5, r0
    8240:	eb0005e9 	bl	99ec <uart_getc>
    8244:	e2504000 	subs	r4, r0, #0
    8248:	08bd8070 	popeq	{r4, r5, r6, pc}
    824c:	e354000d 	cmp	r4, #13
    8250:	1a000004 	bne	8268 <console_update+0x30>
    8254:	e3a04000 	mov	r4, #0
    8258:	eb0005db 	bl	99cc <uart_putc>
    825c:	e3a0000a 	mov	r0, #10
    8260:	eb0005d9 	bl	99cc <uart_putc>
    8264:	ea000000 	b	826c <console_update+0x34>
    8268:	eb0005d7 	bl	99cc <uart_putc>
    826c:	e59f0030 	ldr	r0, [pc, #48]	; 82a4 <console_update+0x6c>
    8270:	e3550000 	cmp	r5, #0
    8274:	e5d03100 	ldrb	r3, [r0, #256]	; 0x100
    8278:	e7c04003 	strb	r4, [r0, r3]
    827c:	e2833001 	add	r3, r3, #1
    8280:	e16f4f14 	clz	r4, r4
    8284:	e5c03100 	strb	r3, [r0, #256]	; 0x100
    8288:	e1a042a4 	lsr	r4, r4, #5
    828c:	03a04000 	moveq	r4, #0
    8290:	e3540000 	cmp	r4, #0
    8294:	08bd8070 	popeq	{r4, r5, r6, pc}
    8298:	e12fff35 	blx	r5
    829c:	e8bd4070 	pop	{r4, r5, r6, lr}
    82a0:	eaffffda 	b	8210 <console_reset>
    82a4:	0001d000 	andeq	sp, r1, r0

000082a8 <core1_update>:
    82a8:	e92d4010 	push	{r4, lr}
    82ac:	eb0005af 	bl	9970 <uart_init>
    82b0:	e59f0014 	ldr	r0, [pc, #20]	; 82cc <core1_update+0x24>
    82b4:	eb0005d3 	bl	9a08 <uart_puts>
    82b8:	e3a00601 	mov	r0, #1048576	; 0x100000
    82bc:	eb000707 	bl	9ee0 <usleep>
    82c0:	e59f0008 	ldr	r0, [pc, #8]	; 82d0 <core1_update+0x28>
    82c4:	ebffffdb 	bl	8238 <console_update>
    82c8:	eafffffc 	b	82c0 <core1_update+0x18>
    82cc:	0001b000 	andeq	fp, r1, r0
    82d0:	00008134 	andeq	r8, r0, r4, lsr r1

000082d4 <dispDiag>:
    82d4:	e92d4070 	push	{r4, r5, r6, lr}
    82d8:	e3a045ff 	mov	r4, #1069547520	; 0x3fc00000
    82dc:	e3a02002 	mov	r2, #2
    82e0:	e3a01000 	mov	r1, #0
    82e4:	e1a05000 	mov	r5, r0
    82e8:	e5940100 	ldr	r0, [r4, #256]	; 0x100
    82ec:	eb00065b 	bl	9c60 <draw_dword>
    82f0:	e5940104 	ldr	r0, [r4, #260]	; 0x104
    82f4:	e3a02003 	mov	r2, #3
    82f8:	e3a01000 	mov	r1, #0
    82fc:	eb000657 	bl	9c60 <draw_dword>
    8300:	e5940f20 	ldr	r0, [r4, #3872]	; 0xf20
    8304:	e3a02004 	mov	r2, #4
    8308:	e3a01000 	mov	r1, #0
    830c:	eb000653 	bl	9c60 <draw_dword>
    8310:	e5940134 	ldr	r0, [r4, #308]	; 0x134
    8314:	e3a02006 	mov	r2, #6
    8318:	e3a01000 	mov	r1, #0
    831c:	eb00064f 	bl	9c60 <draw_dword>
    8320:	e5940138 	ldr	r0, [r4, #312]	; 0x138
    8324:	e3a02007 	mov	r2, #7
    8328:	e3a01000 	mov	r1, #0
    832c:	eb00064b 	bl	9c60 <draw_dword>
    8330:	e5940130 	ldr	r0, [r4, #304]	; 0x130
    8334:	e3a02008 	mov	r2, #8
    8338:	e3a01000 	mov	r1, #0
    833c:	eb000647 	bl	9c60 <draw_dword>
    8340:	e5940f04 	ldr	r0, [r4, #3844]	; 0xf04
    8344:	e3a02009 	mov	r2, #9
    8348:	e3a01000 	mov	r1, #0
    834c:	eb000643 	bl	9c60 <draw_dword>
    8350:	e5940030 	ldr	r0, [r4, #48]	; 0x30
    8354:	e3a0200a 	mov	r2, #10
    8358:	e3a01000 	mov	r1, #0
    835c:	eb00063f 	bl	9c60 <draw_dword>
    8360:	e5940500 	ldr	r0, [r4, #1280]	; 0x500
    8364:	e3a0200b 	mov	r2, #11
    8368:	e3a01000 	mov	r1, #0
    836c:	eb00063b 	bl	9c60 <draw_dword>
    8370:	e594030c 	ldr	r0, [r4, #780]	; 0x30c
    8374:	e3a0200c 	mov	r2, #12
    8378:	e3a01000 	mov	r1, #0
    837c:	eb000637 	bl	9c60 <draw_dword>
    8380:	e5940308 	ldr	r0, [r4, #776]	; 0x308
    8384:	e3a0200d 	mov	r2, #13
    8388:	e3a01000 	mov	r1, #0
    838c:	eb000633 	bl	9c60 <draw_dword>
    8390:	e5940304 	ldr	r0, [r4, #772]	; 0x304
    8394:	e3a0200e 	mov	r2, #14
    8398:	e3a01000 	mov	r1, #0
    839c:	eb00062f 	bl	9c60 <draw_dword>
    83a0:	e5940008 	ldr	r0, [r4, #8]
    83a4:	e244489f 	sub	r4, r4, #10420224	; 0x9f0000
    83a8:	e2444a0f 	sub	r4, r4, #61440	; 0xf000
    83ac:	e3a0200f 	mov	r2, #15
    83b0:	e3a01000 	mov	r1, #0
    83b4:	eb000629 	bl	9c60 <draw_dword>
    83b8:	e5940000 	ldr	r0, [r4]
    83bc:	e3a02010 	mov	r2, #16
    83c0:	e3a01000 	mov	r1, #0
    83c4:	eb000625 	bl	9c60 <draw_dword>
    83c8:	e5940018 	ldr	r0, [r4, #24]
    83cc:	e3a02011 	mov	r2, #17
    83d0:	e3a01000 	mov	r1, #0
    83d4:	e3a04000 	mov	r4, #0
    83d8:	eb000620 	bl	9c60 <draw_dword>
    83dc:	e7950104 	ldr	r0, [r5, r4, lsl #2]
    83e0:	e1a02004 	mov	r2, r4
    83e4:	e3a0101b 	mov	r1, #27
    83e8:	e2844001 	add	r4, r4, #1
    83ec:	eb00061b 	bl	9c60 <draw_dword>
    83f0:	e3540018 	cmp	r4, #24
    83f4:	1afffff8 	bne	83dc <dispDiag+0x108>
    83f8:	e8bd8070 	pop	{r4, r5, r6, pc}

000083fc <uartDiag>:
    83fc:	e92d4070 	push	{r4, r5, r6, lr}
    8400:	e3a045ff 	mov	r4, #1069547520	; 0x3fc00000
    8404:	e59f50ac 	ldr	r5, [pc, #172]	; 84b8 <uartDiag+0xbc>
    8408:	e1a00005 	mov	r0, r5
    840c:	eb00057d 	bl	9a08 <uart_puts>
    8410:	e5941100 	ldr	r1, [r4, #256]	; 0x100
    8414:	e59f00a0 	ldr	r0, [pc, #160]	; 84bc <uartDiag+0xc0>
    8418:	eb000587 	bl	9a3c <uart_debug_puts>
    841c:	e5941104 	ldr	r1, [r4, #260]	; 0x104
    8420:	e59f0098 	ldr	r0, [pc, #152]	; 84c0 <uartDiag+0xc4>
    8424:	eb000584 	bl	9a3c <uart_debug_puts>
    8428:	e5941f20 	ldr	r1, [r4, #3872]	; 0xf20
    842c:	e59f0090 	ldr	r0, [pc, #144]	; 84c4 <uartDiag+0xc8>
    8430:	eb000581 	bl	9a3c <uart_debug_puts>
    8434:	e5941134 	ldr	r1, [r4, #308]	; 0x134
    8438:	e59f0088 	ldr	r0, [pc, #136]	; 84c8 <uartDiag+0xcc>
    843c:	eb00057e 	bl	9a3c <uart_debug_puts>
    8440:	e5941138 	ldr	r1, [r4, #312]	; 0x138
    8444:	e59f0080 	ldr	r0, [pc, #128]	; 84cc <uartDiag+0xd0>
    8448:	eb00057b 	bl	9a3c <uart_debug_puts>
    844c:	e5941130 	ldr	r1, [r4, #304]	; 0x130
    8450:	e59f0078 	ldr	r0, [pc, #120]	; 84d0 <uartDiag+0xd4>
    8454:	eb000578 	bl	9a3c <uart_debug_puts>
    8458:	e5941f04 	ldr	r1, [r4, #3844]	; 0xf04
    845c:	e59f0070 	ldr	r0, [pc, #112]	; 84d4 <uartDiag+0xd8>
    8460:	eb000575 	bl	9a3c <uart_debug_puts>
    8464:	e5941030 	ldr	r1, [r4, #48]	; 0x30
    8468:	e59f0068 	ldr	r0, [pc, #104]	; 84d8 <uartDiag+0xdc>
    846c:	eb000572 	bl	9a3c <uart_debug_puts>
    8470:	e5941500 	ldr	r1, [r4, #1280]	; 0x500
    8474:	e59f0060 	ldr	r0, [pc, #96]	; 84dc <uartDiag+0xe0>
    8478:	eb00056f 	bl	9a3c <uart_debug_puts>
    847c:	e594130c 	ldr	r1, [r4, #780]	; 0x30c
    8480:	e59f0058 	ldr	r0, [pc, #88]	; 84e0 <uartDiag+0xe4>
    8484:	eb00056c 	bl	9a3c <uart_debug_puts>
    8488:	e5941308 	ldr	r1, [r4, #776]	; 0x308
    848c:	e59f0050 	ldr	r0, [pc, #80]	; 84e4 <uartDiag+0xe8>
    8490:	eb000569 	bl	9a3c <uart_debug_puts>
    8494:	e5941304 	ldr	r1, [r4, #772]	; 0x304
    8498:	e59f0048 	ldr	r0, [pc, #72]	; 84e8 <uartDiag+0xec>
    849c:	eb000566 	bl	9a3c <uart_debug_puts>
    84a0:	e5941008 	ldr	r1, [r4, #8]
    84a4:	e59f0040 	ldr	r0, [pc, #64]	; 84ec <uartDiag+0xf0>
    84a8:	eb000563 	bl	9a3c <uart_debug_puts>
    84ac:	e1a00005 	mov	r0, r5
    84b0:	e8bd4070 	pop	{r4, r5, r6, lr}
    84b4:	ea000553 	b	9a08 <uart_puts>
    84b8:	0001b00d 	andeq	fp, r1, sp
    84bc:	0001b045 	andeq	fp, r1, r5, asr #32
    84c0:	0001b05e 	andeq	fp, r1, lr, asr r0
    84c4:	0001b077 	andeq	fp, r1, r7, ror r0
    84c8:	0001b090 	muleq	r1, r0, r0
    84cc:	0001b0a9 	andeq	fp, r1, r9, lsr #1
    84d0:	0001b0c2 	andeq	fp, r1, r2, asr #1
    84d4:	0001b0db 	ldrdeq	fp, [r1], -fp	; <UNPREDICTABLE>
    84d8:	0001b0f4 	strdeq	fp, [r1], -r4
    84dc:	0001b10d 	andeq	fp, r1, sp, lsl #2
    84e0:	0001b126 	andeq	fp, r1, r6, lsr #2
    84e4:	0001b13f 	andeq	fp, r1, pc, lsr r1
    84e8:	0001b158 	andeq	fp, r1, r8, asr r1
    84ec:	0001b171 	andeq	fp, r1, r1, ror r1

000084f0 <get_fontdata16x16>:
    84f0:	e59f0000 	ldr	r0, [pc]	; 84f8 <get_fontdata16x16+0x8>
    84f4:	e12fff1e 	bx	lr
    84f8:	0000b000 	andeq	fp, r0, r0

000084fc <disp_wakeup_v3d>:
    84fc:	e92d4070 	push	{r4, r5, r6, lr}
    8500:	e3a04583 	mov	r4, #549453824	; 0x20c00000
    8504:	e59f6054 	ldr	r6, [pc, #84]	; 8560 <disp_wakeup_v3d+0x64>
    8508:	e3a05000 	mov	r5, #0
    850c:	e5940000 	ldr	r0, [r4]
    8510:	e1a02005 	mov	r2, r5
    8514:	e3a01000 	mov	r1, #0
    8518:	e2844010 	add	r4, r4, #16
    851c:	eb0005cf 	bl	9c60 <draw_dword>
    8520:	e514000c 	ldr	r0, [r4, #-12]
    8524:	e1a02005 	mov	r2, r5
    8528:	e3a01009 	mov	r1, #9
    852c:	eb0005cb 	bl	9c60 <draw_dword>
    8530:	e5140008 	ldr	r0, [r4, #-8]
    8534:	e1a02005 	mov	r2, r5
    8538:	e3a01012 	mov	r1, #18
    853c:	eb0005c7 	bl	9c60 <draw_dword>
    8540:	e5140004 	ldr	r0, [r4, #-4]
    8544:	e1a02005 	mov	r2, r5
    8548:	e3a0101b 	mov	r1, #27
    854c:	e2855001 	add	r5, r5, #1
    8550:	eb0005c2 	bl	9c60 <draw_dword>
    8554:	e1540006 	cmp	r4, r6
    8558:	1affffeb 	bne	850c <disp_wakeup_v3d+0x10>
    855c:	e8bd8070 	pop	{r4, r5, r6, pc}
    8560:	20c001d0 	ldrdcs	r0, [r0], #16

00008564 <output_enable_status_led>:
    8564:	e59f300c 	ldr	r3, [pc, #12]	; 8578 <output_enable_status_led+0x14>
    8568:	e3a02602 	mov	r2, #2097152	; 0x200000
    856c:	e3a00ffa 	mov	r0, #1000	; 0x3e8
    8570:	e5832010 	str	r2, [r3, #16]
    8574:	ea000659 	b	9ee0 <usleep>
    8578:	3f200000 	svccc	0x00200000

0000857c <_hald_led>:
    857c:	e59f502c 	ldr	r5, [pc, #44]	; 85b0 <_hald_led+0x34>
    8580:	e3a06902 	mov	r6, #32768	; 0x8000
    8584:	e92d4080 	push	{r7, lr}
    8588:	e1a07006 	mov	r7, r6
    858c:	e1a04000 	mov	r4, r0
    8590:	ebfffff3 	bl	8564 <output_enable_status_led>
    8594:	e5857020 	str	r7, [r5, #32]
    8598:	e1a00004 	mov	r0, r4
    859c:	eb00064f 	bl	9ee0 <usleep>
    85a0:	e585602c 	str	r6, [r5, #44]	; 0x2c
    85a4:	e1a00004 	mov	r0, r4
    85a8:	eb00064c 	bl	9ee0 <usleep>
    85ac:	eafffff8 	b	8594 <_hald_led+0x18>
    85b0:	3f200000 	svccc	0x00200000

000085b4 <halt_led0>:
    85b4:	e92d4010 	push	{r4, lr}
    85b8:	e30c0350 	movw	r0, #50000	; 0xc350
    85bc:	ebffffee 	bl	857c <_hald_led>

000085c0 <halt_led1>:
    85c0:	e92d4010 	push	{r4, lr}
    85c4:	e59f0000 	ldr	r0, [pc]	; 85cc <halt_led1+0xc>
    85c8:	ebffffeb 	bl	857c <_hald_led>
    85cc:	000aae60 	andeq	sl, sl, r0, ror #28

000085d0 <on_status_led>:
    85d0:	e92d4010 	push	{r4, lr}
    85d4:	ebffffe2 	bl	8564 <output_enable_status_led>
    85d8:	e59f3008 	ldr	r3, [pc, #8]	; 85e8 <on_status_led+0x18>
    85dc:	e3a02902 	mov	r2, #32768	; 0x8000
    85e0:	e583202c 	str	r2, [r3, #44]	; 0x2c
    85e4:	e8bd8010 	pop	{r4, pc}
    85e8:	3f200000 	svccc	0x00200000

000085ec <off_status_led>:
    85ec:	e92d4010 	push	{r4, lr}
    85f0:	ebffffdb 	bl	8564 <output_enable_status_led>
    85f4:	e59f3008 	ldr	r3, [pc, #8]	; 8604 <off_status_led+0x18>
    85f8:	e3a02902 	mov	r2, #32768	; 0x8000
    85fc:	e5832020 	str	r2, [r3, #32]
    8600:	e8bd8010 	pop	{r4, pc}
    8604:	3f200000 	svccc	0x00200000

00008608 <mark_status_led>:
    8608:	e92d4070 	push	{r4, r5, r6, lr}
    860c:	e3a0400b 	mov	r4, #11
    8610:	e59f502c 	ldr	r5, [pc, #44]	; 8644 <mark_status_led+0x3c>
    8614:	e3a06902 	mov	r6, #32768	; 0x8000
    8618:	ebffffd1 	bl	8564 <output_enable_status_led>
    861c:	e2544001 	subs	r4, r4, #1
    8620:	0a000006 	beq	8640 <mark_status_led+0x38>
    8624:	e5856020 	str	r6, [r5, #32]
    8628:	e59f0018 	ldr	r0, [pc, #24]	; 8648 <mark_status_led+0x40>
    862c:	eb00062b 	bl	9ee0 <usleep>
    8630:	e585602c 	str	r6, [r5, #44]	; 0x2c
    8634:	e59f000c 	ldr	r0, [pc, #12]	; 8648 <mark_status_led+0x40>
    8638:	eb000628 	bl	9ee0 <usleep>
    863c:	eafffff6 	b	861c <mark_status_led+0x14>
    8640:	e8bd8070 	pop	{r4, r5, r6, pc}
    8644:	3f200000 	svccc	0x00200000
    8648:	000186a0 	andeq	r8, r1, r0, lsr #13

0000864c <ArmToVc>:
    864c:	e2800103 	add	r0, r0, #-1073741824	; 0xc0000000
    8650:	e12fff1e 	bx	lr

00008654 <VcToArm>:
    8654:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
    8658:	e12fff1e 	bx	lr

0000865c <mailbox_fb_getaddr>:
    865c:	e59f0000 	ldr	r0, [pc]	; 8664 <mailbox_fb_getaddr+0x8>
    8660:	e12fff1e 	bx	lr
    8664:	0001d200 	andeq	sp, r1, r0, lsl #4

00008668 <mailbox_read>:
    8668:	e92d40f7 	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    866c:	e3a03000 	mov	r3, #0
    8670:	e59f506c 	ldr	r5, [pc, #108]	; 86e4 <mailbox_read+0x7c>
    8674:	e1a06000 	mov	r6, r0
    8678:	e58d3004 	str	r3, [sp, #4]
    867c:	ebffffd3 	bl	85d0 <on_status_led>
    8680:	e1a07005 	mov	r7, r5
    8684:	ebfffe8b 	bl	80b8 <MemoryBarrier>
    8688:	e5953898 	ldr	r3, [r5, #2200]	; 0x898
    868c:	e3130101 	tst	r3, #1073741824	; 0x40000000
    8690:	0a00000a 	beq	86c0 <mailbox_read+0x58>
    8694:	e3a00801 	mov	r0, #65536	; 0x10000
    8698:	eb000610 	bl	9ee0 <usleep>
    869c:	e59d3004 	ldr	r3, [sp, #4]
    86a0:	e2833001 	add	r3, r3, #1
    86a4:	e58d3004 	str	r3, [sp, #4]
    86a8:	e59d3004 	ldr	r3, [sp, #4]
    86ac:	e3530a05 	cmp	r3, #20480	; 0x5000
    86b0:	dafffff4 	ble	8688 <mailbox_read+0x20>
    86b4:	ebffffcc 	bl	85ec <off_status_led>
    86b8:	e3a00000 	mov	r0, #0
    86bc:	ea000006 	b	86dc <mailbox_read+0x74>
    86c0:	ebfffe7c 	bl	80b8 <MemoryBarrier>
    86c4:	e5974880 	ldr	r4, [r7, #2176]	; 0x880
    86c8:	e204300f 	and	r3, r4, #15
    86cc:	e1530006 	cmp	r3, r6
    86d0:	1affffeb 	bne	8684 <mailbox_read+0x1c>
    86d4:	ebffffc4 	bl	85ec <off_status_led>
    86d8:	e3c4000f 	bic	r0, r4, #15
    86dc:	e28dd00c 	add	sp, sp, #12
    86e0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
    86e4:	3f00b000 	svccc	0x0000b000

000086e8 <mailbox_write>:
    86e8:	e92d4070 	push	{r4, r5, r6, lr}
    86ec:	e1a04000 	mov	r4, r0
    86f0:	e59f6040 	ldr	r6, [pc, #64]	; 8738 <mailbox_write+0x50>
    86f4:	e1a05001 	mov	r5, r1
    86f8:	ebfffe6e 	bl	80b8 <MemoryBarrier>
    86fc:	ebffffb3 	bl	85d0 <on_status_led>
    8700:	e5963898 	ldr	r3, [r6, #2200]	; 0x898
    8704:	e3530000 	cmp	r3, #0
    8708:	aa000002 	bge	8718 <mailbox_write+0x30>
    870c:	e3a00801 	mov	r0, #65536	; 0x10000
    8710:	eb0005f2 	bl	9ee0 <usleep>
    8714:	eafffff9 	b	8700 <mailbox_write+0x18>
    8718:	e3c5500f 	bic	r5, r5, #15
    871c:	ebffffb2 	bl	85ec <off_status_led>
    8720:	e1854004 	orr	r4, r5, r4
    8724:	ebfffe63 	bl	80b8 <MemoryBarrier>
    8728:	e59f3008 	ldr	r3, [pc, #8]	; 8738 <mailbox_write+0x50>
    872c:	e3a00000 	mov	r0, #0
    8730:	e58348a0 	str	r4, [r3, #2208]	; 0x8a0
    8734:	e8bd8070 	pop	{r4, r5, r6, pc}
    8738:	3f00b000 	svccc	0x0000b000

0000873c <mailbox_qpu_enable>:
    873c:	e59f30a8 	ldr	r3, [pc, #168]	; 87ec <mailbox_qpu_enable+0xb0>
    8740:	e3a02000 	mov	r2, #0
    8744:	e59f10a4 	ldr	r1, [pc, #164]	; 87f0 <mailbox_qpu_enable+0xb4>
    8748:	e92d4070 	push	{r4, r5, r6, lr}
    874c:	e1a04003 	mov	r4, r3
    8750:	e5832100 	str	r2, [r3, #256]	; 0x100
    8754:	e1a06003 	mov	r6, r3
    8758:	e5832104 	str	r2, [r3, #260]	; 0x104
    875c:	e5831108 	str	r1, [r3, #264]	; 0x108
    8760:	e3a01008 	mov	r1, #8
    8764:	e583110c 	str	r1, [r3, #268]	; 0x10c
    8768:	e5831110 	str	r1, [r3, #272]	; 0x110
    876c:	e3a01005 	mov	r1, #5
    8770:	e5831114 	str	r1, [r3, #276]	; 0x114
    8774:	e59f1078 	ldr	r1, [pc, #120]	; 87f4 <mailbox_qpu_enable+0xb8>
    8778:	e5831118 	str	r1, [r3, #280]	; 0x118
    877c:	e59f1074 	ldr	r1, [pc, #116]	; 87f8 <mailbox_qpu_enable+0xbc>
    8780:	e583111c 	str	r1, [r3, #284]	; 0x11c
    8784:	e3a01004 	mov	r1, #4
    8788:	e5831120 	str	r1, [r3, #288]	; 0x120
    878c:	e5831124 	str	r1, [r3, #292]	; 0x124
    8790:	e3a01001 	mov	r1, #1
    8794:	e5831128 	str	r1, [r3, #296]	; 0x128
    8798:	e583212c 	str	r2, [r3, #300]	; 0x12c
    879c:	e3a02030 	mov	r2, #48	; 0x30
    87a0:	e5832100 	str	r2, [r3, #256]	; 0x100
    87a4:	e59f1050 	ldr	r1, [pc, #80]	; 87fc <mailbox_qpu_enable+0xc0>
    87a8:	e3a00008 	mov	r0, #8
    87ac:	e59f5038 	ldr	r5, [pc, #56]	; 87ec <mailbox_qpu_enable+0xb0>
    87b0:	ebffffcc 	bl	86e8 <mailbox_write>
    87b4:	e3a00008 	mov	r0, #8
    87b8:	ebffffaa 	bl	8668 <mailbox_read>
    87bc:	e5943104 	ldr	r3, [r4, #260]	; 0x104
    87c0:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    87c4:	0a000003 	beq	87d8 <mailbox_qpu_enable+0x9c>
    87c8:	e5961104 	ldr	r1, [r6, #260]	; 0x104
    87cc:	e59f002c 	ldr	r0, [pc, #44]	; 8800 <mailbox_qpu_enable+0xc4>
    87d0:	eb000499 	bl	9a3c <uart_debug_puts>
    87d4:	eafffff2 	b	87a4 <mailbox_qpu_enable+0x68>
    87d8:	e5951104 	ldr	r1, [r5, #260]	; 0x104
    87dc:	e59f0020 	ldr	r0, [pc, #32]	; 8804 <mailbox_qpu_enable+0xc8>
    87e0:	eb000495 	bl	9a3c <uart_debug_puts>
    87e4:	e5950104 	ldr	r0, [r5, #260]	; 0x104
    87e8:	e8bd8070 	pop	{r4, r5, r6, pc}
    87ec:	0001d200 	andeq	sp, r1, r0, lsl #4
    87f0:	00038002 	andeq	r8, r3, r2
    87f4:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
    87f8:	00030012 	andeq	r0, r3, r2, lsl r0
    87fc:	c001d300 	andgt	sp, r1, r0, lsl #6
    8800:	0001b222 	andeq	fp, r1, r2, lsr #4
    8804:	0001b243 	andeq	fp, r1, r3, asr #4

00008808 <mailbox_allocate_memory>:
    8808:	e92d4070 	push	{r4, r5, r6, lr}
    880c:	e3a0c000 	mov	ip, #0
    8810:	e59f3080 	ldr	r3, [pc, #128]	; 8898 <mailbox_allocate_memory+0x90>
    8814:	e59fe080 	ldr	lr, [pc, #128]	; 889c <mailbox_allocate_memory+0x94>
    8818:	e583c100 	str	ip, [r3, #256]	; 0x100
    881c:	e1a04003 	mov	r4, r3
    8820:	e583c104 	str	ip, [r3, #260]	; 0x104
    8824:	e1a06003 	mov	r6, r3
    8828:	e583e108 	str	lr, [r3, #264]	; 0x108
    882c:	e3a0e00c 	mov	lr, #12
    8830:	e583e10c 	str	lr, [r3, #268]	; 0x10c
    8834:	e583e110 	str	lr, [r3, #272]	; 0x110
    8838:	e5830114 	str	r0, [r3, #276]	; 0x114
    883c:	e5831118 	str	r1, [r3, #280]	; 0x118
    8840:	e583211c 	str	r2, [r3, #284]	; 0x11c
    8844:	e3a02024 	mov	r2, #36	; 0x24
    8848:	e583c120 	str	ip, [r3, #288]	; 0x120
    884c:	e5832100 	str	r2, [r3, #256]	; 0x100
    8850:	e59f1048 	ldr	r1, [pc, #72]	; 88a0 <mailbox_allocate_memory+0x98>
    8854:	e3a00008 	mov	r0, #8
    8858:	e59f5038 	ldr	r5, [pc, #56]	; 8898 <mailbox_allocate_memory+0x90>
    885c:	ebffffa1 	bl	86e8 <mailbox_write>
    8860:	e3a00008 	mov	r0, #8
    8864:	ebffff7f 	bl	8668 <mailbox_read>
    8868:	e5943104 	ldr	r3, [r4, #260]	; 0x104
    886c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    8870:	0a000003 	beq	8884 <mailbox_allocate_memory+0x7c>
    8874:	e5961104 	ldr	r1, [r6, #260]	; 0x104
    8878:	e59f0024 	ldr	r0, [pc, #36]	; 88a4 <mailbox_allocate_memory+0x9c>
    887c:	eb00046e 	bl	9a3c <uart_debug_puts>
    8880:	eafffff2 	b	8850 <mailbox_allocate_memory+0x48>
    8884:	e5951114 	ldr	r1, [r5, #276]	; 0x114
    8888:	e59f0018 	ldr	r0, [pc, #24]	; 88a8 <mailbox_allocate_memory+0xa0>
    888c:	eb00046a 	bl	9a3c <uart_debug_puts>
    8890:	e5950114 	ldr	r0, [r5, #276]	; 0x114
    8894:	e8bd8070 	pop	{r4, r5, r6, pc}
    8898:	0001d200 	andeq	sp, r1, r0, lsl #4
    889c:	0003000c 	andeq	r0, r3, ip
    88a0:	c001d300 	andgt	sp, r1, r0, lsl #6
    88a4:	0001b25b 	andeq	fp, r1, fp, asr r2
    88a8:	0001b27f 	andeq	fp, r1, pc, ror r2

000088ac <mailbox_free_memory>:
    88ac:	e59f3074 	ldr	r3, [pc, #116]	; 8928 <mailbox_free_memory+0x7c>
    88b0:	e3a02000 	mov	r2, #0
    88b4:	e59f1070 	ldr	r1, [pc, #112]	; 892c <mailbox_free_memory+0x80>
    88b8:	e92d4070 	push	{r4, r5, r6, lr}
    88bc:	e1a04003 	mov	r4, r3
    88c0:	e5832100 	str	r2, [r3, #256]	; 0x100
    88c4:	e1a05003 	mov	r5, r3
    88c8:	e5832104 	str	r2, [r3, #260]	; 0x104
    88cc:	e5831108 	str	r1, [r3, #264]	; 0x108
    88d0:	e3a01004 	mov	r1, #4
    88d4:	e583110c 	str	r1, [r3, #268]	; 0x10c
    88d8:	e5831110 	str	r1, [r3, #272]	; 0x110
    88dc:	e5830114 	str	r0, [r3, #276]	; 0x114
    88e0:	e5832118 	str	r2, [r3, #280]	; 0x118
    88e4:	e3a0201c 	mov	r2, #28
    88e8:	e5832100 	str	r2, [r3, #256]	; 0x100
    88ec:	e59f103c 	ldr	r1, [pc, #60]	; 8930 <mailbox_free_memory+0x84>
    88f0:	e3a00008 	mov	r0, #8
    88f4:	ebffff7b 	bl	86e8 <mailbox_write>
    88f8:	e3a00008 	mov	r0, #8
    88fc:	ebffff59 	bl	8668 <mailbox_read>
    8900:	e5943104 	ldr	r3, [r4, #260]	; 0x104
    8904:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    8908:	0a000003 	beq	891c <mailbox_free_memory+0x70>
    890c:	e5951104 	ldr	r1, [r5, #260]	; 0x104
    8910:	e59f001c 	ldr	r0, [pc, #28]	; 8934 <mailbox_free_memory+0x88>
    8914:	eb000448 	bl	9a3c <uart_debug_puts>
    8918:	eafffff3 	b	88ec <mailbox_free_memory+0x40>
    891c:	e59f3004 	ldr	r3, [pc, #4]	; 8928 <mailbox_free_memory+0x7c>
    8920:	e5930114 	ldr	r0, [r3, #276]	; 0x114
    8924:	e8bd8070 	pop	{r4, r5, r6, pc}
    8928:	0001d200 	andeq	sp, r1, r0, lsl #4
    892c:	0003000f 	andeq	r0, r3, pc
    8930:	c001d300 	andgt	sp, r1, r0, lsl #6
    8934:	0001b25b 	andeq	fp, r1, fp, asr r2

00008938 <mailbox_lock_memory>:
    8938:	e59f3098 	ldr	r3, [pc, #152]	; 89d8 <mailbox_lock_memory+0xa0>
    893c:	e3a02000 	mov	r2, #0
    8940:	e59f1094 	ldr	r1, [pc, #148]	; 89dc <mailbox_lock_memory+0xa4>
    8944:	e92d4070 	push	{r4, r5, r6, lr}
    8948:	e1a04003 	mov	r4, r3
    894c:	e5832100 	str	r2, [r3, #256]	; 0x100
    8950:	e1a06003 	mov	r6, r3
    8954:	e5832104 	str	r2, [r3, #260]	; 0x104
    8958:	e5831108 	str	r1, [r3, #264]	; 0x108
    895c:	e3a01004 	mov	r1, #4
    8960:	e583110c 	str	r1, [r3, #268]	; 0x10c
    8964:	e5831110 	str	r1, [r3, #272]	; 0x110
    8968:	e5830114 	str	r0, [r3, #276]	; 0x114
    896c:	e5832118 	str	r2, [r3, #280]	; 0x118
    8970:	e3a0201c 	mov	r2, #28
    8974:	e5832100 	str	r2, [r3, #256]	; 0x100
    8978:	e59f1060 	ldr	r1, [pc, #96]	; 89e0 <mailbox_lock_memory+0xa8>
    897c:	e3a00008 	mov	r0, #8
    8980:	e59f5050 	ldr	r5, [pc, #80]	; 89d8 <mailbox_lock_memory+0xa0>
    8984:	ebffff57 	bl	86e8 <mailbox_write>
    8988:	e3a00008 	mov	r0, #8
    898c:	ebffff35 	bl	8668 <mailbox_read>
    8990:	e5943104 	ldr	r3, [r4, #260]	; 0x104
    8994:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    8998:	0a000003 	beq	89ac <mailbox_lock_memory+0x74>
    899c:	e5961104 	ldr	r1, [r6, #260]	; 0x104
    89a0:	e59f003c 	ldr	r0, [pc, #60]	; 89e4 <mailbox_lock_memory+0xac>
    89a4:	eb000424 	bl	9a3c <uart_debug_puts>
    89a8:	eafffff2 	b	8978 <mailbox_lock_memory+0x40>
    89ac:	e5951114 	ldr	r1, [r5, #276]	; 0x114
    89b0:	e59f0030 	ldr	r0, [pc, #48]	; 89e8 <mailbox_lock_memory+0xb0>
    89b4:	eb000420 	bl	9a3c <uart_debug_puts>
    89b8:	e5953114 	ldr	r3, [r5, #276]	; 0x114
    89bc:	e59f0024 	ldr	r0, [pc, #36]	; 89e8 <mailbox_lock_memory+0xb0>
    89c0:	e3c33103 	bic	r3, r3, #-1073741824	; 0xc0000000
    89c4:	e5853114 	str	r3, [r5, #276]	; 0x114
    89c8:	e5951114 	ldr	r1, [r5, #276]	; 0x114
    89cc:	eb00041a 	bl	9a3c <uart_debug_puts>
    89d0:	e5950114 	ldr	r0, [r5, #276]	; 0x114
    89d4:	e8bd8070 	pop	{r4, r5, r6, pc}
    89d8:	0001d200 	andeq	sp, r1, r0, lsl #4
    89dc:	0003000d 	andeq	r0, r3, sp
    89e0:	c001d300 	andgt	sp, r1, r0, lsl #6
    89e4:	0001b2a0 	andeq	fp, r1, r0, lsr #5
    89e8:	0001b2c2 	andeq	fp, r1, r2, asr #5

000089ec <mailbox_unlock_memory>:
    89ec:	e59f308c 	ldr	r3, [pc, #140]	; 8a80 <mailbox_unlock_memory+0x94>
    89f0:	e3a02000 	mov	r2, #0
    89f4:	e59f1088 	ldr	r1, [pc, #136]	; 8a84 <mailbox_unlock_memory+0x98>
    89f8:	e92d4070 	push	{r4, r5, r6, lr}
    89fc:	e1a04003 	mov	r4, r3
    8a00:	e5832100 	str	r2, [r3, #256]	; 0x100
    8a04:	e1a06003 	mov	r6, r3
    8a08:	e5832104 	str	r2, [r3, #260]	; 0x104
    8a0c:	e5831108 	str	r1, [r3, #264]	; 0x108
    8a10:	e3a01004 	mov	r1, #4
    8a14:	e583110c 	str	r1, [r3, #268]	; 0x10c
    8a18:	e5831110 	str	r1, [r3, #272]	; 0x110
    8a1c:	e5830114 	str	r0, [r3, #276]	; 0x114
    8a20:	e5832118 	str	r2, [r3, #280]	; 0x118
    8a24:	e3a0201c 	mov	r2, #28
    8a28:	e5832100 	str	r2, [r3, #256]	; 0x100
    8a2c:	e59f1054 	ldr	r1, [pc, #84]	; 8a88 <mailbox_unlock_memory+0x9c>
    8a30:	e3a00008 	mov	r0, #8
    8a34:	e59f5044 	ldr	r5, [pc, #68]	; 8a80 <mailbox_unlock_memory+0x94>
    8a38:	ebffff2a 	bl	86e8 <mailbox_write>
    8a3c:	e3a00008 	mov	r0, #8
    8a40:	ebffff08 	bl	8668 <mailbox_read>
    8a44:	e5943104 	ldr	r3, [r4, #260]	; 0x104
    8a48:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    8a4c:	0a000003 	beq	8a60 <mailbox_unlock_memory+0x74>
    8a50:	e5961104 	ldr	r1, [r6, #260]	; 0x104
    8a54:	e59f0030 	ldr	r0, [pc, #48]	; 8a8c <mailbox_unlock_memory+0xa0>
    8a58:	eb0003f7 	bl	9a3c <uart_debug_puts>
    8a5c:	eafffff2 	b	8a2c <mailbox_unlock_memory+0x40>
    8a60:	e5953114 	ldr	r3, [r5, #276]	; 0x114
    8a64:	e59f0024 	ldr	r0, [pc, #36]	; 8a90 <mailbox_unlock_memory+0xa4>
    8a68:	e3c33103 	bic	r3, r3, #-1073741824	; 0xc0000000
    8a6c:	e5853114 	str	r3, [r5, #276]	; 0x114
    8a70:	e5951114 	ldr	r1, [r5, #276]	; 0x114
    8a74:	eb0003f0 	bl	9a3c <uart_debug_puts>
    8a78:	e5950114 	ldr	r0, [r5, #276]	; 0x114
    8a7c:	e8bd8070 	pop	{r4, r5, r6, pc}
    8a80:	0001d200 	andeq	sp, r1, r0, lsl #4
    8a84:	0003000e 	andeq	r0, r3, lr
    8a88:	c001d300 	andgt	sp, r1, r0, lsl #6
    8a8c:	0001b25b 	andeq	fp, r1, fp, asr r2
    8a90:	0001b2dd 	ldrdeq	fp, [r1], -sp

00008a94 <mailbox_fb_init>:
    8a94:	e59f30b0 	ldr	r3, [pc, #176]	; 8b4c <mailbox_fb_init+0xb8>
    8a98:	e92d4070 	push	{r4, r5, r6, lr}
    8a9c:	e1a04003 	mov	r4, r3
    8aa0:	e5830000 	str	r0, [r3]
    8aa4:	e5831004 	str	r1, [r3, #4]
    8aa8:	e3a01000 	mov	r1, #0
    8aac:	e5932000 	ldr	r2, [r3]
    8ab0:	e1a05001 	mov	r5, r1
    8ab4:	e5832008 	str	r2, [r3, #8]
    8ab8:	e5932004 	ldr	r2, [r3, #4]
    8abc:	e583200c 	str	r2, [r3, #12]
    8ac0:	e3a02020 	mov	r2, #32
    8ac4:	e5831010 	str	r1, [r3, #16]
    8ac8:	e5832014 	str	r2, [r3, #20]
    8acc:	e5831018 	str	r1, [r3, #24]
    8ad0:	e583101c 	str	r1, [r3, #28]
    8ad4:	e5831020 	str	r1, [r3, #32]
    8ad8:	e5831024 	str	r1, [r3, #36]	; 0x24
    8adc:	e59f6068 	ldr	r6, [pc, #104]	; 8b4c <mailbox_fb_init+0xb8>
    8ae0:	e3a00001 	mov	r0, #1
    8ae4:	e2861103 	add	r1, r6, #-1073741824	; 0xc0000000
    8ae8:	ebfffefe 	bl	86e8 <mailbox_write>
    8aec:	e3a00001 	mov	r0, #1
    8af0:	ebfffedc 	bl	8668 <mailbox_read>
    8af4:	e5943020 	ldr	r3, [r4, #32]
    8af8:	e3530000 	cmp	r3, #0
    8afc:	1a00000b 	bne	8b30 <mailbox_fb_init+0x9c>
    8b00:	e3150001 	tst	r5, #1
    8b04:	0a000001 	beq	8b10 <mailbox_fb_init+0x7c>
    8b08:	ebfffeb0 	bl	85d0 <on_status_led>
    8b0c:	ea000000 	b	8b14 <mailbox_fb_init+0x80>
    8b10:	ebfffeb5 	bl	85ec <off_status_led>
    8b14:	e2855001 	add	r5, r5, #1
    8b18:	e3a00a01 	mov	r0, #4096	; 0x1000
    8b1c:	eb0004ef 	bl	9ee0 <usleep>
    8b20:	e59f0028 	ldr	r0, [pc, #40]	; 8b50 <mailbox_fb_init+0xbc>
    8b24:	e1a01005 	mov	r1, r5
    8b28:	eb0003c3 	bl	9a3c <uart_debug_puts>
    8b2c:	eaffffea 	b	8adc <mailbox_fb_init+0x48>
    8b30:	e5963020 	ldr	r3, [r6, #32]
    8b34:	e3a00000 	mov	r0, #0
    8b38:	e3c33103 	bic	r3, r3, #-1073741824	; 0xc0000000
    8b3c:	e5863020 	str	r3, [r6, #32]
    8b40:	e3a03001 	mov	r3, #1
    8b44:	e5863500 	str	r3, [r6, #1280]	; 0x500
    8b48:	e8bd8070 	pop	{r4, r5, r6, pc}
    8b4c:	0001d200 	andeq	sp, r1, r0, lsl #4
    8b50:	0001b2f5 	strdeq	fp, [r1], -r5

00008b54 <mailbox_fb_test>:
    8b54:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8b58:	e3a01e2d 	mov	r1, #720	; 0x2d0
    8b5c:	e1a04000 	mov	r4, r0
    8b60:	e3a00c05 	mov	r0, #1280	; 0x500
    8b64:	ebffffca 	bl	8a94 <mailbox_fb_init>
    8b68:	e59f2074 	ldr	r2, [pc, #116]	; 8be4 <mailbox_fb_test+0x90>
    8b6c:	e5923500 	ldr	r3, [r2, #1280]	; 0x500
    8b70:	e3530000 	cmp	r3, #0
    8b74:	0a000018 	beq	8bdc <mailbox_fb_test+0x88>
    8b78:	e592e504 	ldr	lr, [r2, #1284]	; 0x504
    8b7c:	e3a03501 	mov	r3, #4194304	; 0x400000
    8b80:	e3a06000 	mov	r6, #0
    8b84:	e5935020 	ldr	r5, [r3, #32]
    8b88:	e28ec001 	add	ip, lr, #1
    8b8c:	e582c504 	str	ip, [r2, #1284]	; 0x504
    8b90:	e5932004 	ldr	r2, [r3, #4]
    8b94:	e1520006 	cmp	r2, r6
    8b98:	9a00000f 	bls	8bdc <mailbox_fb_test+0x88>
    8b9c:	e08c7006 	add	r7, ip, r6
    8ba0:	e3a02000 	mov	r2, #0
    8ba4:	e5931000 	ldr	r1, [r3]
    8ba8:	e2820001 	add	r0, r2, #1
    8bac:	e1520001 	cmp	r2, r1
    8bb0:	2a000007 	bcs	8bd4 <mailbox_fb_test+0x80>
    8bb4:	e5931000 	ldr	r1, [r3]
    8bb8:	e0212691 	mla	r1, r1, r6, r2
    8bbc:	e080200e 	add	r2, r0, lr
    8bc0:	e0222007 	eor	r2, r2, r7
    8bc4:	e1a02412 	lsl	r2, r2, r4
    8bc8:	e7852101 	str	r2, [r5, r1, lsl #2]
    8bcc:	e1a02000 	mov	r2, r0
    8bd0:	eafffff3 	b	8ba4 <mailbox_fb_test+0x50>
    8bd4:	e2866001 	add	r6, r6, #1
    8bd8:	eaffffec 	b	8b90 <mailbox_fb_test+0x3c>
    8bdc:	e3a00000 	mov	r0, #0
    8be0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    8be4:	0001d200 	andeq	sp, r1, r0, lsl #4

00008be8 <mailbox_fb_ptr>:
    8be8:	e59f300c 	ldr	r3, [pc, #12]	; 8bfc <mailbox_fb_ptr+0x14>
    8bec:	e5930500 	ldr	r0, [r3, #1280]	; 0x500
    8bf0:	e3500000 	cmp	r0, #0
    8bf4:	15930020 	ldrne	r0, [r3, #32]
    8bf8:	e12fff1e 	bx	lr
    8bfc:	0001d200 	andeq	sp, r1, r0, lsl #4

00008c00 <mailbox_fb_set_pixel>:
    8c00:	e59f3038 	ldr	r3, [pc, #56]	; 8c40 <mailbox_fb_set_pixel+0x40>
    8c04:	e593c500 	ldr	ip, [r3, #1280]	; 0x500
    8c08:	e35c0000 	cmp	ip, #0
    8c0c:	012fff1e 	bxeq	lr
    8c10:	e191c002 	orrs	ip, r1, r2
    8c14:	412fff1e 	bxmi	lr
    8c18:	e593c000 	ldr	ip, [r3]
    8c1c:	e15c0001 	cmp	ip, r1
    8c20:	912fff1e 	bxls	lr
    8c24:	e593c004 	ldr	ip, [r3, #4]
    8c28:	e15c0002 	cmp	ip, r2
    8c2c:	8593c000 	ldrhi	ip, [r3]
    8c30:	85933020 	ldrhi	r3, [r3, #32]
    8c34:	8022129c 	mlahi	r2, ip, r2, r1
    8c38:	87830102 	strhi	r0, [r3, r2, lsl #2]
    8c3c:	e12fff1e 	bx	lr
    8c40:	0001d200 	andeq	sp, r1, r0, lsl #4

00008c44 <init_render_chunk_buffer>:
    8c44:	e59f0008 	ldr	r0, [pc, #8]	; 8c54 <init_render_chunk_buffer+0x10>
    8c48:	e3a02502 	mov	r2, #8388608	; 0x800000
    8c4c:	e3a0105a 	mov	r1, #90	; 0x5a
    8c50:	ea0004ac 	b	9f08 <memset_t>
    8c54:	0001d800 	andeq	sp, r1, r0, lsl #16

00008c58 <V3DControlSetShaderInfo>:
    8c58:	e92d4010 	push	{r4, lr}
    8c5c:	e3a01801 	mov	r1, #65536	; 0x10000
    8c60:	e1a04000 	mov	r4, r0
    8c64:	eb0004e9 	bl	a010 <V3DSetOffset>
    8c68:	e1a00004 	mov	r0, r4
    8c6c:	e3a01000 	mov	r1, #0
    8c70:	eb000581 	bl	a27c <V3DWrite8>
    8c74:	e1a00004 	mov	r0, r4
    8c78:	e3a01018 	mov	r1, #24
    8c7c:	eb00057e 	bl	a27c <V3DWrite8>
    8c80:	e1a00004 	mov	r0, r4
    8c84:	e3a01000 	mov	r1, #0
    8c88:	eb00057b 	bl	a27c <V3DWrite8>
    8c8c:	e1a00004 	mov	r0, r4
    8c90:	e3a01003 	mov	r1, #3
    8c94:	eb000578 	bl	a27c <V3DWrite8>
    8c98:	e5941004 	ldr	r1, [r4, #4]
    8c9c:	e1a00004 	mov	r0, r4
    8ca0:	e2811809 	add	r1, r1, #589824	; 0x90000
    8ca4:	eb000538 	bl	a18c <V3DWrite32>
    8ca8:	e1a00004 	mov	r0, r4
    8cac:	e3a01000 	mov	r1, #0
    8cb0:	eb000535 	bl	a18c <V3DWrite32>
    8cb4:	e5941004 	ldr	r1, [r4, #4]
    8cb8:	e1a00004 	mov	r0, r4
    8cbc:	e281181b 	add	r1, r1, #1769472	; 0x1b0000
    8cc0:	eb000531 	bl	a18c <V3DWrite32>
    8cc4:	e1a00004 	mov	r0, r4
    8cc8:	e3a0180b 	mov	r1, #720896	; 0xb0000
    8ccc:	eb0004cf 	bl	a010 <V3DSetOffset>
    8cd0:	e1a00004 	mov	r0, r4
    8cd4:	e3a01000 	mov	r1, #0
    8cd8:	eb000567 	bl	a27c <V3DWrite8>
    8cdc:	e1a00004 	mov	r0, r4
    8ce0:	e3a01001 	mov	r1, #1
    8ce4:	eb000564 	bl	a27c <V3DWrite8>
    8ce8:	e1a00004 	mov	r0, r4
    8cec:	e3a01002 	mov	r1, #2
    8cf0:	e8bd4010 	pop	{r4, lr}
    8cf4:	ea000560 	b	a27c <V3DWrite8>

00008cf8 <V3DControlSetFragmentShader>:
    8cf8:	e92d4070 	push	{r4, r5, r6, lr}
    8cfc:	e3a01809 	mov	r1, #589824	; 0x90000
    8d00:	e59f50e0 	ldr	r5, [pc, #224]	; 8de8 <V3DControlSetFragmentShader+0xf0>
    8d04:	e1a04000 	mov	r4, r0
    8d08:	eb0004c0 	bl	a010 <V3DSetOffset>
    8d0c:	e59f10d8 	ldr	r1, [pc, #216]	; 8dec <V3DControlSetFragmentShader+0xf4>
    8d10:	e1a00004 	mov	r0, r4
    8d14:	eb00051c 	bl	a18c <V3DWrite32>
    8d18:	e59f10d0 	ldr	r1, [pc, #208]	; 8df0 <V3DControlSetFragmentShader+0xf8>
    8d1c:	e1a00004 	mov	r0, r4
    8d20:	eb000519 	bl	a18c <V3DWrite32>
    8d24:	e59f10c8 	ldr	r1, [pc, #200]	; 8df4 <V3DControlSetFragmentShader+0xfc>
    8d28:	e1a00004 	mov	r0, r4
    8d2c:	eb000516 	bl	a18c <V3DWrite32>
    8d30:	e59f10c0 	ldr	r1, [pc, #192]	; 8df8 <V3DControlSetFragmentShader+0x100>
    8d34:	e1a00004 	mov	r0, r4
    8d38:	eb000513 	bl	a18c <V3DWrite32>
    8d3c:	e59f10b8 	ldr	r1, [pc, #184]	; 8dfc <V3DControlSetFragmentShader+0x104>
    8d40:	e1a00004 	mov	r0, r4
    8d44:	eb000510 	bl	a18c <V3DWrite32>
    8d48:	e59f10b0 	ldr	r1, [pc, #176]	; 8e00 <V3DControlSetFragmentShader+0x108>
    8d4c:	e1a00004 	mov	r0, r4
    8d50:	eb00050d 	bl	a18c <V3DWrite32>
    8d54:	e59f10a8 	ldr	r1, [pc, #168]	; 8e04 <V3DControlSetFragmentShader+0x10c>
    8d58:	e1a00004 	mov	r0, r4
    8d5c:	eb00050a 	bl	a18c <V3DWrite32>
    8d60:	e59f10a0 	ldr	r1, [pc, #160]	; 8e08 <V3DControlSetFragmentShader+0x110>
    8d64:	e1a00004 	mov	r0, r4
    8d68:	eb000507 	bl	a18c <V3DWrite32>
    8d6c:	e59f1098 	ldr	r1, [pc, #152]	; 8e0c <V3DControlSetFragmentShader+0x114>
    8d70:	e1a00004 	mov	r0, r4
    8d74:	eb000504 	bl	a18c <V3DWrite32>
    8d78:	e59f1090 	ldr	r1, [pc, #144]	; 8e10 <V3DControlSetFragmentShader+0x118>
    8d7c:	e1a00004 	mov	r0, r4
    8d80:	eb000501 	bl	a18c <V3DWrite32>
    8d84:	e59f1088 	ldr	r1, [pc, #136]	; 8e14 <V3DControlSetFragmentShader+0x11c>
    8d88:	e1a00004 	mov	r0, r4
    8d8c:	eb0004fe 	bl	a18c <V3DWrite32>
    8d90:	e59f1080 	ldr	r1, [pc, #128]	; 8e18 <V3DControlSetFragmentShader+0x120>
    8d94:	e1a00004 	mov	r0, r4
    8d98:	eb0004fb 	bl	a18c <V3DWrite32>
    8d9c:	e59f1078 	ldr	r1, [pc, #120]	; 8e1c <V3DControlSetFragmentShader+0x124>
    8da0:	e1a00004 	mov	r0, r4
    8da4:	eb0004f8 	bl	a18c <V3DWrite32>
    8da8:	e59f1070 	ldr	r1, [pc, #112]	; 8e20 <V3DControlSetFragmentShader+0x128>
    8dac:	e1a00004 	mov	r0, r4
    8db0:	eb0004f5 	bl	a18c <V3DWrite32>
    8db4:	e1a01005 	mov	r1, r5
    8db8:	e1a00004 	mov	r0, r4
    8dbc:	eb0004f2 	bl	a18c <V3DWrite32>
    8dc0:	e59f105c 	ldr	r1, [pc, #92]	; 8e24 <V3DControlSetFragmentShader+0x12c>
    8dc4:	e1a00004 	mov	r0, r4
    8dc8:	eb0004ef 	bl	a18c <V3DWrite32>
    8dcc:	e1a01005 	mov	r1, r5
    8dd0:	e1a00004 	mov	r0, r4
    8dd4:	eb0004ec 	bl	a18c <V3DWrite32>
    8dd8:	e59f1048 	ldr	r1, [pc, #72]	; 8e28 <V3DControlSetFragmentShader+0x130>
    8ddc:	e1a00004 	mov	r0, r4
    8de0:	e8bd4070 	pop	{r4, r5, r6, lr}
    8de4:	ea0004e8 	b	a18c <V3DWrite32>
    8de8:	009e7000 	addseq	r7, lr, r0
    8dec:	958e0dbf 	strls	r0, [lr, #3519]	; 0xdbf
    8df0:	d1724823 	cmnle	r2, r3, lsr #16
    8df4:	818e7176 	orrhi	r7, lr, r6, ror r1
    8df8:	40024821 	andmi	r4, r2, r1, lsr #16
    8dfc:	818e7376 	orrhi	r7, lr, r6, ror r3
    8e00:	10024862 	andne	r4, r2, r2, ror #16
    8e04:	819e7540 	orrshi	r7, lr, r0, asr #10
    8e08:	114248a3 	smlaltbne	r4, r2, r3, r8
    8e0c:	809e7009 	addshi	r7, lr, r9
    8e10:	115049e3 	cmpne	r0, r3, ror #19
    8e14:	809e7012 	addshi	r7, lr, r2, lsl r0
    8e18:	116049e3 	cmnne	r0, r3, ror #19
    8e1c:	159e76c0 	ldrne	r7, [lr, #1728]	; 0x6c0
    8e20:	30020ba7 	andcc	r0, r2, r7, lsr #23
    8e24:	100009e7 	andne	r0, r0, r7, ror #19
    8e28:	500009e7 	andpl	r0, r0, r7, ror #19

00008e2c <V3DControlListFlush>:
    8e2c:	e3a01004 	mov	r1, #4
    8e30:	ea000511 	b	a27c <V3DWrite8>

00008e34 <V3DControlListNop>:
    8e34:	e3a01001 	mov	r1, #1
    8e38:	ea00050f 	b	a27c <V3DWrite8>

00008e3c <V3DControlListHalt>:
    8e3c:	e3a01000 	mov	r1, #0
    8e40:	ea00050d 	b	a27c <V3DWrite8>

00008e44 <V3DControlListCreateBinning>:
    8e44:	e92d4010 	push	{r4, lr}
    8e48:	e3a01000 	mov	r1, #0
    8e4c:	e1a04000 	mov	r4, r0
    8e50:	eb00046e 	bl	a010 <V3DSetOffset>
    8e54:	e1a00004 	mov	r0, r4
    8e58:	e3a01070 	mov	r1, #112	; 0x70
    8e5c:	eb000506 	bl	a27c <V3DWrite8>
    8e60:	e5941004 	ldr	r1, [r4, #4]
    8e64:	e1a00004 	mov	r0, r4
    8e68:	e2811602 	add	r1, r1, #2097152	; 0x200000
    8e6c:	eb0004c6 	bl	a18c <V3DWrite32>
    8e70:	e1a00004 	mov	r0, r4
    8e74:	e3a01a01 	mov	r1, #4096	; 0x1000
    8e78:	eb0004c3 	bl	a18c <V3DWrite32>
    8e7c:	e5941004 	ldr	r1, [r4, #4]
    8e80:	e1a00004 	mov	r0, r4
    8e84:	e2811802 	add	r1, r1, #131072	; 0x20000
    8e88:	eb0004bf 	bl	a18c <V3DWrite32>
    8e8c:	e1a00004 	mov	r0, r4
    8e90:	e3a01014 	mov	r1, #20
    8e94:	eb0004f8 	bl	a27c <V3DWrite8>
    8e98:	e1a00004 	mov	r0, r4
    8e9c:	e3a0100f 	mov	r1, #15
    8ea0:	eb0004f5 	bl	a27c <V3DWrite8>
    8ea4:	e1a00004 	mov	r0, r4
    8ea8:	e3a01005 	mov	r1, #5
    8eac:	eb0004f2 	bl	a27c <V3DWrite8>
    8eb0:	e1a00004 	mov	r0, r4
    8eb4:	e3a01006 	mov	r1, #6
    8eb8:	eb0004ef 	bl	a27c <V3DWrite8>
    8ebc:	e1a00004 	mov	r0, r4
    8ec0:	e3a01066 	mov	r1, #102	; 0x66
    8ec4:	eb0004ec 	bl	a27c <V3DWrite8>
    8ec8:	e1a00004 	mov	r0, r4
    8ecc:	e3a01000 	mov	r1, #0
    8ed0:	eb0004da 	bl	a240 <V3DWrite16>
    8ed4:	e1a00004 	mov	r0, r4
    8ed8:	e3a01000 	mov	r1, #0
    8edc:	eb0004d7 	bl	a240 <V3DWrite16>
    8ee0:	e1a00004 	mov	r0, r4
    8ee4:	e3a01d0a 	mov	r1, #640	; 0x280
    8ee8:	eb0004d4 	bl	a240 <V3DWrite16>
    8eec:	e1a00004 	mov	r0, r4
    8ef0:	e3a01e1e 	mov	r1, #480	; 0x1e0
    8ef4:	eb0004d1 	bl	a240 <V3DWrite16>
    8ef8:	e1a00004 	mov	r0, r4
    8efc:	e3a01067 	mov	r1, #103	; 0x67
    8f00:	eb0004dd 	bl	a27c <V3DWrite8>
    8f04:	e1a00004 	mov	r0, r4
    8f08:	e3a01000 	mov	r1, #0
    8f0c:	eb0004cb 	bl	a240 <V3DWrite16>
    8f10:	e1a00004 	mov	r0, r4
    8f14:	e3a01000 	mov	r1, #0
    8f18:	eb0004c8 	bl	a240 <V3DWrite16>
    8f1c:	e1a00004 	mov	r0, r4
    8f20:	e3a01060 	mov	r1, #96	; 0x60
    8f24:	eb0004d4 	bl	a27c <V3DWrite8>
    8f28:	e1a00004 	mov	r0, r4
    8f2c:	e3a01047 	mov	r1, #71	; 0x47
    8f30:	eb0004d1 	bl	a27c <V3DWrite8>
    8f34:	e1a00004 	mov	r0, r4
    8f38:	e3a01002 	mov	r1, #2
    8f3c:	eb0004ce 	bl	a27c <V3DWrite8>
    8f40:	e1a00004 	mov	r0, r4
    8f44:	e3a01000 	mov	r1, #0
    8f48:	eb0004cb 	bl	a27c <V3DWrite8>
    8f4c:	e1a00004 	mov	r0, r4
    8f50:	e3a01041 	mov	r1, #65	; 0x41
    8f54:	eb0004c8 	bl	a27c <V3DWrite8>
    8f58:	e5941004 	ldr	r1, [r4, #4]
    8f5c:	e1a00004 	mov	r0, r4
    8f60:	e2811801 	add	r1, r1, #65536	; 0x10000
    8f64:	eb000488 	bl	a18c <V3DWrite32>
    8f68:	e1a00004 	mov	r0, r4
    8f6c:	e3a01021 	mov	r1, #33	; 0x21
    8f70:	eb0004c1 	bl	a27c <V3DWrite8>
    8f74:	e1a00004 	mov	r0, r4
    8f78:	e3a01004 	mov	r1, #4
    8f7c:	eb0004be 	bl	a27c <V3DWrite8>
    8f80:	e5941030 	ldr	r1, [r4, #48]	; 0x30
    8f84:	e1a00004 	mov	r0, r4
    8f88:	eb00047f 	bl	a18c <V3DWrite32>
    8f8c:	e3a01000 	mov	r1, #0
    8f90:	e1a00004 	mov	r0, r4
    8f94:	eb00047c 	bl	a18c <V3DWrite32>
    8f98:	e1a00004 	mov	r0, r4
    8f9c:	ebffffa2 	bl	8e2c <V3DControlListFlush>
    8fa0:	e1a00004 	mov	r0, r4
    8fa4:	ebffffa2 	bl	8e34 <V3DControlListNop>
    8fa8:	e1a00004 	mov	r0, r4
    8fac:	e3a01000 	mov	r1, #0
    8fb0:	eb00041a 	bl	a020 <V3DSaveOffset>
    8fb4:	e1a00004 	mov	r0, r4
    8fb8:	ebffff4e 	bl	8cf8 <V3DControlSetFragmentShader>
    8fbc:	e1a00004 	mov	r0, r4
    8fc0:	e8bd4010 	pop	{r4, lr}
    8fc4:	eaffff23 	b	8c58 <V3DControlSetShaderInfo>

00008fc8 <V3DControlListClearColor>:
    8fc8:	e92d4070 	push	{r4, r5, r6, lr}
    8fcc:	e1a04000 	mov	r4, r0
    8fd0:	e1a06001 	mov	r6, r1
    8fd4:	e3a01072 	mov	r1, #114	; 0x72
    8fd8:	e1a05002 	mov	r5, r2
    8fdc:	eb0004a6 	bl	a27c <V3DWrite8>
    8fe0:	e1a01006 	mov	r1, r6
    8fe4:	e1a00004 	mov	r0, r4
    8fe8:	eb000467 	bl	a18c <V3DWrite32>
    8fec:	e1a01005 	mov	r1, r5
    8ff0:	e1a00004 	mov	r0, r4
    8ff4:	eb000464 	bl	a18c <V3DWrite32>
    8ff8:	e1a00004 	mov	r0, r4
    8ffc:	e3a01000 	mov	r1, #0
    9000:	eb000461 	bl	a18c <V3DWrite32>
    9004:	e1a00004 	mov	r0, r4
    9008:	e3a01000 	mov	r1, #0
    900c:	e8bd4070 	pop	{r4, r5, r6, lr}
    9010:	ea000499 	b	a27c <V3DWrite8>

00009014 <V3DControlListRenderModeConfig>:
    9014:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    9018:	e1a04000 	mov	r4, r0
    901c:	e5dd6020 	ldrb	r6, [sp, #32]
    9020:	e1a09001 	mov	r9, r1
    9024:	e5dd5024 	ldrb	r5, [sp, #36]	; 0x24
    9028:	e3a01071 	mov	r1, #113	; 0x71
    902c:	e1a08002 	mov	r8, r2
    9030:	e1a07003 	mov	r7, r3
    9034:	eb000490 	bl	a27c <V3DWrite8>
    9038:	e1a01009 	mov	r1, r9
    903c:	e1a00004 	mov	r0, r4
    9040:	eb000451 	bl	a18c <V3DWrite32>
    9044:	e1a01008 	mov	r1, r8
    9048:	e1a00004 	mov	r0, r4
    904c:	eb00047b 	bl	a240 <V3DWrite16>
    9050:	e1a01007 	mov	r1, r7
    9054:	e1a00004 	mov	r0, r4
    9058:	eb000478 	bl	a240 <V3DWrite16>
    905c:	e1a01006 	mov	r1, r6
    9060:	e1a00004 	mov	r0, r4
    9064:	eb000484 	bl	a27c <V3DWrite8>
    9068:	e1a01005 	mov	r1, r5
    906c:	e1a00004 	mov	r0, r4
    9070:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    9074:	ea000480 	b	a27c <V3DWrite8>

00009078 <V3DControlListRenderTileCoord>:
    9078:	e92d4070 	push	{r4, r5, r6, lr}
    907c:	e1a04000 	mov	r4, r0
    9080:	e1a06001 	mov	r6, r1
    9084:	e3a01073 	mov	r1, #115	; 0x73
    9088:	e1a05002 	mov	r5, r2
    908c:	eb00047a 	bl	a27c <V3DWrite8>
    9090:	e1a01006 	mov	r1, r6
    9094:	e1a00004 	mov	r0, r4
    9098:	eb000477 	bl	a27c <V3DWrite8>
    909c:	e1a01005 	mov	r1, r5
    90a0:	e1a00004 	mov	r0, r4
    90a4:	e8bd4070 	pop	{r4, r5, r6, lr}
    90a8:	ea000473 	b	a27c <V3DWrite8>

000090ac <V3DControlListStoreGeneral>:
    90ac:	e92d4070 	push	{r4, r5, r6, lr}
    90b0:	e1a04000 	mov	r4, r0
    90b4:	e1a06001 	mov	r6, r1
    90b8:	e3a0101c 	mov	r1, #28
    90bc:	e1a05002 	mov	r5, r2
    90c0:	eb00046d 	bl	a27c <V3DWrite8>
    90c4:	e1a01006 	mov	r1, r6
    90c8:	e1a00004 	mov	r0, r4
    90cc:	eb00045b 	bl	a240 <V3DWrite16>
    90d0:	e1a01005 	mov	r1, r5
    90d4:	e1a00004 	mov	r0, r4
    90d8:	e8bd4070 	pop	{r4, r5, r6, lr}
    90dc:	ea00042a 	b	a18c <V3DWrite32>

000090e0 <V3DControlListBranchToSublist>:
    90e0:	e92d4070 	push	{r4, r5, r6, lr}
    90e4:	e1a04000 	mov	r4, r0
    90e8:	e1a05001 	mov	r5, r1
    90ec:	e3a01011 	mov	r1, #17
    90f0:	eb000461 	bl	a27c <V3DWrite8>
    90f4:	e1a01005 	mov	r1, r5
    90f8:	e1a00004 	mov	r0, r4
    90fc:	e8bd4070 	pop	{r4, r5, r6, lr}
    9100:	ea000421 	b	a18c <V3DWrite32>

00009104 <V3DControlListStoreMsResolvedBufferAndEndFrame>:
    9104:	e3a01019 	mov	r1, #25
    9108:	ea00045b 	b	a27c <V3DWrite8>

0000910c <V3DControlListStoreMsResolvedBuffer>:
    910c:	e3a01018 	mov	r1, #24
    9110:	ea000459 	b	a27c <V3DWrite8>

00009114 <V3DControlListCreateRendering>:
    9114:	e92d4ff7 	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9118:	e1a06001 	mov	r6, r1
    911c:	e3a01902 	mov	r1, #32768	; 0x8000
    9120:	e1a04000 	mov	r4, r0
    9124:	e3a05000 	mov	r5, #0
    9128:	eb0003b8 	bl	a010 <V3DSetOffset>
    912c:	e3e020ff 	mvn	r2, #255	; 0xff
    9130:	e1a00004 	mov	r0, r4
    9134:	e1a01002 	mov	r1, r2
    9138:	e3a09014 	mov	r9, #20
    913c:	e300a12b 	movw	sl, #299	; 0x12b
    9140:	ebffffa0 	bl	8fc8 <V3DControlListClearColor>
    9144:	e3a01038 	mov	r1, #56	; 0x38
    9148:	e1a00004 	mov	r0, r4
    914c:	eb00044a 	bl	a27c <V3DWrite8>
    9150:	e3a01032 	mov	r1, #50	; 0x32
    9154:	e1a00004 	mov	r0, r4
    9158:	eb000447 	bl	a27c <V3DWrite8>
    915c:	e3a03005 	mov	r3, #5
    9160:	e3a02d0a 	mov	r2, #640	; 0x280
    9164:	e88d0028 	stm	sp, {r3, r5}
    9168:	e1a01006 	mov	r1, r6
    916c:	e3a03e1e 	mov	r3, #480	; 0x1e0
    9170:	e1a00004 	mov	r0, r4
    9174:	ebffffa6 	bl	9014 <V3DControlListRenderModeConfig>
    9178:	e1a02005 	mov	r2, r5
    917c:	e1a01005 	mov	r1, r5
    9180:	e1a00004 	mov	r0, r4
    9184:	ebffffbb 	bl	9078 <V3DControlListRenderTileCoord>
    9188:	e1a02005 	mov	r2, r5
    918c:	e1a01005 	mov	r1, r5
    9190:	e1a00004 	mov	r0, r4
    9194:	ebffffc4 	bl	90ac <V3DControlListStoreGeneral>
    9198:	e0080599 	mul	r8, r9, r5
    919c:	e3a06000 	mov	r6, #0
    91a0:	e6ef7075 	uxtb	r7, r5
    91a4:	e086b008 	add	fp, r6, r8
    91a8:	e1a02007 	mov	r2, r7
    91ac:	e6ef1076 	uxtb	r1, r6
    91b0:	e1a00004 	mov	r0, r4
    91b4:	ebffffaf 	bl	9078 <V3DControlListRenderTileCoord>
    91b8:	e5941004 	ldr	r1, [r4, #4]
    91bc:	e1a00004 	mov	r0, r4
    91c0:	e2811602 	add	r1, r1, #2097152	; 0x200000
    91c4:	e081128b 	add	r1, r1, fp, lsl #5
    91c8:	ebffffc4 	bl	90e0 <V3DControlListBranchToSublist>
    91cc:	e15b000a 	cmp	fp, sl
    91d0:	e1a00004 	mov	r0, r4
    91d4:	1a000001 	bne	91e0 <V3DControlListCreateRendering+0xcc>
    91d8:	ebffffc9 	bl	9104 <V3DControlListStoreMsResolvedBufferAndEndFrame>
    91dc:	ea000000 	b	91e4 <V3DControlListCreateRendering+0xd0>
    91e0:	ebffffc9 	bl	910c <V3DControlListStoreMsResolvedBuffer>
    91e4:	e2866001 	add	r6, r6, #1
    91e8:	e3560014 	cmp	r6, #20
    91ec:	1affffec 	bne	91a4 <V3DControlListCreateRendering+0x90>
    91f0:	e2855001 	add	r5, r5, #1
    91f4:	e355000f 	cmp	r5, #15
    91f8:	1affffe6 	bne	9198 <V3DControlListCreateRendering+0x84>
    91fc:	e1a00004 	mov	r0, r4
    9200:	ebffff0b 	bl	8e34 <V3DControlListNop>
    9204:	e3a01001 	mov	r1, #1
    9208:	e1a00004 	mov	r0, r4
    920c:	e28dd00c 	add	sp, sp, #12
    9210:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9214:	ea000381 	b	a020 <V3DSaveOffset>

00009218 <V3DControlReset>:
    9218:	e3a035ff 	mov	r3, #1069547520	; 0x3fc00000
    921c:	e3a02902 	mov	r2, #32768	; 0x8000
    9220:	e5832100 	str	r2, [r3, #256]	; 0x100
    9224:	e5832104 	str	r2, [r3, #260]	; 0x104
    9228:	e12fff1e 	bx	lr

0000922c <V3DControlPresentBinning>:
    922c:	e3a035ff 	mov	r3, #1069547520	; 0x3fc00000
    9230:	e3a02001 	mov	r2, #1
    9234:	e5832134 	str	r2, [r3, #308]	; 0x134
    9238:	e5901014 	ldr	r1, [r0, #20]
    923c:	e5902004 	ldr	r2, [r0, #4]
    9240:	e0822001 	add	r2, r2, r1
    9244:	e5832110 	str	r2, [r3, #272]	; 0x110
    9248:	e5902004 	ldr	r2, [r0, #4]
    924c:	e5901018 	ldr	r1, [r0, #24]
    9250:	e0822001 	add	r2, r2, r1
    9254:	e5832108 	str	r2, [r3, #264]	; 0x108
    9258:	e5932134 	ldr	r2, [r3, #308]	; 0x134
    925c:	e3520000 	cmp	r2, #0
    9260:	0afffffc 	beq	9258 <V3DControlPresentBinning+0x2c>
    9264:	e12fff1e 	bx	lr

00009268 <V3DControlPresentRendering>:
    9268:	e3a035ff 	mov	r3, #1069547520	; 0x3fc00000
    926c:	e3a02001 	mov	r2, #1
    9270:	e5832138 	str	r2, [r3, #312]	; 0x138
    9274:	e590101c 	ldr	r1, [r0, #28]
    9278:	e5902004 	ldr	r2, [r0, #4]
    927c:	e0822001 	add	r2, r2, r1
    9280:	e5832114 	str	r2, [r3, #276]	; 0x114
    9284:	e5902004 	ldr	r2, [r0, #4]
    9288:	e5901020 	ldr	r1, [r0, #32]
    928c:	e0822001 	add	r2, r2, r1
    9290:	e583210c 	str	r2, [r3, #268]	; 0x10c
    9294:	e5932138 	ldr	r2, [r3, #312]	; 0x138
    9298:	e3520000 	cmp	r2, #0
    929c:	0afffffc 	beq	9294 <V3DControlPresentRendering+0x2c>
    92a0:	e5903034 	ldr	r3, [r0, #52]	; 0x34
    92a4:	e2833001 	add	r3, r3, #1
    92a8:	e5803034 	str	r3, [r0, #52]	; 0x34
    92ac:	e12fff1e 	bx	lr

000092b0 <send_framebuffer>:
    92b0:	e92d4070 	push	{r4, r5, r6, lr}
    92b4:	e1a05000 	mov	r5, r0
    92b8:	e1a06001 	mov	r6, r1
    92bc:	e1a04000 	mov	r4, r0
    92c0:	e0653004 	rsb	r3, r5, r4
    92c4:	e1560003 	cmp	r6, r3
    92c8:	da000002 	ble	92d8 <send_framebuffer+0x28>
    92cc:	e4d40001 	ldrb	r0, [r4], #1
    92d0:	eb0001bd 	bl	99cc <uart_putc>
    92d4:	eafffff9 	b	92c0 <send_framebuffer+0x10>
    92d8:	e8bd8070 	pop	{r4, r5, r6, pc}

000092dc <V3DAddPreVertex>:
    92dc:	e92d4010 	push	{r4, lr}
    92e0:	e2504000 	subs	r4, r0, #0
    92e4:	ed2d8b06 	vpush	{d8-d10}
    92e8:	e24dd008 	sub	sp, sp, #8
    92ec:	0a00001b 	beq	9360 <V3DAddPreVertex+0x84>
    92f0:	eeb0aa40 	vmov.f32	s20, s0
    92f4:	e6ff1071 	uxth	r1, r1
    92f8:	e1812802 	orr	r2, r1, r2, lsl #16
    92fc:	eef09a60 	vmov.f32	s19, s1
    9300:	eeb09a41 	vmov.f32	s18, s2
    9304:	e58d2004 	str	r2, [sp, #4]
    9308:	eef08a61 	vmov.f32	s17, s3
    930c:	e59d1004 	ldr	r1, [sp, #4]
    9310:	eeb08a42 	vmov.f32	s16, s4
    9314:	eb00039c 	bl	a18c <V3DWrite32>
    9318:	eeb00a4a 	vmov.f32	s0, s20
    931c:	e1a00004 	mov	r0, r4
    9320:	eb0003b0 	bl	a1e8 <V3DFloat32>
    9324:	eeb00a69 	vmov.f32	s0, s19
    9328:	e1a00004 	mov	r0, r4
    932c:	eb0003ad 	bl	a1e8 <V3DFloat32>
    9330:	eeb00a49 	vmov.f32	s0, s18
    9334:	e1a00004 	mov	r0, r4
    9338:	eb0003aa 	bl	a1e8 <V3DFloat32>
    933c:	eeb00a68 	vmov.f32	s0, s17
    9340:	e1a00004 	mov	r0, r4
    9344:	eb0003a7 	bl	a1e8 <V3DFloat32>
    9348:	eeb00a48 	vmov.f32	s0, s16
    934c:	e1a00004 	mov	r0, r4
    9350:	eb0003a4 	bl	a1e8 <V3DFloat32>
    9354:	e5943030 	ldr	r3, [r4, #48]	; 0x30
    9358:	e2833001 	add	r3, r3, #1
    935c:	e5843030 	str	r3, [r4, #48]	; 0x30
    9360:	e28dd008 	add	sp, sp, #8
    9364:	ecbd8b06 	vpop	{d8-d10}
    9368:	e8bd8010 	pop	{r4, pc}

0000936c <AddVertex>:
    936c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9370:	e1a04000 	mov	r4, r0
    9374:	e59f73dc 	ldr	r7, [pc, #988]	; 9758 <AddVertex+0x3ec>
    9378:	e24dd014 	sub	sp, sp, #20
    937c:	eb00035d 	bl	a0f8 <V3DClearOffsetVertex>
    9380:	e1a00004 	mov	r0, r4
    9384:	eb000360 	bl	a10c <V3DSetOffsetBeginVertex>
    9388:	e59f33cc 	ldr	r3, [pc, #972]	; 975c <AddVertex+0x3f0>
    938c:	e1a00004 	mov	r0, r4
    9390:	eeb71a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    9394:	e5932000 	ldr	r2, [r3]
    9398:	ed9f2aed 	vldr	s4, [pc, #948]	; 9754 <AddVertex+0x3e8>
    939c:	eef00a41 	vmov.f32	s1, s2
    93a0:	e3520b0a 	cmp	r2, #10240	; 0x2800
    93a4:	eef01a42 	vmov.f32	s3, s4
    93a8:	c3a02000 	movgt	r2, #0
    93ac:	c5832000 	strgt	r2, [r3]
    93b0:	e3a02000 	mov	r2, #0
    93b4:	e1d350f0 	ldrsh	r5, [r3]
    93b8:	eeb00a41 	vmov.f32	s0, s2
    93bc:	e1a01005 	mov	r1, r5
    93c0:	ebffffc5 	bl	92dc <V3DAddPreVertex>
    93c4:	eef71a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    93c8:	e3a02c0f 	mov	r2, #3840	; 0xf00
    93cc:	ed9f2ae0 	vldr	s4, [pc, #896]	; 9754 <AddVertex+0x3e8>
    93d0:	e3a01b0a 	mov	r1, #10240	; 0x2800
    93d4:	e1a00004 	mov	r0, r4
    93d8:	eeb01a42 	vmov.f32	s2, s4
    93dc:	eef00a61 	vmov.f32	s1, s3
    93e0:	eeb00a61 	vmov.f32	s0, s3
    93e4:	ebffffbc 	bl	92dc <V3DAddPreVertex>
    93e8:	eeb72a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    93ec:	e3a02000 	mov	r2, #0
    93f0:	eddf1ad7 	vldr	s3, [pc, #860]	; 9754 <AddVertex+0x3e8>
    93f4:	e3a01b0a 	mov	r1, #10240	; 0x2800
    93f8:	e1a00004 	mov	r0, r4
    93fc:	eeb01a61 	vmov.f32	s2, s3
    9400:	eef00a42 	vmov.f32	s1, s4
    9404:	eeb00a42 	vmov.f32	s0, s4
    9408:	ebffffb3 	bl	92dc <V3DAddPreVertex>
    940c:	eeb71a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    9410:	e3a02000 	mov	r2, #0
    9414:	ed9f2ace 	vldr	s4, [pc, #824]	; 9754 <AddVertex+0x3e8>
    9418:	e1a01005 	mov	r1, r5
    941c:	e1a00004 	mov	r0, r4
    9420:	eef01a42 	vmov.f32	s3, s4
    9424:	eef00a41 	vmov.f32	s1, s2
    9428:	eeb00a41 	vmov.f32	s0, s2
    942c:	ebffffaa 	bl	92dc <V3DAddPreVertex>
    9430:	eeb72a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    9434:	e3a02c0f 	mov	r2, #3840	; 0xf00
    9438:	eddf1ac5 	vldr	s3, [pc, #788]	; 9754 <AddVertex+0x3e8>
    943c:	e1a01005 	mov	r1, r5
    9440:	e1a00004 	mov	r0, r4
    9444:	eeb01a61 	vmov.f32	s2, s3
    9448:	eef00a42 	vmov.f32	s1, s4
    944c:	eeb00a42 	vmov.f32	s0, s4
    9450:	ebffffa1 	bl	92dc <V3DAddPreVertex>
    9454:	eef71a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    9458:	e3a02c0f 	mov	r2, #3840	; 0xf00
    945c:	ed9f2abc 	vldr	s4, [pc, #752]	; 9754 <AddVertex+0x3e8>
    9460:	e3a01b0a 	mov	r1, #10240	; 0x2800
    9464:	e1a00004 	mov	r0, r4
    9468:	eeb01a42 	vmov.f32	s2, s4
    946c:	eef00a61 	vmov.f32	s1, s3
    9470:	eeb00a61 	vmov.f32	s0, s3
    9474:	ebffff98 	bl	92dc <V3DAddPreVertex>
    9478:	eeb71a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    947c:	e3a02c0f 	mov	r2, #3840	; 0xf00
    9480:	ed9f2ab3 	vldr	s4, [pc, #716]	; 9754 <AddVertex+0x3e8>
    9484:	e1a01005 	mov	r1, r5
    9488:	e1a00004 	mov	r0, r4
    948c:	eef01a42 	vmov.f32	s3, s4
    9490:	eef00a41 	vmov.f32	s1, s2
    9494:	eeb00a41 	vmov.f32	s0, s2
    9498:	ebffff8f 	bl	92dc <V3DAddPreVertex>
    949c:	eef71a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    94a0:	e3a02c1e 	mov	r2, #7680	; 0x1e00
    94a4:	ed9f2aaa 	vldr	s4, [pc, #680]	; 9754 <AddVertex+0x3e8>
    94a8:	e1a01005 	mov	r1, r5
    94ac:	e1a00004 	mov	r0, r4
    94b0:	eeb01a42 	vmov.f32	s2, s4
    94b4:	eef00a61 	vmov.f32	s1, s3
    94b8:	eeb00a61 	vmov.f32	s0, s3
    94bc:	ebffff86 	bl	92dc <V3DAddPreVertex>
    94c0:	eeb72a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    94c4:	e3a02c1e 	mov	r2, #7680	; 0x1e00
    94c8:	eddf1aa1 	vldr	s3, [pc, #644]	; 9754 <AddVertex+0x3e8>
    94cc:	e3a01b0a 	mov	r1, #10240	; 0x2800
    94d0:	e1a00004 	mov	r0, r4
    94d4:	eeb01a61 	vmov.f32	s2, s3
    94d8:	eef00a42 	vmov.f32	s1, s4
    94dc:	eeb00a42 	vmov.f32	s0, s4
    94e0:	ebffff7d 	bl	92dc <V3DAddPreVertex>
    94e4:	eeb71a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    94e8:	e3a02c0f 	mov	r2, #3840	; 0xf00
    94ec:	ed9f2a98 	vldr	s4, [pc, #608]	; 9754 <AddVertex+0x3e8>
    94f0:	e1a01005 	mov	r1, r5
    94f4:	e1a00004 	mov	r0, r4
    94f8:	eef01a42 	vmov.f32	s3, s4
    94fc:	eef00a41 	vmov.f32	s1, s2
    9500:	eeb00a41 	vmov.f32	s0, s2
    9504:	ebffff74 	bl	92dc <V3DAddPreVertex>
    9508:	eeb72a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    950c:	e3a02c1e 	mov	r2, #7680	; 0x1e00
    9510:	eddf1a8f 	vldr	s3, [pc, #572]	; 9754 <AddVertex+0x3e8>
    9514:	e3a01b0a 	mov	r1, #10240	; 0x2800
    9518:	e1a00004 	mov	r0, r4
    951c:	eeb01a61 	vmov.f32	s2, s3
    9520:	eef00a42 	vmov.f32	s1, s4
    9524:	eeb00a42 	vmov.f32	s0, s4
    9528:	ebffff6b 	bl	92dc <V3DAddPreVertex>
    952c:	eef71a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    9530:	e3a02c0f 	mov	r2, #3840	; 0xf00
    9534:	ed9f2a86 	vldr	s4, [pc, #536]	; 9754 <AddVertex+0x3e8>
    9538:	e3a01b0a 	mov	r1, #10240	; 0x2800
    953c:	e1a00004 	mov	r0, r4
    9540:	eeb01a42 	vmov.f32	s2, s4
    9544:	eef00a61 	vmov.f32	s1, s3
    9548:	eeb00a61 	vmov.f32	s0, s3
    954c:	ebffff62 	bl	92dc <V3DAddPreVertex>
    9550:	eb000246 	bl	9e70 <init_random>
    9554:	e3a03000 	mov	r3, #0
    9558:	e1a02203 	lsl	r2, r3, #4
    955c:	e3a0b000 	mov	fp, #0
    9560:	e58d2008 	str	r2, [sp, #8]
    9564:	e59fe1f0 	ldr	lr, [pc, #496]	; 975c <AddVertex+0x3f0>
    9568:	e3a0600f 	mov	r6, #15
    956c:	e58d300c 	str	r3, [sp, #12]
    9570:	e59e2004 	ldr	r2, [lr, #4]
    9574:	e59d3008 	ldr	r3, [sp, #8]
    9578:	e0622182 	rsb	r2, r2, r2, lsl #3
    957c:	eeb71a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    9580:	e2822040 	add	r2, r2, #64	; 0x40
    9584:	ed9f2a72 	vldr	s4, [pc, #456]	; 9754 <AddVertex+0x3e8>
    9588:	e6ef2072 	uxtb	r2, r2
    958c:	e1a0520b 	lsl	r5, fp, #4
    9590:	e28bb028 	add	fp, fp, #40	; 0x28
    9594:	e1a02082 	lsl	r2, r2, #1
    9598:	eef01a42 	vmov.f32	s3, s4
    959c:	e19700b2 	ldrh	r0, [r7, r2]
    95a0:	e59e2004 	ldr	r2, [lr, #4]
    95a4:	eef00a41 	vmov.f32	s1, s2
    95a8:	e6bf0070 	sxth	r0, r0
    95ac:	e0622182 	rsb	r2, r2, r2, lsl #3
    95b0:	eeb00a41 	vmov.f32	s0, s2
    95b4:	e6ef2072 	uxtb	r2, r2
    95b8:	e0800100 	add	r0, r0, r0, lsl #2
    95bc:	e1a02082 	lsl	r2, r2, #1
    95c0:	e197c0b2 	ldrh	ip, [r7, r2]
    95c4:	e59e2004 	ldr	r2, [lr, #4]
    95c8:	e6bfc07c 	sxth	ip, ip
    95cc:	e0622182 	rsb	r2, r2, r2, lsl #3
    95d0:	e08cc10c 	add	ip, ip, ip, lsl #2
    95d4:	e2822095 	add	r2, r2, #149	; 0x95
    95d8:	e6ef2072 	uxtb	r2, r2
    95dc:	e1a02082 	lsl	r2, r2, #1
    95e0:	e19780b2 	ldrh	r8, [r7, r2]
    95e4:	e59e2004 	ldr	r2, [lr, #4]
    95e8:	e6bf8078 	sxth	r8, r8
    95ec:	e0622182 	rsb	r2, r2, r2, lsl #3
    95f0:	e0888108 	add	r8, r8, r8, lsl #2
    95f4:	e2822055 	add	r2, r2, #85	; 0x55
    95f8:	e6ef2072 	uxtb	r2, r2
    95fc:	e1a02082 	lsl	r2, r2, #1
    9600:	e19790b2 	ldrh	r9, [r7, r2]
    9604:	e59e2004 	ldr	r2, [lr, #4]
    9608:	e6bf9079 	sxth	r9, r9
    960c:	e0622182 	rsb	r2, r2, r2, lsl #3
    9610:	e0899109 	add	r9, r9, r9, lsl #2
    9614:	e28220ea 	add	r2, r2, #234	; 0xea
    9618:	e6ef2072 	uxtb	r2, r2
    961c:	e1a02082 	lsl	r2, r2, #1
    9620:	e19720b2 	ldrh	r2, [r7, r2]
    9624:	e58d2004 	str	r2, [sp, #4]
    9628:	e59e2004 	ldr	r2, [lr, #4]
    962c:	e59e1004 	ldr	r1, [lr, #4]
    9630:	e0622182 	rsb	r2, r2, r2, lsl #3
    9634:	e59ee004 	ldr	lr, [lr, #4]
    9638:	e28220aa 	add	r2, r2, #170	; 0xaa
    963c:	e0611181 	rsb	r1, r1, r1, lsl #3
    9640:	e6ef2072 	uxtb	r2, r2
    9644:	e06ee18e 	rsb	lr, lr, lr, lsl #3
    9648:	e1a02082 	lsl	r2, r2, #1
    964c:	e28ee040 	add	lr, lr, #64	; 0x40
    9650:	e197a0b2 	ldrh	sl, [r7, r2]
    9654:	e59f2104 	ldr	r2, [pc, #260]	; 9760 <AddVertex+0x3f4>
    9658:	e6bfa07a 	sxth	sl, sl
    965c:	e0022001 	and	r2, r2, r1
    9660:	e08aa10a 	add	sl, sl, sl, lsl #2
    9664:	e3520000 	cmp	r2, #0
    9668:	b2422001 	sublt	r2, r2, #1
    966c:	b1e02c02 	mvnlt	r2, r2, lsl #24
    9670:	b1e02c22 	mvnlt	r2, r2, lsr #24
    9674:	b2822001 	addlt	r2, r2, #1
    9678:	e1a02082 	lsl	r2, r2, #1
    967c:	e19710b2 	ldrh	r1, [r7, r2]
    9680:	e59f20d8 	ldr	r2, [pc, #216]	; 9760 <AddVertex+0x3f4>
    9684:	e1055681 	smlabb	r5, r1, r6, r5
    9688:	e002200e 	and	r2, r2, lr
    968c:	e3520000 	cmp	r2, #0
    9690:	e6ff5075 	uxth	r5, r5
    9694:	e0851100 	add	r1, r5, r0, lsl #2
    9698:	b2422001 	sublt	r2, r2, #1
    969c:	e6bf1071 	sxth	r1, r1
    96a0:	e1a00004 	mov	r0, r4
    96a4:	b1e02c02 	mvnlt	r2, r2, lsl #24
    96a8:	b1e02c22 	mvnlt	r2, r2, lsr #24
    96ac:	b2822001 	addlt	r2, r2, #1
    96b0:	e1a02082 	lsl	r2, r2, #1
    96b4:	e19720b2 	ldrh	r2, [r7, r2]
    96b8:	e1063682 	smlabb	r6, r2, r6, r3
    96bc:	e6ff6076 	uxth	r6, r6
    96c0:	e086210c 	add	r2, r6, ip, lsl #2
    96c4:	e6bf2072 	sxth	r2, r2
    96c8:	ebffff03 	bl	92dc <V3DAddPreVertex>
    96cc:	eef71a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    96d0:	e1a00004 	mov	r0, r4
    96d4:	ed9f2a1e 	vldr	s4, [pc, #120]	; 9754 <AddVertex+0x3e8>
    96d8:	e0862109 	add	r2, r6, r9, lsl #2
    96dc:	e0851108 	add	r1, r5, r8, lsl #2
    96e0:	e6bf2072 	sxth	r2, r2
    96e4:	eeb01a42 	vmov.f32	s2, s4
    96e8:	e6bf1071 	sxth	r1, r1
    96ec:	eef00a61 	vmov.f32	s1, s3
    96f0:	eeb00a61 	vmov.f32	s0, s3
    96f4:	ebfffef8 	bl	92dc <V3DAddPreVertex>
    96f8:	e1dd10f4 	ldrsh	r1, [sp, #4]
    96fc:	e1a00004 	mov	r0, r4
    9700:	eeb72a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    9704:	e0811101 	add	r1, r1, r1, lsl #2
    9708:	eddf1a11 	vldr	s3, [pc, #68]	; 9754 <AddVertex+0x3e8>
    970c:	e086210a 	add	r2, r6, sl, lsl #2
    9710:	e0851101 	add	r1, r5, r1, lsl #2
    9714:	e6bf2072 	sxth	r2, r2
    9718:	eeb01a61 	vmov.f32	s2, s3
    971c:	e6bf1071 	sxth	r1, r1
    9720:	eef00a42 	vmov.f32	s1, s4
    9724:	eeb00a42 	vmov.f32	s0, s4
    9728:	ebfffeeb 	bl	92dc <V3DAddPreVertex>
    972c:	e59d300c 	ldr	r3, [sp, #12]
    9730:	e35b0d0a 	cmp	fp, #640	; 0x280
    9734:	1affff8a 	bne	9564 <AddVertex+0x1f8>
    9738:	e2833028 	add	r3, r3, #40	; 0x28
    973c:	e3530e19 	cmp	r3, #400	; 0x190
    9740:	1affff84 	bne	9558 <AddVertex+0x1ec>
    9744:	e1a00004 	mov	r0, r4
    9748:	e28dd014 	add	sp, sp, #20
    974c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9750:	ea000273 	b	a124 <V3DSetOffsetEndVertex>
    9754:	00000000 	andeq	r0, r0, r0
    9758:	0001c024 	andeq	ip, r1, r4, lsr #32
    975c:	0001d708 	andeq	sp, r1, r8, lsl #14
    9760:	800000ff 	strdhi	r0, [r0], -pc	; <UNPREDICTABLE>

00009764 <L2CacheAndMiscCacheClear>:
    9764:	e3a035ff 	mov	r3, #1069547520	; 0x3fc00000
    9768:	e3a02004 	mov	r2, #4
    976c:	e5832020 	str	r2, [r3, #32]
    9770:	e59f2008 	ldr	r2, [pc, #8]	; 9780 <L2CacheAndMiscCacheClear+0x1c>
    9774:	e5832024 	str	r2, [r3, #36]	; 0x24
    9778:	f57ff05f 	dmb	sy
    977c:	e12fff1e 	bx	lr
    9780:	0f0f0f0f 	svceq	0x000f0f0f

00009784 <Present>:
    9784:	e92d4010 	push	{r4, lr}
    9788:	e59f4010 	ldr	r4, [pc, #16]	; 97a0 <Present+0x1c>
    978c:	e5940000 	ldr	r0, [r4]
    9790:	ebfffea5 	bl	922c <V3DControlPresentBinning>
    9794:	e5940000 	ldr	r0, [r4]
    9798:	e8bd4010 	pop	{r4, lr}
    979c:	eafffeb1 	b	9268 <V3DControlPresentRendering>
    97a0:	0001c000 	andeq	ip, r1, r0

000097a4 <debug_output>:
    97a4:	e92d4010 	push	{r4, lr}
    97a8:	e3a045ff 	mov	r4, #1069547520	; 0x3fc00000
    97ac:	e59f005c 	ldr	r0, [pc, #92]	; 9810 <debug_output+0x6c>
    97b0:	e5941f20 	ldr	r1, [r4, #3872]	; 0xf20
    97b4:	eb0000a0 	bl	9a3c <uart_debug_puts>
    97b8:	e5941410 	ldr	r1, [r4, #1040]	; 0x410
    97bc:	e59f0050 	ldr	r0, [pc, #80]	; 9814 <debug_output+0x70>
    97c0:	eb00009d 	bl	9a3c <uart_debug_puts>
    97c4:	e594143c 	ldr	r1, [r4, #1084]	; 0x43c
    97c8:	e59f0048 	ldr	r0, [pc, #72]	; 9818 <debug_output+0x74>
    97cc:	eb00009a 	bl	9a3c <uart_debug_puts>
    97d0:	e5941500 	ldr	r1, [r4, #1280]	; 0x500
    97d4:	e59f0040 	ldr	r0, [pc, #64]	; 981c <debug_output+0x78>
    97d8:	eb000097 	bl	9a3c <uart_debug_puts>
    97dc:	e5941f00 	ldr	r1, [r4, #3840]	; 0xf00
    97e0:	e59f0038 	ldr	r0, [pc, #56]	; 9820 <debug_output+0x7c>
    97e4:	eb000094 	bl	9a3c <uart_debug_puts>
    97e8:	e5941f04 	ldr	r1, [r4, #3844]	; 0xf04
    97ec:	e59f0030 	ldr	r0, [pc, #48]	; 9824 <debug_output+0x80>
    97f0:	eb000091 	bl	9a3c <uart_debug_puts>
    97f4:	e5941f10 	ldr	r1, [r4, #3856]	; 0xf10
    97f8:	e59f0028 	ldr	r0, [pc, #40]	; 9828 <debug_output+0x84>
    97fc:	eb00008e 	bl	9a3c <uart_debug_puts>
    9800:	e5941310 	ldr	r1, [r4, #784]	; 0x310
    9804:	e59f0020 	ldr	r0, [pc, #32]	; 982c <debug_output+0x88>
    9808:	e8bd4010 	pop	{r4, lr}
    980c:	ea00008a 	b	9a3c <uart_debug_puts>
    9810:	0001b311 	andeq	fp, r1, r1, lsl r3
    9814:	0001b324 	andeq	fp, r1, r4, lsr #6
    9818:	0001b338 	andeq	fp, r1, r8, lsr r3
    981c:	0001b34c 	andeq	fp, r1, ip, asr #6
    9820:	0001b360 	andeq	fp, r1, r0, ror #6
    9824:	0001b374 	andeq	fp, r1, r4, ror r3
    9828:	0001b388 	andeq	fp, r1, r8, lsl #7
    982c:	0001b39c 	muleq	r1, ip, r3

00009830 <DmaBlit>:
    9830:	e92d4070 	push	{r4, r5, r6, lr}
    9834:	e1a05000 	mov	r5, r0
    9838:	e3020710 	movw	r0, #10000	; 0x2710
    983c:	e1a04002 	mov	r4, r2
    9840:	e1a06001 	mov	r6, r1
    9844:	eb0001a5 	bl	9ee0 <usleep>
    9848:	e3a03a07 	mov	r3, #28672	; 0x7000
    984c:	e3a00001 	mov	r0, #1
    9850:	e3a02e11 	mov	r2, #272	; 0x110
    9854:	e5830ff0 	str	r0, [r3, #4080]	; 0xff0
    9858:	e59f3028 	ldr	r3, [pc, #40]	; 9888 <DmaBlit+0x58>
    985c:	e5832000 	str	r2, [r3]
    9860:	e3a02000 	mov	r2, #0
    9864:	e5836004 	str	r6, [r3, #4]
    9868:	e5835008 	str	r5, [r3, #8]
    986c:	e583400c 	str	r4, [r3, #12]
    9870:	e5832010 	str	r2, [r3, #16]
    9874:	e5832014 	str	r2, [r3, #20]
    9878:	e59f200c 	ldr	r2, [pc, #12]	; 988c <DmaBlit+0x5c>
    987c:	e5823004 	str	r3, [r2, #4]
    9880:	e5820000 	str	r0, [r2]
    9884:	e8bd8070 	pop	{r4, r5, r6, pc}
    9888:	0081d800 	addeq	sp, r1, r0, lsl #16
    988c:	3f007000 	svccc	0x00007000

00009890 <testTriangle>:
    9890:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    9894:	e3a04000 	mov	r4, #0
    9898:	e59f50b4 	ldr	r5, [pc, #180]	; 9954 <testTriangle+0xc4>
    989c:	e1a07000 	mov	r7, r0
    98a0:	e59f60b0 	ldr	r6, [pc, #176]	; 9958 <testTriangle+0xc8>
    98a4:	e5864004 	str	r4, [r6, #4]
    98a8:	ebfffce5 	bl	8c44 <init_render_chunk_buffer>
    98ac:	e59f10a8 	ldr	r1, [pc, #168]	; 995c <testTriangle+0xcc>
    98b0:	e5950000 	ldr	r0, [r5]
    98b4:	eb0001f6 	bl	a094 <V3DAlloc>
    98b8:	e5950000 	ldr	r0, [r5]
    98bc:	eb00021c 	bl	a134 <V3DLock>
    98c0:	e5950000 	ldr	r0, [r5]
    98c4:	ebfffea8 	bl	936c <AddVertex>
    98c8:	e59f0090 	ldr	r0, [pc, #144]	; 9960 <testTriangle+0xd0>
    98cc:	e1a01004 	mov	r1, r4
    98d0:	eb000059 	bl	9a3c <uart_debug_puts>
    98d4:	e5950000 	ldr	r0, [r5]
    98d8:	ebfffd59 	bl	8e44 <V3DControlListCreateBinning>
    98dc:	e59f0080 	ldr	r0, [pc, #128]	; 9964 <testTriangle+0xd4>
    98e0:	e1a01004 	mov	r1, r4
    98e4:	eb000054 	bl	9a3c <uart_debug_puts>
    98e8:	e59f106c 	ldr	r1, [pc, #108]	; 995c <testTriangle+0xcc>
    98ec:	e5950000 	ldr	r0, [r5]
    98f0:	ebfffe07 	bl	9114 <V3DControlListCreateRendering>
    98f4:	e59f006c 	ldr	r0, [pc, #108]	; 9968 <testTriangle+0xd8>
    98f8:	e1a01004 	mov	r1, r4
    98fc:	eb00004e 	bl	9a3c <uart_debug_puts>
    9900:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
    9904:	e59f2060 	ldr	r2, [pc, #96]	; 996c <testTriangle+0xdc>
    9908:	e0823104 	add	r3, r2, r4, lsl #2
    990c:	e2844001 	add	r4, r4, #1
    9910:	e3540902 	cmp	r4, #32768	; 0x8000
    9914:	edd37a00 	vldr	s15, [r3]
    9918:	ee777aa7 	vadd.f32	s15, s15, s15
    991c:	ee677a87 	vmul.f32	s15, s15, s14
    9920:	edc37a00 	vstr	s15, [r3]
    9924:	1afffff7 	bne	9908 <testTriangle+0x78>
    9928:	e5963004 	ldr	r3, [r6, #4]
    992c:	e5950000 	ldr	r0, [r5]
    9930:	e2833001 	add	r3, r3, #1
    9934:	e5863004 	str	r3, [r6, #4]
    9938:	ebfffe8b 	bl	936c <AddVertex>
    993c:	ebffff90 	bl	9784 <Present>
    9940:	e59f1014 	ldr	r1, [pc, #20]	; 995c <testTriangle+0xcc>
    9944:	e3a0294b 	mov	r2, #1228800	; 0x12c000
    9948:	e1a00007 	mov	r0, r7
    994c:	ebffffb7 	bl	9830 <DmaBlit>
    9950:	eafffff4 	b	9928 <testTriangle+0x98>
    9954:	0001c000 	andeq	ip, r1, r0
    9958:	0001d708 	andeq	sp, r1, r8, lsl #14
    995c:	0081db00 	addeq	sp, r1, r0, lsl #22
    9960:	0001b3b0 			; <UNDEFINED> instruction: 0x0001b3b0
    9964:	0001b3c0 	andeq	fp, r1, r0, asr #7
    9968:	0001b3e2 	andeq	fp, r1, r2, ror #7
    996c:	00949b00 	addseq	r9, r4, r0, lsl #22

00009970 <uart_init>:
    9970:	e59f304c 	ldr	r3, [pc, #76]	; 99c4 <uart_init+0x54>
    9974:	e3a01000 	mov	r1, #0
    9978:	e59f2048 	ldr	r2, [pc, #72]	; 99c8 <uart_init+0x58>
    997c:	e3a00903 	mov	r0, #49152	; 0xc000
    9980:	e5831030 	str	r1, [r3, #48]	; 0x30
    9984:	e5821094 	str	r1, [r2, #148]	; 0x94
    9988:	e5820098 	str	r0, [r2, #152]	; 0x98
    998c:	e5821098 	str	r1, [r2, #152]	; 0x98
    9990:	e30027ff 	movw	r2, #2047	; 0x7ff
    9994:	e5832044 	str	r2, [r3, #68]	; 0x44
    9998:	e3a02001 	mov	r2, #1
    999c:	e5832024 	str	r2, [r3, #36]	; 0x24
    99a0:	e3a02028 	mov	r2, #40	; 0x28
    99a4:	e5832028 	str	r2, [r3, #40]	; 0x28
    99a8:	e3a02070 	mov	r2, #112	; 0x70
    99ac:	e583202c 	str	r2, [r3, #44]	; 0x2c
    99b0:	e30027f2 	movw	r2, #2034	; 0x7f2
    99b4:	e5832038 	str	r2, [r3, #56]	; 0x38
    99b8:	e3002301 	movw	r2, #769	; 0x301
    99bc:	e5832030 	str	r2, [r3, #48]	; 0x30
    99c0:	e12fff1e 	bx	lr
    99c4:	3f201000 	svccc	0x00201000
    99c8:	3f200000 	svccc	0x00200000

000099cc <uart_putc>:
    99cc:	e59f2014 	ldr	r2, [pc, #20]	; 99e8 <uart_putc+0x1c>
    99d0:	e5923018 	ldr	r3, [r2, #24]
    99d4:	e3130020 	tst	r3, #32
    99d8:	1afffffc 	bne	99d0 <uart_putc+0x4>
    99dc:	e59f3004 	ldr	r3, [pc, #4]	; 99e8 <uart_putc+0x1c>
    99e0:	e5830000 	str	r0, [r3]
    99e4:	e12fff1e 	bx	lr
    99e8:	3f201000 	svccc	0x00201000

000099ec <uart_getc>:
    99ec:	e59f3010 	ldr	r3, [pc, #16]	; 9a04 <uart_getc+0x18>
    99f0:	e5930018 	ldr	r0, [r3, #24]
    99f4:	e2100010 	ands	r0, r0, #16
    99f8:	15930000 	ldrne	r0, [r3]
    99fc:	16ef0070 	uxtbne	r0, r0
    9a00:	e12fff1e 	bx	lr
    9a04:	3f201000 	svccc	0x00201000

00009a08 <uart_puts>:
    9a08:	e2401001 	sub	r1, r0, #1
    9a0c:	e92d4010 	push	{r4, lr}
    9a10:	e5f10001 	ldrb	r0, [r1, #1]!
    9a14:	e3500000 	cmp	r0, #0
    9a18:	0a000006 	beq	9a38 <uart_puts+0x30>
    9a1c:	ebffffea 	bl	99cc <uart_putc>
    9a20:	e5d13000 	ldrb	r3, [r1]
    9a24:	e353000a 	cmp	r3, #10
    9a28:	1afffff8 	bne	9a10 <uart_puts+0x8>
    9a2c:	e3a0000d 	mov	r0, #13
    9a30:	ebffffe5 	bl	99cc <uart_putc>
    9a34:	eafffff5 	b	9a10 <uart_puts+0x8>
    9a38:	e8bd8010 	pop	{r4, pc}

00009a3c <uart_debug_puts>:
    9a3c:	e92d4070 	push	{r4, r5, r6, lr}
    9a40:	e1a04000 	mov	r4, r0
    9a44:	e1a05001 	mov	r5, r1
    9a48:	e5d43000 	ldrb	r3, [r4]
    9a4c:	e3530000 	cmp	r3, #0
    9a50:	0a00000a 	beq	9a80 <uart_debug_puts+0x44>
    9a54:	e353000a 	cmp	r3, #10
    9a58:	1a000005 	bne	9a74 <uart_debug_puts+0x38>
    9a5c:	e3a00020 	mov	r0, #32
    9a60:	ebffffd9 	bl	99cc <uart_putc>
    9a64:	e1a00005 	mov	r0, r5
    9a68:	eb0000b0 	bl	9d30 <uart_put_dword>
    9a6c:	e3a0000d 	mov	r0, #13
    9a70:	ebffffd5 	bl	99cc <uart_putc>
    9a74:	e4d40001 	ldrb	r0, [r4], #1
    9a78:	ebffffd3 	bl	99cc <uart_putc>
    9a7c:	eafffff1 	b	9a48 <uart_debug_puts+0xc>
    9a80:	e8bd8070 	pop	{r4, r5, r6, pc}

00009a84 <uart_dump>:
    9a84:	e92d4070 	push	{r4, r5, r6, lr}
    9a88:	e2105003 	ands	r5, r0, #3
    9a8c:	01a06121 	lsreq	r6, r1, #2
    9a90:	01a04000 	moveq	r4, r0
    9a94:	0a00000d 	beq	9ad0 <uart_dump+0x4c>
    9a98:	e8bd8070 	pop	{r4, r5, r6, pc}
    9a9c:	e3150003 	tst	r5, #3
    9aa0:	1a000005 	bne	9abc <uart_dump+0x38>
    9aa4:	e59f0040 	ldr	r0, [pc, #64]	; 9aec <uart_dump+0x68>
    9aa8:	ebffffd6 	bl	9a08 <uart_puts>
    9aac:	e1a00004 	mov	r0, r4
    9ab0:	eb00009e 	bl	9d30 <uart_put_dword>
    9ab4:	e59f0034 	ldr	r0, [pc, #52]	; 9af0 <uart_dump+0x6c>
    9ab8:	ebffffd2 	bl	9a08 <uart_puts>
    9abc:	e4940004 	ldr	r0, [r4], #4
    9ac0:	e2855001 	add	r5, r5, #1
    9ac4:	eb000099 	bl	9d30 <uart_put_dword>
    9ac8:	e3a00020 	mov	r0, #32
    9acc:	ebffffbe 	bl	99cc <uart_putc>
    9ad0:	e1550006 	cmp	r5, r6
    9ad4:	1afffff0 	bne	9a9c <uart_dump+0x18>
    9ad8:	e59f000c 	ldr	r0, [pc, #12]	; 9aec <uart_dump+0x68>
    9adc:	ebffffc9 	bl	9a08 <uart_puts>
    9ae0:	e59f0004 	ldr	r0, [pc, #4]	; 9aec <uart_dump+0x68>
    9ae4:	e8bd4070 	pop	{r4, r5, r6, lr}
    9ae8:	eaffffc6 	b	9a08 <uart_puts>
    9aec:	0001b259 	andeq	fp, r1, r9, asr r2
    9af0:	0001b406 	andeq	fp, r1, r6, lsl #8

00009af4 <uart_bytedump>:
    9af4:	e92d4070 	push	{r4, r5, r6, lr}
    9af8:	e1a05000 	mov	r5, r0
    9afc:	e0806001 	add	r6, r0, r1
    9b00:	e1a04000 	mov	r4, r0
    9b04:	e1540006 	cmp	r4, r6
    9b08:	e0653004 	rsb	r3, r5, r4
    9b0c:	0a00000c 	beq	9b44 <uart_bytedump+0x50>
    9b10:	e313000f 	tst	r3, #15
    9b14:	1a000005 	bne	9b30 <uart_bytedump+0x3c>
    9b18:	e59f0038 	ldr	r0, [pc, #56]	; 9b58 <uart_bytedump+0x64>
    9b1c:	ebffffb9 	bl	9a08 <uart_puts>
    9b20:	e1a00004 	mov	r0, r4
    9b24:	eb000081 	bl	9d30 <uart_put_dword>
    9b28:	e59f002c 	ldr	r0, [pc, #44]	; 9b5c <uart_bytedump+0x68>
    9b2c:	ebffffb5 	bl	9a08 <uart_puts>
    9b30:	e4d40001 	ldrb	r0, [r4], #1
    9b34:	eb0000a1 	bl	9dc0 <uart_char_putc>
    9b38:	e3a00020 	mov	r0, #32
    9b3c:	ebffffa2 	bl	99cc <uart_putc>
    9b40:	eaffffef 	b	9b04 <uart_bytedump+0x10>
    9b44:	e59f000c 	ldr	r0, [pc, #12]	; 9b58 <uart_bytedump+0x64>
    9b48:	ebffffae 	bl	9a08 <uart_puts>
    9b4c:	e59f0004 	ldr	r0, [pc, #4]	; 9b58 <uart_bytedump+0x64>
    9b50:	e8bd4070 	pop	{r4, r5, r6, lr}
    9b54:	eaffffab 	b	9a08 <uart_puts>
    9b58:	0001b259 	andeq	fp, r1, r9, asr r2
    9b5c:	0001b406 	andeq	fp, r1, r6, lsl #8

00009b60 <set_char_color>:
    9b60:	e59f3004 	ldr	r3, [pc, #4]	; 9b6c <set_char_color+0xc>
    9b64:	e5830000 	str	r0, [r3]
    9b68:	e12fff1e 	bx	lr
    9b6c:	0001c004 	andeq	ip, r1, r4

00009b70 <reset_char_color>:
    9b70:	e59f3008 	ldr	r3, [pc, #8]	; 9b80 <reset_char_color+0x10>
    9b74:	e3e02000 	mvn	r2, #0
    9b78:	e5832000 	str	r2, [r3]
    9b7c:	e12fff1e 	bx	lr
    9b80:	0001c004 	andeq	ip, r1, r4

00009b84 <draw_char>:
    9b84:	e3500c01 	cmp	r0, #256	; 0x100
    9b88:	812fff1e 	bxhi	lr
    9b8c:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b90:	e1a05001 	mov	r5, r1
    9b94:	e59fb090 	ldr	fp, [pc, #144]	; 9c2c <draw_char+0xa8>
    9b98:	e1a04002 	mov	r4, r2
    9b9c:	e1a07000 	mov	r7, r0
    9ba0:	ebfffa52 	bl	84f0 <get_fontdata16x16>
    9ba4:	e21511fe 	ands	r1, r5, #-2147483585	; 0x8000003f
    9ba8:	e1a06247 	asr	r6, r7, #4
    9bac:	42411001 	submi	r1, r1, #1
    9bb0:	e207700f 	and	r7, r7, #15
    9bb4:	41e01d01 	mvnmi	r1, r1, lsl #26
    9bb8:	e0877406 	add	r7, r7, r6, lsl #8
    9bbc:	41e01d21 	mvnmi	r1, r1, lsr #26
    9bc0:	e0806207 	add	r6, r0, r7, lsl #4
    9bc4:	42811001 	addmi	r1, r1, #1
    9bc8:	e21421fe 	ands	r2, r4, #-2147483585	; 0x8000003f
    9bcc:	e286aa01 	add	sl, r6, #4096	; 0x1000
    9bd0:	e1a05201 	lsl	r5, r1, #4
    9bd4:	42422001 	submi	r2, r2, #1
    9bd8:	41e02d02 	mvnmi	r2, r2, lsl #26
    9bdc:	41e02d22 	mvnmi	r2, r2, lsr #26
    9be0:	42822001 	addmi	r2, r2, #1
    9be4:	e1a04202 	lsl	r4, r2, #4
    9be8:	e15a0006 	cmp	sl, r6
    9bec:	08bd8ff8 	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9bf0:	e2869010 	add	r9, r6, #16
    9bf4:	e1a07006 	mov	r7, r6
    9bf8:	e0668005 	rsb	r8, r6, r5
    9bfc:	e1590007 	cmp	r9, r7
    9c00:	e0881007 	add	r1, r8, r7
    9c04:	0a000005 	beq	9c20 <draw_char+0x9c>
    9c08:	e4d70001 	ldrb	r0, [r7], #1
    9c0c:	e1a02004 	mov	r2, r4
    9c10:	e3500000 	cmp	r0, #0
    9c14:	159b0000 	ldrne	r0, [fp]
    9c18:	ebfffbf8 	bl	8c00 <mailbox_fb_set_pixel>
    9c1c:	eafffff6 	b	9bfc <draw_char+0x78>
    9c20:	e2866c01 	add	r6, r6, #256	; 0x100
    9c24:	e2844001 	add	r4, r4, #1
    9c28:	eaffffee 	b	9be8 <draw_char+0x64>
    9c2c:	0001c004 	andeq	ip, r1, r4

00009c30 <draw_text>:
    9c30:	e92d4070 	push	{r4, r5, r6, lr}
    9c34:	e1a06002 	mov	r6, r2
    9c38:	e1a04000 	mov	r4, r0
    9c3c:	e0605001 	rsb	r5, r0, r1
    9c40:	e0851004 	add	r1, r5, r4
    9c44:	e4d40001 	ldrb	r0, [r4], #1
    9c48:	e3500000 	cmp	r0, #0
    9c4c:	0a000002 	beq	9c5c <draw_text+0x2c>
    9c50:	e1a02006 	mov	r2, r6
    9c54:	ebffffca 	bl	9b84 <draw_char>
    9c58:	eafffff8 	b	9c40 <draw_text+0x10>
    9c5c:	e8bd8070 	pop	{r4, r5, r6, pc}

00009c60 <draw_dword>:
    9c60:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    9c64:	e1a05000 	mov	r5, r0
    9c68:	e59f40bc 	ldr	r4, [pc, #188]	; 9d2c <draw_dword+0xcc>
    9c6c:	e1a06001 	mov	r6, r1
    9c70:	e1a07002 	mov	r7, r2
    9c74:	e0843e20 	add	r3, r4, r0, lsr #28
    9c78:	e5d30004 	ldrb	r0, [r3, #4]
    9c7c:	ebffffc0 	bl	9b84 <draw_char>
    9c80:	e7e33c55 	ubfx	r3, r5, #24, #4
    9c84:	e1a02007 	mov	r2, r7
    9c88:	e0843003 	add	r3, r4, r3
    9c8c:	e2861001 	add	r1, r6, #1
    9c90:	e5d30004 	ldrb	r0, [r3, #4]
    9c94:	ebffffba 	bl	9b84 <draw_char>
    9c98:	e7e33a55 	ubfx	r3, r5, #20, #4
    9c9c:	e1a02007 	mov	r2, r7
    9ca0:	e0843003 	add	r3, r4, r3
    9ca4:	e2861002 	add	r1, r6, #2
    9ca8:	e5d30004 	ldrb	r0, [r3, #4]
    9cac:	ebffffb4 	bl	9b84 <draw_char>
    9cb0:	e7e33855 	ubfx	r3, r5, #16, #4
    9cb4:	e1a02007 	mov	r2, r7
    9cb8:	e0843003 	add	r3, r4, r3
    9cbc:	e2861003 	add	r1, r6, #3
    9cc0:	e5d30004 	ldrb	r0, [r3, #4]
    9cc4:	ebffffae 	bl	9b84 <draw_char>
    9cc8:	e7e33655 	ubfx	r3, r5, #12, #4
    9ccc:	e1a02007 	mov	r2, r7
    9cd0:	e0843003 	add	r3, r4, r3
    9cd4:	e2861004 	add	r1, r6, #4
    9cd8:	e5d30004 	ldrb	r0, [r3, #4]
    9cdc:	ebffffa8 	bl	9b84 <draw_char>
    9ce0:	e7e33455 	ubfx	r3, r5, #8, #4
    9ce4:	e1a02007 	mov	r2, r7
    9ce8:	e0843003 	add	r3, r4, r3
    9cec:	e2861005 	add	r1, r6, #5
    9cf0:	e5d30004 	ldrb	r0, [r3, #4]
    9cf4:	ebffffa2 	bl	9b84 <draw_char>
    9cf8:	e7e33255 	ubfx	r3, r5, #4, #4
    9cfc:	e205500f 	and	r5, r5, #15
    9d00:	e0843003 	add	r3, r4, r3
    9d04:	e1a02007 	mov	r2, r7
    9d08:	e0844005 	add	r4, r4, r5
    9d0c:	e2861006 	add	r1, r6, #6
    9d10:	e5d30004 	ldrb	r0, [r3, #4]
    9d14:	ebffff9a 	bl	9b84 <draw_char>
    9d18:	e5d40004 	ldrb	r0, [r4, #4]
    9d1c:	e1a02007 	mov	r2, r7
    9d20:	e2861007 	add	r1, r6, #7
    9d24:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
    9d28:	eaffff95 	b	9b84 <draw_char>
    9d2c:	0001c004 	andeq	ip, r1, r4

00009d30 <uart_put_dword>:
    9d30:	e92d4070 	push	{r4, r5, r6, lr}
    9d34:	e1a05000 	mov	r5, r0
    9d38:	e59f407c 	ldr	r4, [pc, #124]	; 9dbc <uart_put_dword+0x8c>
    9d3c:	e0843e20 	add	r3, r4, r0, lsr #28
    9d40:	e5d30004 	ldrb	r0, [r3, #4]
    9d44:	ebffff20 	bl	99cc <uart_putc>
    9d48:	e7e33c55 	ubfx	r3, r5, #24, #4
    9d4c:	e0843003 	add	r3, r4, r3
    9d50:	e5d30004 	ldrb	r0, [r3, #4]
    9d54:	ebffff1c 	bl	99cc <uart_putc>
    9d58:	e7e33a55 	ubfx	r3, r5, #20, #4
    9d5c:	e0843003 	add	r3, r4, r3
    9d60:	e5d30004 	ldrb	r0, [r3, #4]
    9d64:	ebffff18 	bl	99cc <uart_putc>
    9d68:	e7e33855 	ubfx	r3, r5, #16, #4
    9d6c:	e0843003 	add	r3, r4, r3
    9d70:	e5d30004 	ldrb	r0, [r3, #4]
    9d74:	ebffff14 	bl	99cc <uart_putc>
    9d78:	e7e33655 	ubfx	r3, r5, #12, #4
    9d7c:	e0843003 	add	r3, r4, r3
    9d80:	e5d30004 	ldrb	r0, [r3, #4]
    9d84:	ebffff10 	bl	99cc <uart_putc>
    9d88:	e7e33455 	ubfx	r3, r5, #8, #4
    9d8c:	e0843003 	add	r3, r4, r3
    9d90:	e5d30004 	ldrb	r0, [r3, #4]
    9d94:	ebffff0c 	bl	99cc <uart_putc>
    9d98:	e7e33255 	ubfx	r3, r5, #4, #4
    9d9c:	e205500f 	and	r5, r5, #15
    9da0:	e0843003 	add	r3, r4, r3
    9da4:	e0844005 	add	r4, r4, r5
    9da8:	e5d30004 	ldrb	r0, [r3, #4]
    9dac:	ebffff06 	bl	99cc <uart_putc>
    9db0:	e5d40004 	ldrb	r0, [r4, #4]
    9db4:	e8bd4070 	pop	{r4, r5, r6, lr}
    9db8:	eaffff03 	b	99cc <uart_putc>
    9dbc:	0001c004 	andeq	ip, r1, r4

00009dc0 <uart_char_putc>:
    9dc0:	e92d4070 	push	{r4, r5, r6, lr}
    9dc4:	e1a05000 	mov	r5, r0
    9dc8:	e59f401c 	ldr	r4, [pc, #28]	; 9dec <uart_char_putc+0x2c>
    9dcc:	e205500f 	and	r5, r5, #15
    9dd0:	e0843220 	add	r3, r4, r0, lsr #4
    9dd4:	e0844005 	add	r4, r4, r5
    9dd8:	e5d30004 	ldrb	r0, [r3, #4]
    9ddc:	ebfffefa 	bl	99cc <uart_putc>
    9de0:	e5d40004 	ldrb	r0, [r4, #4]
    9de4:	e8bd4070 	pop	{r4, r5, r6, lr}
    9de8:	eafffef7 	b	99cc <uart_putc>
    9dec:	0001c004 	andeq	ip, r1, r4

00009df0 <draw_dump_data>:
    9df0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    9df4:	e1a09000 	mov	r9, r0
    9df8:	e59f806c 	ldr	r8, [pc, #108]	; 9e6c <draw_dump_data+0x7c>
    9dfc:	e3a05000 	mov	r5, #0
    9e00:	e0897205 	add	r7, r9, r5, lsl #4
    9e04:	e3a04000 	mov	r4, #0
    9e08:	e1a06004 	mov	r6, r4
    9e0c:	e1a0a007 	mov	sl, r7
    9e10:	e3160003 	tst	r6, #3
    9e14:	e4d73001 	ldrb	r3, [r7], #1
    9e18:	02844001 	addeq	r4, r4, #1
    9e1c:	e1a01004 	mov	r1, r4
    9e20:	e1a02005 	mov	r2, r5
    9e24:	e0883223 	add	r3, r8, r3, lsr #4
    9e28:	e2866001 	add	r6, r6, #1
    9e2c:	e5d30004 	ldrb	r0, [r3, #4]
    9e30:	ebffff53 	bl	9b84 <draw_char>
    9e34:	e5da3000 	ldrb	r3, [sl]
    9e38:	e2841001 	add	r1, r4, #1
    9e3c:	e1a02005 	mov	r2, r5
    9e40:	e2844002 	add	r4, r4, #2
    9e44:	e203300f 	and	r3, r3, #15
    9e48:	e0883003 	add	r3, r8, r3
    9e4c:	e5d30004 	ldrb	r0, [r3, #4]
    9e50:	ebffff4b 	bl	9b84 <draw_char>
    9e54:	e3560010 	cmp	r6, #16
    9e58:	1affffeb 	bne	9e0c <draw_dump_data+0x1c>
    9e5c:	e2855001 	add	r5, r5, #1
    9e60:	e355001c 	cmp	r5, #28
    9e64:	1affffe5 	bne	9e00 <draw_dump_data+0x10>
    9e68:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    9e6c:	0001c004 	andeq	ip, r1, r4

00009e70 <init_random>:
    9e70:	e59f3018 	ldr	r3, [pc, #24]	; 9e90 <init_random+0x20>
    9e74:	e3a02001 	mov	r2, #1
    9e78:	e5832014 	str	r2, [r3, #20]
    9e7c:	e3052ba0 	movw	r2, #23456	; 0x5ba0
    9e80:	e5832018 	str	r2, [r3, #24]
    9e84:	e59f2008 	ldr	r2, [pc, #8]	; 9e94 <init_random+0x24>
    9e88:	e583201c 	str	r2, [r3, #28]
    9e8c:	e12fff1e 	bx	lr
    9e90:	0001c004 	andeq	ip, r1, r4
    9e94:	007864cb 	rsbseq	r6, r8, fp, asr #9

00009e98 <random>:
    9e98:	e59f3028 	ldr	r3, [pc, #40]	; 9ec8 <random+0x30>
    9e9c:	e5931018 	ldr	r1, [r3, #24]
    9ea0:	e5930014 	ldr	r0, [r3, #20]
    9ea4:	e593201c 	ldr	r2, [r3, #28]
    9ea8:	e0810000 	add	r0, r1, r0
    9eac:	e0811002 	add	r1, r1, r2
    9eb0:	e0802002 	add	r2, r0, r2
    9eb4:	e5830014 	str	r0, [r3, #20]
    9eb8:	e5831018 	str	r1, [r3, #24]
    9ebc:	e583201c 	str	r2, [r3, #28]
    9ec0:	e1a00820 	lsr	r0, r0, #16
    9ec4:	e12fff1e 	bx	lr
    9ec8:	0001c004 	andeq	ip, r1, r4

00009ecc <memtest>:
    9ecc:	e24dd008 	sub	sp, sp, #8
    9ed0:	e3a03000 	mov	r3, #0
    9ed4:	e58d3004 	str	r3, [sp, #4]
    9ed8:	e5933000 	ldr	r3, [r3]
    9edc:	e7f000f0 	udf	#0

00009ee0 <usleep>:
    9ee0:	e24dd008 	sub	sp, sp, #8
    9ee4:	e58d0004 	str	r0, [sp, #4]
    9ee8:	e59d3004 	ldr	r3, [sp, #4]
    9eec:	e3530000 	cmp	r3, #0
    9ef0:	c59d3004 	ldrgt	r3, [sp, #4]
    9ef4:	c2433001 	subgt	r3, r3, #1
    9ef8:	c58d3004 	strgt	r3, [sp, #4]
    9efc:	cafffff9 	bgt	9ee8 <usleep+0x8>
    9f00:	e28dd008 	add	sp, sp, #8
    9f04:	e12fff1e 	bx	lr

00009f08 <memset_t>:
    9f08:	e3120003 	tst	r2, #3
    9f0c:	0a000005 	beq	9f28 <memset_t+0x20>
    9f10:	e3a03000 	mov	r3, #0
    9f14:	e7c01003 	strb	r1, [r0, r3]
    9f18:	e2833001 	add	r3, r3, #1
    9f1c:	e1530002 	cmp	r3, r2
    9f20:	1afffffb 	bne	9f14 <memset_t+0xc>
    9f24:	e12fff1e 	bx	lr
    9f28:	e1a03801 	lsl	r3, r1, #16
    9f2c:	e1833401 	orr	r3, r3, r1, lsl #8
    9f30:	e1833001 	orr	r3, r3, r1
    9f34:	e3c22003 	bic	r2, r2, #3
    9f38:	e1831c01 	orr	r1, r3, r1, lsl #24
    9f3c:	e0802002 	add	r2, r0, r2
    9f40:	e1500002 	cmp	r0, r2
    9f44:	14801004 	strne	r1, [r0], #4
    9f48:	1afffffc 	bne	9f40 <memset_t+0x38>
    9f4c:	e12fff1e 	bx	lr

00009f50 <get_systime>:
    9f50:	e59f3050 	ldr	r3, [pc, #80]	; 9fa8 <get_systime+0x58>
    9f54:	e92d4037 	push	{r0, r1, r2, r4, r5, lr}
    9f58:	e5932008 	ldr	r2, [r3, #8]
    9f5c:	e58d2000 	str	r2, [sp]
    9f60:	e5932004 	ldr	r2, [r3, #4]
    9f64:	e58d2004 	str	r2, [sp, #4]
    9f68:	e5931008 	ldr	r1, [r3, #8]
    9f6c:	e59d2000 	ldr	r2, [sp]
    9f70:	e1510002 	cmp	r1, r2
    9f74:	15932008 	ldrne	r2, [r3, #8]
    9f78:	158d2000 	strne	r2, [sp]
    9f7c:	e3a02000 	mov	r2, #0
    9f80:	15933004 	ldrne	r3, [r3, #4]
    9f84:	158d3004 	strne	r3, [sp, #4]
    9f88:	e59d1000 	ldr	r1, [sp]
    9f8c:	e59d0004 	ldr	r0, [sp, #4]
    9f90:	e0924000 	adds	r4, r2, r0
    9f94:	e2a15000 	adc	r5, r1, #0
    9f98:	e1a00004 	mov	r0, r4
    9f9c:	e1a01005 	mov	r1, r5
    9fa0:	e28dd00c 	add	sp, sp, #12
    9fa4:	e8bd8030 	pop	{r4, r5, pc}
    9fa8:	3f003000 	svccc	0x00003000

00009fac <get_systime32>:
    9fac:	e59f3004 	ldr	r3, [pc, #4]	; 9fb8 <get_systime32+0xc>
    9fb0:	e5930004 	ldr	r0, [r3, #4]
    9fb4:	e12fff1e 	bx	lr
    9fb8:	3f003000 	svccc	0x00003000

00009fbc <msleep>:
    9fbc:	e92d4070 	push	{r4, r5, r6, lr}
    9fc0:	e1a04000 	mov	r4, r0
    9fc4:	ebffffe1 	bl	9f50 <get_systime>
    9fc8:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    9fcc:	e0030493 	mul	r3, r3, r4
    9fd0:	e0904003 	adds	r4, r0, r3
    9fd4:	e2a15000 	adc	r5, r1, #0
    9fd8:	ebffffdc 	bl	9f50 <get_systime>
    9fdc:	e1550001 	cmp	r5, r1
    9fe0:	01540000 	cmpeq	r4, r0
    9fe4:	8afffffb 	bhi	9fd8 <msleep+0x1c>
    9fe8:	e8bd8070 	pop	{r4, r5, r6, pc}

00009fec <msleep32>:
    9fec:	e59f3018 	ldr	r3, [pc, #24]	; a00c <msleep32+0x20>
    9ff0:	e3a02ffa 	mov	r2, #1000	; 0x3e8
    9ff4:	e5931004 	ldr	r1, [r3, #4]
    9ff8:	e0201092 	mla	r0, r2, r0, r1
    9ffc:	e5932004 	ldr	r2, [r3, #4]
    a000:	e1520000 	cmp	r2, r0
    a004:	3afffffc 	bcc	9ffc <msleep32+0x10>
    a008:	e12fff1e 	bx	lr
    a00c:	3f003000 	svccc	0x00003000

0000a010 <V3DSetOffset>:
    a010:	e3500000 	cmp	r0, #0
    a014:	15801008 	strne	r1, [r0, #8]
    a018:	1580100c 	strne	r1, [r0, #12]
    a01c:	e12fff1e 	bx	lr

0000a020 <V3DSaveOffset>:
    a020:	e3500000 	cmp	r0, #0
    a024:	012fff1e 	bxeq	lr
    a028:	e3510000 	cmp	r1, #0
    a02c:	1a000005 	bne	a048 <V3DSaveOffset+0x28>
    a030:	e590300c 	ldr	r3, [r0, #12]
    a034:	e5803014 	str	r3, [r0, #20]
    a038:	e5903008 	ldr	r3, [r0, #8]
    a03c:	e2433001 	sub	r3, r3, #1
    a040:	e5803018 	str	r3, [r0, #24]
    a044:	e12fff1e 	bx	lr
    a048:	e3510001 	cmp	r1, #1
    a04c:	0590300c 	ldreq	r3, [r0, #12]
    a050:	0580301c 	streq	r3, [r0, #28]
    a054:	05903008 	ldreq	r3, [r0, #8]
    a058:	02433001 	subeq	r3, r3, #1
    a05c:	05803020 	streq	r3, [r0, #32]
    a060:	e12fff1e 	bx	lr

0000a064 <V3DFree>:
    a064:	e3500000 	cmp	r0, #0
    a068:	012fff1e 	bxeq	lr
    a06c:	e92d4010 	push	{r4, lr}
    a070:	e1a04000 	mov	r4, r0
    a074:	e5900000 	ldr	r0, [r0]
    a078:	e3500000 	cmp	r0, #0
    a07c:	0a000000 	beq	a084 <V3DFree+0x20>
    a080:	ebfffa09 	bl	88ac <mailbox_free_memory>
    a084:	e3a03000 	mov	r3, #0
    a088:	e5843000 	str	r3, [r4]
    a08c:	e5843004 	str	r3, [r4, #4]
    a090:	e8bd8010 	pop	{r4, pc}

0000a094 <V3DAlloc>:
    a094:	e3500000 	cmp	r0, #0
    a098:	012fff1e 	bxeq	lr
    a09c:	e92d4070 	push	{r4, r5, r6, lr}
    a0a0:	e3a0200d 	mov	r2, #13
    a0a4:	e1a04000 	mov	r4, r0
    a0a8:	e1a05001 	mov	r5, r1
    a0ac:	e3a00502 	mov	r0, #8388608	; 0x800000
    a0b0:	e3a01a01 	mov	r1, #4096	; 0x1000
    a0b4:	ebfff9d3 	bl	8808 <mailbox_allocate_memory>
    a0b8:	e3500000 	cmp	r0, #0
    a0bc:	08bd8070 	popeq	{r4, r5, r6, pc}
    a0c0:	e5840000 	str	r0, [r4]
    a0c4:	e3a03000 	mov	r3, #0
    a0c8:	e5845010 	str	r5, [r4, #16]
    a0cc:	e5843004 	str	r3, [r4, #4]
    a0d0:	e5843008 	str	r3, [r4, #8]
    a0d4:	e584300c 	str	r3, [r4, #12]
    a0d8:	e5843014 	str	r3, [r4, #20]
    a0dc:	e5843018 	str	r3, [r4, #24]
    a0e0:	e584301c 	str	r3, [r4, #28]
    a0e4:	e5843020 	str	r3, [r4, #32]
    a0e8:	e584302c 	str	r3, [r4, #44]	; 0x2c
    a0ec:	e5843030 	str	r3, [r4, #48]	; 0x30
    a0f0:	e5843034 	str	r3, [r4, #52]	; 0x34
    a0f4:	e8bd8070 	pop	{r4, r5, r6, pc}

0000a0f8 <V3DClearOffsetVertex>:
    a0f8:	e3500000 	cmp	r0, #0
    a0fc:	13a03000 	movne	r3, #0
    a100:	1580302c 	strne	r3, [r0, #44]	; 0x2c
    a104:	15803030 	strne	r3, [r0, #48]	; 0x30
    a108:	e12fff1e 	bx	lr

0000a10c <V3DSetOffsetBeginVertex>:
    a10c:	e3500000 	cmp	r0, #0
    a110:	1590302c 	ldrne	r3, [r0, #44]	; 0x2c
    a114:	1283381b 	addne	r3, r3, #1769472	; 0x1b0000
    a118:	15803008 	strne	r3, [r0, #8]
    a11c:	1580300c 	strne	r3, [r0, #12]
    a120:	e12fff1e 	bx	lr

0000a124 <V3DSetOffsetEndVertex>:
    a124:	e3500000 	cmp	r0, #0
    a128:	15903008 	ldrne	r3, [r0, #8]
    a12c:	1580302c 	strne	r3, [r0, #44]	; 0x2c
    a130:	e12fff1e 	bx	lr

0000a134 <V3DLock>:
    a134:	e2503000 	subs	r3, r0, #0
    a138:	012fff1e 	bxeq	lr
    a13c:	e5930000 	ldr	r0, [r3]
    a140:	e3500000 	cmp	r0, #0
    a144:	012fff1e 	bxeq	lr
    a148:	e92d4010 	push	{r4, lr}
    a14c:	e1a04003 	mov	r4, r3
    a150:	ebfff9f8 	bl	8938 <mailbox_lock_memory>
    a154:	e5840004 	str	r0, [r4, #4]
    a158:	e8bd8010 	pop	{r4, pc}

0000a15c <V3DUpdate>:
    a15c:	e12fff1e 	bx	lr

0000a160 <V3DUnlock>:
    a160:	e2503000 	subs	r3, r0, #0
    a164:	012fff1e 	bxeq	lr
    a168:	e5930000 	ldr	r0, [r3]
    a16c:	e3500000 	cmp	r0, #0
    a170:	012fff1e 	bxeq	lr
    a174:	e92d4010 	push	{r4, lr}
    a178:	e1a04003 	mov	r4, r3
    a17c:	ebfffa1a 	bl	89ec <mailbox_unlock_memory>
    a180:	e3a03000 	mov	r3, #0
    a184:	e5843004 	str	r3, [r4, #4]
    a188:	e8bd8010 	pop	{r4, pc}

0000a18c <V3DWrite32>:
    a18c:	e990000c 	ldmib	r0, {r2, r3}
    a190:	e0823003 	add	r3, r2, r3
    a194:	e24dd010 	sub	sp, sp, #16
    a198:	e58d300c 	str	r3, [sp, #12]
    a19c:	e59d300c 	ldr	r3, [sp, #12]
    a1a0:	e58d1004 	str	r1, [sp, #4]
    a1a4:	e5dd2004 	ldrb	r2, [sp, #4]
    a1a8:	e6ef2072 	uxtb	r2, r2
    a1ac:	e5c32000 	strb	r2, [r3]
    a1b0:	e5dd2005 	ldrb	r2, [sp, #5]
    a1b4:	e6ef2072 	uxtb	r2, r2
    a1b8:	e5c32001 	strb	r2, [r3, #1]
    a1bc:	e5dd2006 	ldrb	r2, [sp, #6]
    a1c0:	e6ef2072 	uxtb	r2, r2
    a1c4:	e5c32002 	strb	r2, [r3, #2]
    a1c8:	e5dd2007 	ldrb	r2, [sp, #7]
    a1cc:	e6ef2072 	uxtb	r2, r2
    a1d0:	e5c32003 	strb	r2, [r3, #3]
    a1d4:	e5903008 	ldr	r3, [r0, #8]
    a1d8:	e2833004 	add	r3, r3, #4
    a1dc:	e5803008 	str	r3, [r0, #8]
    a1e0:	e28dd010 	add	sp, sp, #16
    a1e4:	e12fff1e 	bx	lr

0000a1e8 <V3DFloat32>:
    a1e8:	e5901008 	ldr	r1, [r0, #8]
    a1ec:	e24dd008 	sub	sp, sp, #8
    a1f0:	e590c004 	ldr	ip, [r0, #4]
    a1f4:	ed8d0a01 	vstr	s0, [sp, #4]
    a1f8:	e5dd2004 	ldrb	r2, [sp, #4]
    a1fc:	e08c3001 	add	r3, ip, r1
    a200:	e6ef2072 	uxtb	r2, r2
    a204:	e7cc2001 	strb	r2, [ip, r1]
    a208:	e5dd2005 	ldrb	r2, [sp, #5]
    a20c:	e6ef2072 	uxtb	r2, r2
    a210:	e5c32001 	strb	r2, [r3, #1]
    a214:	e5dd2006 	ldrb	r2, [sp, #6]
    a218:	e6ef2072 	uxtb	r2, r2
    a21c:	e5c32002 	strb	r2, [r3, #2]
    a220:	e5dd2007 	ldrb	r2, [sp, #7]
    a224:	e6ef2072 	uxtb	r2, r2
    a228:	e5c32003 	strb	r2, [r3, #3]
    a22c:	e5903008 	ldr	r3, [r0, #8]
    a230:	e2833004 	add	r3, r3, #4
    a234:	e5803008 	str	r3, [r0, #8]
    a238:	e28dd008 	add	sp, sp, #8
    a23c:	e12fff1e 	bx	lr

0000a240 <V3DWrite16>:
    a240:	e24dd008 	sub	sp, sp, #8
    a244:	e1cd10b6 	strh	r1, [sp, #6]
    a248:	e5dd3006 	ldrb	r3, [sp, #6]
    a24c:	e9900006 	ldmib	r0, {r1, r2}
    a250:	e6ef3073 	uxtb	r3, r3
    a254:	e7c13002 	strb	r3, [r1, r2]
    a258:	e5dd3007 	ldrb	r3, [sp, #7]
    a25c:	e081c002 	add	ip, r1, r2
    a260:	e6ef3073 	uxtb	r3, r3
    a264:	e5cc3001 	strb	r3, [ip, #1]
    a268:	e5903008 	ldr	r3, [r0, #8]
    a26c:	e2833002 	add	r3, r3, #2
    a270:	e5803008 	str	r3, [r0, #8]
    a274:	e28dd008 	add	sp, sp, #8
    a278:	e12fff1e 	bx	lr

0000a27c <V3DWrite8>:
    a27c:	e24dd008 	sub	sp, sp, #8
    a280:	e5cd1007 	strb	r1, [sp, #7]
    a284:	e5dd3007 	ldrb	r3, [sp, #7]
    a288:	e9900006 	ldmib	r0, {r1, r2}
    a28c:	e6ef3073 	uxtb	r3, r3
    a290:	e7c13002 	strb	r3, [r1, r2]
    a294:	e5903008 	ldr	r3, [r0, #8]
    a298:	e2833001 	add	r3, r3, #1
    a29c:	e5803008 	str	r3, [r0, #8]
    a2a0:	e28dd008 	add	sp, sp, #8
    a2a4:	e12fff1e 	bx	lr

Disassembly of section .text.startup:

0000a2a8 <main>:
    a2a8:	e92d4070 	push	{r4, r5, r6, lr}
    a2ac:	ebfffdaf 	bl	9970 <uart_init>
    a2b0:	e59f0120 	ldr	r0, [pc, #288]	; a3d8 <main+0x130>
    a2b4:	ebfffdd3 	bl	9a08 <uart_puts>
    a2b8:	e59f011c 	ldr	r0, [pc, #284]	; a3dc <main+0x134>
    a2bc:	ebfffdd1 	bl	9a08 <uart_puts>
    a2c0:	e59f0110 	ldr	r0, [pc, #272]	; a3d8 <main+0x130>
    a2c4:	ebfffdcf 	bl	9a08 <uart_puts>
    a2c8:	e59f0110 	ldr	r0, [pc, #272]	; a3e0 <main+0x138>
    a2cc:	ebfffdcd 	bl	9a08 <uart_puts>
    a2d0:	e59f0100 	ldr	r0, [pc, #256]	; a3d8 <main+0x130>
    a2d4:	ebfffdcb 	bl	9a08 <uart_puts>
    a2d8:	ebfff917 	bl	873c <mailbox_qpu_enable>
    a2dc:	e3a035ff 	mov	r3, #1069547520	; 0x3fc00000
    a2e0:	e5932000 	ldr	r2, [r3]
    a2e4:	e59f30f8 	ldr	r3, [pc, #248]	; a3e4 <main+0x13c>
    a2e8:	e1520003 	cmp	r2, r3
    a2ec:	1a000003 	bne	a300 <main+0x58>
    a2f0:	e59f00f0 	ldr	r0, [pc, #240]	; a3e8 <main+0x140>
    a2f4:	ebfffdc3 	bl	9a08 <uart_puts>
    a2f8:	ebfff8c2 	bl	8608 <mark_status_led>
    a2fc:	ea000002 	b	a30c <main+0x64>
    a300:	e59f00e4 	ldr	r0, [pc, #228]	; a3ec <main+0x144>
    a304:	ebfffdbf 	bl	9a08 <uart_puts>
    a308:	ebfff8a9 	bl	85b4 <halt_led0>
    a30c:	e59f00c4 	ldr	r0, [pc, #196]	; a3d8 <main+0x130>
    a310:	ebfffdbc 	bl	9a08 <uart_puts>
    a314:	e3a01e1e 	mov	r1, #480	; 0x1e0
    a318:	e3a00d0a 	mov	r0, #640	; 0x280
    a31c:	ebfff9dc 	bl	8a94 <mailbox_fb_init>
    a320:	e1a05000 	mov	r5, r0
    a324:	ebfff8cc 	bl	865c <mailbox_fb_getaddr>
    a328:	e5903020 	ldr	r3, [r0, #32]
    a32c:	e1a04000 	mov	r4, r0
    a330:	e3530000 	cmp	r3, #0
    a334:	1a000000 	bne	a33c <main+0x94>
    a338:	ebfff89d 	bl	85b4 <halt_led0>
    a33c:	e59f00ac 	ldr	r0, [pc, #172]	; a3f0 <main+0x148>
    a340:	ebfffdb0 	bl	9a08 <uart_puts>
    a344:	e5941000 	ldr	r1, [r4]
    a348:	e59f00a4 	ldr	r0, [pc, #164]	; a3f4 <main+0x14c>
    a34c:	ebfffdba 	bl	9a3c <uart_debug_puts>
    a350:	e5941004 	ldr	r1, [r4, #4]
    a354:	e59f009c 	ldr	r0, [pc, #156]	; a3f8 <main+0x150>
    a358:	ebfffdb7 	bl	9a3c <uart_debug_puts>
    a35c:	e59f0098 	ldr	r0, [pc, #152]	; a3fc <main+0x154>
    a360:	e1a01005 	mov	r1, r5
    a364:	ebfffdb4 	bl	9a3c <uart_debug_puts>
    a368:	e59f0090 	ldr	r0, [pc, #144]	; a400 <main+0x158>
    a36c:	e5941020 	ldr	r1, [r4, #32]
    a370:	ebfffdb1 	bl	9a3c <uart_debug_puts>
    a374:	e5940020 	ldr	r0, [r4, #32]
    a378:	e3a02001 	mov	r2, #1
    a37c:	e59fc080 	ldr	ip, [pc, #128]	; a404 <main+0x15c>
    a380:	e5943004 	ldr	r3, [r4, #4]
    a384:	e1530002 	cmp	r3, r2
    a388:	9a000008 	bls	a3b0 <main+0x108>
    a38c:	e3a03001 	mov	r3, #1
    a390:	e5941000 	ldr	r1, [r4]
    a394:	e1510003 	cmp	r1, r3
    a398:	80213291 	mlahi	r1, r1, r2, r3
    a39c:	82833001 	addhi	r3, r3, #1
    a3a0:	8780c101 	strhi	ip, [r0, r1, lsl #2]
    a3a4:	8afffff9 	bhi	a390 <main+0xe8>
    a3a8:	e2822001 	add	r2, r2, #1
    a3ac:	eafffff3 	b	a380 <main+0xd8>
    a3b0:	e3a00801 	mov	r0, #65536	; 0x10000
    a3b4:	ebfffec9 	bl	9ee0 <usleep>
    a3b8:	e59f0048 	ldr	r0, [pc, #72]	; a408 <main+0x160>
    a3bc:	ebfffd91 	bl	9a08 <uart_puts>
    a3c0:	e59f0044 	ldr	r0, [pc, #68]	; a40c <main+0x164>
    a3c4:	ebfffd8f 	bl	9a08 <uart_puts>
    a3c8:	e5940020 	ldr	r0, [r4, #32]
    a3cc:	ebfffd2f 	bl	9890 <testTriangle>
    a3d0:	e3a00000 	mov	r0, #0
    a3d4:	e8bd8070 	pop	{r4, r5, r6, pc}
    a3d8:	0001b012 	andeq	fp, r1, r2, lsl r0
    a3dc:	0001b18a 	andeq	fp, r1, sl, lsl #3
    a3e0:	0001b197 	muleq	r1, r7, r1
    a3e4:	02443356 	subeq	r3, r4, #1476395009	; 0x58000001
    a3e8:	0001b1a2 	andeq	fp, r1, r2, lsr #3
    a3ec:	0001b1b9 			; <UNDEFINED> instruction: 0x0001b1b9
    a3f0:	0001b1be 			; <UNDEFINED> instruction: 0x0001b1be
    a3f4:	0001b1cf 	andeq	fp, r1, pc, asr #3
    a3f8:	0001b1dd 	ldrdeq	fp, [r1], -sp
    a3fc:	0001b1eb 	andeq	fp, r1, fp, ror #3
    a400:	0001b1f9 	strdeq	fp, [r1], -r9
    a404:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    a408:	0001b207 	andeq	fp, r1, r7, lsl #4
    a40c:	0001b214 	andeq	fp, r1, r4, lsl r2

Disassembly of section .rodata:

0000b000 <__rodata_start>:
	...
    d020:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d024:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d028:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d074:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d078:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d084:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d088:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d094:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d098:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d0fc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d120:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d124:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d128:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d174:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d178:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d184:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d188:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d194:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d198:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d1fc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d214:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d218:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d21c:	00000000 	andeq	r0, r0, r0
    d220:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d224:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d228:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d22c:	00000000 	andeq	r0, r0, r0
    d230:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d234:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d238:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    d244:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d248:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d24c:	00000000 	andeq	r0, r0, r0
    d250:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d254:	00000000 	andeq	r0, r0, r0
    d258:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d25c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d260:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d264:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    d274:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d278:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d27c:	00000000 	andeq	r0, r0, r0
    d280:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d284:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d298:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d29c:	00000000 	andeq	r0, r0, r0
    d2a0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d2a4:	00000000 	andeq	r0, r0, r0
    d2a8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d2ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d2b0:	00000000 	andeq	r0, r0, r0
    d2b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d2b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d2f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d2fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d314:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d318:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d31c:	00000000 	andeq	r0, r0, r0
    d320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d324:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d328:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d32c:	00000000 	andeq	r0, r0, r0
    d330:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d334:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d338:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    d344:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d348:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d34c:	00000000 	andeq	r0, r0, r0
    d350:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d354:	00000000 	andeq	r0, r0, r0
    d358:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d35c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d360:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d364:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    d374:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d378:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d37c:	00000000 	andeq	r0, r0, r0
    d380:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d384:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d398:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d39c:	00000000 	andeq	r0, r0, r0
    d3a0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d3a4:	00000000 	andeq	r0, r0, r0
    d3a8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d3ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d3b0:	00000000 	andeq	r0, r0, r0
    d3b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d3b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d3f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d3fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d414:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d418:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d42c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d430:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d438:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d43c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d440:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d444:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d448:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d44c:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d450:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d454:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d458:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d45c:	00000000 	andeq	r0, r0, r0
    d460:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d464:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d468:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d474:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d478:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d47c:	00000000 	andeq	r0, r0, r0
    d480:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d498:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d49c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d4a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d4a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d4a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d4b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d4b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d4f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d514:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d518:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d52c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d530:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d534:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d53c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d540:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d54c:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d550:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d554:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d558:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d55c:	00000000 	andeq	r0, r0, r0
    d560:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d564:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d568:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d574:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d578:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d57c:	00000000 	andeq	r0, r0, r0
    d580:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d5a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d5a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d5a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d5b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d5b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d5f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d614:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d618:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d634:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d638:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d63c:	00000000 	andeq	r0, r0, r0
    d640:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d644:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d648:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d64c:	00000000 	andeq	r0, r0, r0
    d650:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d654:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d658:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d65c:	00000000 	andeq	r0, r0, r0
    d660:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d668:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d680:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d698:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d69c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d6a0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d6a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d6a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d6ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d6b0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d6b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d6b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d6bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d6f4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d6f8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d714:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d718:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d730:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d734:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d738:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d73c:	00000000 	andeq	r0, r0, r0
    d740:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d744:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d748:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d74c:	00000000 	andeq	r0, r0, r0
    d750:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d754:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d758:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d75c:	00000000 	andeq	r0, r0, r0
    d760:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d768:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d780:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d798:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d79c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d7a0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d7a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d7a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d7ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d7b0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d7b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d7b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d7bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d7f4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d7f8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d814:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d818:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d830:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d834:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d838:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d83c:	00000000 	andeq	r0, r0, r0
    d840:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d84c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d850:	00000000 	andeq	r0, r0, r0
    d854:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d858:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d85c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d860:	00000000 	andeq	r0, r0, r0
    d864:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d868:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d86c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d880:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d898:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d89c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d8a0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d8a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d8b0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d8b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d8d0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d8d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d8dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d8f4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d914:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d918:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d930:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d934:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d938:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    d93c:	00000000 	andeq	r0, r0, r0
    d940:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d94c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d950:	00000000 	andeq	r0, r0, r0
    d954:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    d958:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d95c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d960:	00000000 	andeq	r0, r0, r0
    d964:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d968:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    d96c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d980:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    d998:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    d99c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d9a0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d9a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d9b0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d9b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d9d0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    d9d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    d9dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    d9f4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    da2c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    da30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    da34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    da38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    da3c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    da40:	00000000 	andeq	r0, r0, r0
    da44:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    da48:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    da4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    da50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    da54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    da58:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    da5c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    da60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    da64:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    da68:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    da6c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    da80:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    da98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    da9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    daa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    daa4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    daa8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    dab4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dab8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dac4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dac8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    daf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    daf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    db2c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    db30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    db34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    db38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    db3c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    db40:	00000000 	andeq	r0, r0, r0
    db44:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    db48:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    db4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    db50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    db54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    db58:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    db5c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    db60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    db64:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    db68:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    db6c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    db80:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    db98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    db9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dba0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dba4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dba8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    dbb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dbb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dbc4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dbc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dbf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dbf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dc14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dc18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dc30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dc34:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    dc38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    dc3c:	00000000 	andeq	r0, r0, r0
    dc40:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dc44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    dc48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    dc4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dc50:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dc54:	00000000 	andeq	r0, r0, r0
    dc58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dc5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dc60:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dc64:	00000000 	andeq	r0, r0, r0
    dc68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dc6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dc80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dc84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dc98:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dc9c:	00000000 	andeq	r0, r0, r0
    dca0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dca4:	00000000 	andeq	r0, r0, r0
    dca8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dcac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dcb0:	00000000 	andeq	r0, r0, r0
    dcb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dcb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dcc4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dcc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dce4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dce8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dcec:	00000000 	andeq	r0, r0, r0
    dcf0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    dd14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dd18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dd30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dd34:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    dd38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    dd3c:	00000000 	andeq	r0, r0, r0
    dd40:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dd44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    dd48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    dd4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dd50:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dd54:	00000000 	andeq	r0, r0, r0
    dd58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dd5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dd60:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dd64:	00000000 	andeq	r0, r0, r0
    dd68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dd6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dd80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dd84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dd98:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dd9c:	00000000 	andeq	r0, r0, r0
    dda0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    dda4:	00000000 	andeq	r0, r0, r0
    dda8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ddac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ddb0:	00000000 	andeq	r0, r0, r0
    ddb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ddb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ddc4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ddc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dde4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dde8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ddec:	00000000 	andeq	r0, r0, r0
    ddf0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    de14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    de18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    de44:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    de48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    de60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    de64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    de68:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    de84:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    de88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    de94:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    de98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dec4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dec8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dee4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dee8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    deec:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    def0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    df14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    df18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    df44:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    df48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    df60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    df64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    df68:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    df84:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    df88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    df94:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    df98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dfc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dfc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    dfe4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    dfe8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    dfec:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    dff0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e0c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e0c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e0e4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e1c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e1c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e1e4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e2c4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e2e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e2e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e2ec:	00000000 	andeq	r0, r0, r0
    e2f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e2f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e2f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e3c4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e3e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e3e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e3ec:	00000000 	andeq	r0, r0, r0
    e3f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e3f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e3f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e404:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e408:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e418:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e41c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e420:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e428:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e42c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e430:	00000000 	andeq	r0, r0, r0
    e434:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e438:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e43c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e440:	00000000 	andeq	r0, r0, r0
    e444:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e448:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e44c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e450:	00000000 	andeq	r0, r0, r0
    e454:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e45c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e460:	00000000 	andeq	r0, r0, r0
    e464:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e46c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e470:	00000000 	andeq	r0, r0, r0
    e474:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e47c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e480:	00000000 	andeq	r0, r0, r0
    e484:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e48c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e490:	00000000 	andeq	r0, r0, r0
    e494:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e49c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e4a0:	00000000 	andeq	r0, r0, r0
    e4a4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e4a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e4b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e4b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e4bc:	00000000 	andeq	r0, r0, r0
    e4c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e4c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e4d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e4d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e4d8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e4e8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e4ec:	00000000 	andeq	r0, r0, r0
    e4f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e4f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e4f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e504:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e508:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e518:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e51c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e520:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e52c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e530:	00000000 	andeq	r0, r0, r0
    e534:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e53c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e540:	00000000 	andeq	r0, r0, r0
    e544:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e548:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e54c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e550:	00000000 	andeq	r0, r0, r0
    e554:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e558:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e55c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e560:	00000000 	andeq	r0, r0, r0
    e564:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e56c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e570:	00000000 	andeq	r0, r0, r0
    e574:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e57c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e580:	00000000 	andeq	r0, r0, r0
    e584:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e58c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e590:	00000000 	andeq	r0, r0, r0
    e594:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e598:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e5a0:	00000000 	andeq	r0, r0, r0
    e5a4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e5a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e5b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e5b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e5bc:	00000000 	andeq	r0, r0, r0
    e5c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e5c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e5d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e5d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e5d8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    e5e8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e5ec:	00000000 	andeq	r0, r0, r0
    e5f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e5f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e5f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e5fc:	00000000 	andeq	r0, r0, r0
    e600:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e604:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e608:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e60c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e61c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e628:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e62c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e638:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e63c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e640:	00000000 	andeq	r0, r0, r0
    e644:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e648:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e64c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e650:	00000000 	andeq	r0, r0, r0
    e654:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e664:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e674:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e678:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e67c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e680:	00000000 	andeq	r0, r0, r0
    e684:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e688:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e68c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e690:	00000000 	andeq	r0, r0, r0
    e694:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e698:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e69c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e6a0:	00000000 	andeq	r0, r0, r0
    e6a4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e6a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e6b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e6b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e6bc:	00000000 	andeq	r0, r0, r0
    e6c0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e6e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e6ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e6f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e6fc:	00000000 	andeq	r0, r0, r0
    e700:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e704:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e708:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e70c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e718:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e71c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e728:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e72c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e738:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e73c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e740:	00000000 	andeq	r0, r0, r0
    e744:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e748:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e74c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e750:	00000000 	andeq	r0, r0, r0
    e754:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e764:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e774:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e778:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e77c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e780:	00000000 	andeq	r0, r0, r0
    e784:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e788:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e78c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e790:	00000000 	andeq	r0, r0, r0
    e794:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e798:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e79c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e7a0:	00000000 	andeq	r0, r0, r0
    e7a4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e7a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e7b4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e7b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e7bc:	00000000 	andeq	r0, r0, r0
    e7c0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e7e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e7ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e7f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    e7fc:	00000000 	andeq	r0, r0, r0
    e800:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e804:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e808:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e80c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e818:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e81c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e820:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e82c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e830:	00000000 	andeq	r0, r0, r0
    e834:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e838:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e83c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e840:	00000000 	andeq	r0, r0, r0
    e844:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e84c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e850:	00000000 	andeq	r0, r0, r0
    e854:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e85c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e860:	00000000 	andeq	r0, r0, r0
    e864:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e868:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e86c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e878:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e87c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e880:	00000000 	andeq	r0, r0, r0
    e884:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e88c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e890:	00000000 	andeq	r0, r0, r0
    e894:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e89c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e8c0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e8e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e8ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e8f0:	00000000 	andeq	r0, r0, r0
    e8f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e8f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    e8fc:	00000000 	andeq	r0, r0, r0
    e900:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e904:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e908:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e90c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e918:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e91c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e920:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e92c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e930:	00000000 	andeq	r0, r0, r0
    e934:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e93c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e940:	00000000 	andeq	r0, r0, r0
    e944:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e94c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e950:	00000000 	andeq	r0, r0, r0
    e954:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e95c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e960:	00000000 	andeq	r0, r0, r0
    e964:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e96c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e978:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e97c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e980:	00000000 	andeq	r0, r0, r0
    e984:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e98c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e990:	00000000 	andeq	r0, r0, r0
    e994:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    e99c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    e9c0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    e9e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    e9ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e9f0:	00000000 	andeq	r0, r0, r0
    e9f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    e9f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    e9fc:	00000000 	andeq	r0, r0, r0
    ea00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ea08:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ea20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ea60:	00000000 	andeq	r0, r0, r0
    ea64:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    ea68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ea80:	00000000 	andeq	r0, r0, r0
    ea84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    ea88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ea98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ea9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eaa0:	00000000 	andeq	r0, r0, r0
    eaa4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eaa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eab4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eab8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eabc:	00000000 	andeq	r0, r0, r0
    eac0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eac4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ead0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ead4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ead8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    eae8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    eaf4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eaf8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eafc:	00000000 	andeq	r0, r0, r0
    eb00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eb08:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eb20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eb60:	00000000 	andeq	r0, r0, r0
    eb64:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    eb68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eb80:	00000000 	andeq	r0, r0, r0
    eb84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    eb88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eb98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eb9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eba0:	00000000 	andeq	r0, r0, r0
    eba4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eba8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ebb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ebb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ebbc:	00000000 	andeq	r0, r0, r0
    ebc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ebc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ebd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ebd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ebd8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    ebe8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    ebf4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ebf8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ec04:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ec08:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    ec18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ec1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ec20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ec24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ec30:	00000000 	andeq	r0, r0, r0
    ec34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ec38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ec48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ec4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ec50:	00000000 	andeq	r0, r0, r0
    ec54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ec58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ec60:	00000000 	andeq	r0, r0, r0
    ec64:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ec68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ec78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ec7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ec80:	00000000 	andeq	r0, r0, r0
    ec84:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ec88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ec8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ec98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ec9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eca0:	00000000 	andeq	r0, r0, r0
    eca4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eca8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ecb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ecb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ecc4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    ece4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ece8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ed04:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ed08:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    ed18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ed1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ed20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ed24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ed30:	00000000 	andeq	r0, r0, r0
    ed34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ed38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ed48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ed4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ed50:	00000000 	andeq	r0, r0, r0
    ed54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ed58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ed60:	00000000 	andeq	r0, r0, r0
    ed64:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ed68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ed78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ed7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ed80:	00000000 	andeq	r0, r0, r0
    ed84:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ed88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ed8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ed98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ed9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    eda0:	00000000 	andeq	r0, r0, r0
    eda4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eda8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    edb4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    edb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    edc4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    ede4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ede8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eeb4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eeb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eec4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    eec8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    eee4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    eef4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eef8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    efb4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    efb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    efc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    efc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    efe4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    eff4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    eff8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f210:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f214:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f218:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f21c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f220:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f228:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    f234:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f238:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f23c:	00000000 	andeq	r0, r0, r0
    f240:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f248:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f24c:	00000000 	andeq	r0, r0, r0
    f250:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f25c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f260:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f268:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f26c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f270:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f274:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f278:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f27c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f280:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f284:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f288:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f28c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f290:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f298:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f29c:	00000000 	andeq	r0, r0, r0
    f2a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f2a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f2ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f2d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f2ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f2f0:	00000000 	andeq	r0, r0, r0
    f2f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f2f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    f310:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f31c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f328:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    f334:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f338:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f33c:	00000000 	andeq	r0, r0, r0
    f340:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f348:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f34c:	00000000 	andeq	r0, r0, r0
    f350:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f354:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f35c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f360:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f36c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f370:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f37c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f380:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f384:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f388:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f38c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f390:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f394:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f398:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f39c:	00000000 	andeq	r0, r0, r0
    f3a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f3a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f3ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f3d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f3ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f3f0:	00000000 	andeq	r0, r0, r0
    f3f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f3f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f3fc:	00000000 	andeq	r0, r0, r0
    f400:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f40c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f410:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f414:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f418:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f41c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f420:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f424:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f428:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f42c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f430:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f434:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f438:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f43c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f440:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f444:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f448:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f44c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f450:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f454:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f460:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f464:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f470:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f474:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f480:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f484:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f488:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f48c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f490:	00000000 	andeq	r0, r0, r0
    f494:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f498:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f4a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f4ac:	00000000 	andeq	r0, r0, r0
    f4b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f4b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f4bc:	00000000 	andeq	r0, r0, r0
    f4c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f4d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4d4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f4d8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f4dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f4e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f4e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f4f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f4f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f4fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f500:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f504:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f50c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f510:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f514:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f518:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f51c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f520:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f524:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f528:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f52c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f530:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f534:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f538:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f53c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f540:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f544:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f548:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f54c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f550:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f554:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f560:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f564:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f570:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f574:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f580:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f584:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f588:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f58c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f590:	00000000 	andeq	r0, r0, r0
    f594:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f598:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f5a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f5ac:	00000000 	andeq	r0, r0, r0
    f5b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f5b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f5bc:	00000000 	andeq	r0, r0, r0
    f5c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f5d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5d4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f5d8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f5dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f5e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f5e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f5f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f5f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f5fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f600:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f604:	00000000 	andeq	r0, r0, r0
    f608:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f60c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f610:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f614:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f61c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f620:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f624:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f628:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f62c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f634:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f640:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f644:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f648:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f64c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f650:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f654:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f660:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f664:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f670:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f674:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f680:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f684:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f688:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f68c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f690:	00000000 	andeq	r0, r0, r0
    f694:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f698:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f6a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f6ac:	00000000 	andeq	r0, r0, r0
    f6b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f6b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f6bc:	00000000 	andeq	r0, r0, r0
    f6c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f6d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f6d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f6dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f6e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f6e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f6f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f6f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f6fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f700:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f704:	00000000 	andeq	r0, r0, r0
    f708:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f70c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f710:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f714:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f718:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f71c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f720:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f724:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f728:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f72c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f730:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f734:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f740:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f744:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f748:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f74c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f750:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f754:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f760:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f764:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f770:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f774:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f780:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f784:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f788:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f78c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f790:	00000000 	andeq	r0, r0, r0
    f794:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f798:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f7a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f7ac:	00000000 	andeq	r0, r0, r0
    f7b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f7b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f7bc:	00000000 	andeq	r0, r0, r0
    f7c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f7d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f7d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f7dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f7e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f7e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f7f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f7f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f7fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f808:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f80c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f810:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f81c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f820:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f828:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f82c:	00000000 	andeq	r0, r0, r0
    f830:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f834:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f840:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f844:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f848:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f84c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f850:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f858:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f85c:	00000000 	andeq	r0, r0, r0
    f860:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f868:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f86c:	00000000 	andeq	r0, r0, r0
    f870:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f874:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f878:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f87c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f880:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f88c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f890:	00000000 	andeq	r0, r0, r0
    f894:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f898:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f8a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f8ac:	00000000 	andeq	r0, r0, r0
    f8b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f8b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f8bc:	00000000 	andeq	r0, r0, r0
    f8c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f8d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f8d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f8dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f8e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8e4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f8e8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f8ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f8f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f8f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f8fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f908:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f90c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f910:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f918:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f91c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f920:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f928:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f92c:	00000000 	andeq	r0, r0, r0
    f930:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f934:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f940:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f944:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f948:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f94c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f950:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f954:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f958:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f95c:	00000000 	andeq	r0, r0, r0
    f960:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f968:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    f96c:	00000000 	andeq	r0, r0, r0
    f970:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f974:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f978:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    f97c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f980:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f98c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f990:	00000000 	andeq	r0, r0, r0
    f994:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f998:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f9a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    f9ac:	00000000 	andeq	r0, r0, r0
    f9b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    f9b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f9bc:	00000000 	andeq	r0, r0, r0
    f9c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    f9d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f9d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f9dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f9e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9e4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f9e8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    f9ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f9f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    f9f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    f9fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fa08:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fa0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fa40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fa60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fa70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa90:	00000000 	andeq	r0, r0, r0
    fa94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fa98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fa9c:	00000000 	andeq	r0, r0, r0
    faa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    faa4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    faa8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    faac:	00000000 	andeq	r0, r0, r0
    fab0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fab4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fab8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fabc:	00000000 	andeq	r0, r0, r0
    fac0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fac4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fad0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fad4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fad8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fadc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fae0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fae4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fae8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    faec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    faf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    faf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    faf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fafc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fb08:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fb0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fb40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fb60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fb70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb90:	00000000 	andeq	r0, r0, r0
    fb94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fb98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fb9c:	00000000 	andeq	r0, r0, r0
    fba0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fba4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fba8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fbac:	00000000 	andeq	r0, r0, r0
    fbb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fbb8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fbbc:	00000000 	andeq	r0, r0, r0
    fbc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fbd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fbd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fbdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fbe0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbe4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fbe8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fbec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fbf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fbf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fbfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc04:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fc08:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fc0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fc60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fc70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc90:	00000000 	andeq	r0, r0, r0
    fc94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fc98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fc9c:	00000000 	andeq	r0, r0, r0
    fca0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fca4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fca8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fcac:	00000000 	andeq	r0, r0, r0
    fcb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fcb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fcb8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fcbc:	00000000 	andeq	r0, r0, r0
    fcc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fcc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fcd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fcd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fcd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fcdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fce0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fce4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fce8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fcec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fcf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fcf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fcf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fcfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd04:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fd08:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fd0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fd60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fd70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd90:	00000000 	andeq	r0, r0, r0
    fd94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fd98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fd9c:	00000000 	andeq	r0, r0, r0
    fda0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fda4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fda8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fdac:	00000000 	andeq	r0, r0, r0
    fdb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fdb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fdb8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    fdbc:	00000000 	andeq	r0, r0, r0
    fdc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fdc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fdd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fdd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fdd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fddc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fde0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fde4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fde8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fdec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fdf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fdf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fdf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fdfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe28:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    fe34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fe38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    fe3c:	00000000 	andeq	r0, r0, r0
    fe40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe48:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    fe4c:	00000000 	andeq	r0, r0, r0
    fe50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    fe70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fe90:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fe94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fe98:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    fe9c:	00000000 	andeq	r0, r0, r0
    fea0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fea8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    feac:	00000000 	andeq	r0, r0, r0
    feb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    feb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    feb8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    febc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fec0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    fecc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fed0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fed4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fed8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    fedc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fee0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    fee4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fee8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    feec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fef0:	00000000 	andeq	r0, r0, r0
    fef4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fef8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    fefc:	00000000 	andeq	r0, r0, r0
    ff00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff28:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    ff34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    ff38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    ff3c:	00000000 	andeq	r0, r0, r0
    ff40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff48:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    ff4c:	00000000 	andeq	r0, r0, r0
    ff50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    ff70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ff90:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ff94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ff98:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    ff9c:	00000000 	andeq	r0, r0, r0
    ffa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ffa8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    ffac:	00000000 	andeq	r0, r0, r0
    ffb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ffb8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffbc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ffc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ffc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    ffcc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ffd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    ffd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    ffdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ffe0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffe4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ffe8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ffec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    fff0:	00000000 	andeq	r0, r0, r0
    fff4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    fff8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   100b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   100b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   100b8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   100bc:	00000000 	andeq	r0, r0, r0
   100c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   100c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   100c8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   100cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   100d0:	00000000 	andeq	r0, r0, r0
   100d4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   100d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   100dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   100e0:	00000000 	andeq	r0, r0, r0
   100e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   100e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   101b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   101b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   101b8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   101bc:	00000000 	andeq	r0, r0, r0
   101c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   101c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   101c8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   101cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   101d0:	00000000 	andeq	r0, r0, r0
   101d4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   101d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   101dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   101e0:	00000000 	andeq	r0, r0, r0
   101e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   101e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10200:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10208:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10214:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10218:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1021c:	00000000 	andeq	r0, r0, r0
   10220:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10228:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10234:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1023c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10240:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10248:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1024c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10250:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10254:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10258:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1025c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10260:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10264:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10268:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1026c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10270:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10274:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10278:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1027c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10280:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10284:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10288:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1028c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10290:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10294:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10298:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1029c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   102a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   102a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   102a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   102ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   102b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   102b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   102c4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   102c8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   102d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   102dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   102e0:	00000000 	andeq	r0, r0, r0
   102e4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   102e8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10300:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10308:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10314:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10318:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1031c:	00000000 	andeq	r0, r0, r0
   10320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10328:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10334:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1033c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10340:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10348:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1034c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10350:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10354:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10358:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1035c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10360:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10364:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10368:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1036c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10370:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10374:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10378:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1037c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10380:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10384:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10388:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1038c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10390:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10394:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10398:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1039c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   103a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   103a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   103a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   103ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   103b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   103b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   103c4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   103c8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   103d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   103dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   103e0:	00000000 	andeq	r0, r0, r0
   103e4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   103e8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10400:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10404:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10408:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1040c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10410:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10414:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10418:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1041c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10420:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10424:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10428:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1042c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10430:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10434:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10444:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10448:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1044c:	00000000 	andeq	r0, r0, r0
   10450:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10454:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10458:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1045c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10460:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10464:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10468:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1046c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10470:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10474:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10478:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1047c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10480:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10484:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10488:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1048c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10490:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10494:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10498:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1049c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   104a8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   104b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   104c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   104c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   104cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   104d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   104e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   104e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   104ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10500:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10504:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10508:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1050c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10510:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10514:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10518:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1051c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10520:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10524:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10528:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1052c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10530:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10534:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10544:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10548:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1054c:	00000000 	andeq	r0, r0, r0
   10550:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10554:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10558:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1055c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10560:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10564:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10568:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1056c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10570:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10574:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10578:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1057c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10580:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10584:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10588:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1058c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10590:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10594:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1059c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   105a8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   105b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   105c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   105c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   105cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   105d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   105e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   105e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   105ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10600:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10604:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10608:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1060c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10610:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10614:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1061c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10620:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10624:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10628:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1062c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10634:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10644:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10648:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1064c:	00000000 	andeq	r0, r0, r0
   10650:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10654:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10658:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1065c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10660:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10664:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10668:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1066c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10670:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10674:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10678:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1067c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10680:	00000000 	andeq	r0, r0, r0
   10684:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10688:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   1068c:	00000000 	andeq	r0, r0, r0
   10690:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10694:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10698:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1069c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   106a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   106ac:	00000000 	andeq	r0, r0, r0
   106b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   106b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   106c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   106c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   106d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   106dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10700:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10704:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10708:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1070c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10710:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10714:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10718:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1071c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10720:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10724:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10728:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1072c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10730:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10734:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10744:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10748:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1074c:	00000000 	andeq	r0, r0, r0
   10750:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10754:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10758:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1075c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10760:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10764:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10768:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1076c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10770:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10774:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10778:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1077c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10780:	00000000 	andeq	r0, r0, r0
   10784:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10788:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   1078c:	00000000 	andeq	r0, r0, r0
   10790:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10794:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10798:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1079c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   107a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   107ac:	00000000 	andeq	r0, r0, r0
   107b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   107b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   107c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   107c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   107d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   107dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10800:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10804:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10808:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1080c:	00000000 	andeq	r0, r0, r0
   10810:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10814:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10818:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1081c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10820:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10828:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10834:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10838:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10844:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10848:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1084c:	00000000 	andeq	r0, r0, r0
   10850:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10854:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10858:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1085c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10860:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10864:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10868:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1086c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10870:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10874:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10878:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1087c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10880:	00000000 	andeq	r0, r0, r0
   10884:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10888:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10894:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10898:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   108a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   108a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   108ac:	00000000 	andeq	r0, r0, r0
   108b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   108b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   108c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   108c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   108c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   108cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   108d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   108dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10900:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10904:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10908:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1090c:	00000000 	andeq	r0, r0, r0
   10910:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10914:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10918:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1091c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10920:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10928:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10934:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10938:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10944:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10948:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1094c:	00000000 	andeq	r0, r0, r0
   10950:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10954:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10958:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1095c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10960:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10964:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10968:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1096c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10970:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10974:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10978:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1097c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10980:	00000000 	andeq	r0, r0, r0
   10984:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10988:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10994:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10998:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   109a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   109a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   109ac:	00000000 	andeq	r0, r0, r0
   109b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   109b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   109c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   109c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   109c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   109cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   109d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   109dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10a00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10a10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a14:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10a18:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10a1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10a38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a40:	00000000 	andeq	r0, r0, r0
   10a44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a4c:	00000000 	andeq	r0, r0, r0
   10a50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a64:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10a68:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10a6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10a78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10a7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10a80:	00000000 	andeq	r0, r0, r0
   10a84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10a88:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10a94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10a98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10aa4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10ab0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ab4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ac4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ac8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ad8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10adc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10b00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10b10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b14:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10b18:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10b1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10b38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b40:	00000000 	andeq	r0, r0, r0
   10b44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b4c:	00000000 	andeq	r0, r0, r0
   10b50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b64:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10b68:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10b6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10b78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10b7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10b80:	00000000 	andeq	r0, r0, r0
   10b84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10b88:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10b94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10b98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ba4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   10bb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10bb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10bc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10bc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10bd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10bdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10c00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10c10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c18:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10c1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10c38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c40:	00000000 	andeq	r0, r0, r0
   10c44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c4c:	00000000 	andeq	r0, r0, r0
   10c50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c60:	00000000 	andeq	r0, r0, r0
   10c64:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10c68:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10c6c:	00000000 	andeq	r0, r0, r0
   10c70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10c78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10c7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c90:	00000000 	andeq	r0, r0, r0
   10c94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10c98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10c9c:	00000000 	andeq	r0, r0, r0
   10ca0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ca4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10cb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10cb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10cc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10cc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10cd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10cdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10d00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10d10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d18:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10d1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10d38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d40:	00000000 	andeq	r0, r0, r0
   10d44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d4c:	00000000 	andeq	r0, r0, r0
   10d50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d60:	00000000 	andeq	r0, r0, r0
   10d64:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10d68:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10d6c:	00000000 	andeq	r0, r0, r0
   10d70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10d78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   10d7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d90:	00000000 	andeq	r0, r0, r0
   10d94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10d9c:	00000000 	andeq	r0, r0, r0
   10da0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10da4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10db0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10db4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10dc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10dc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10dd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ddc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10e00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10e14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10e18:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10e1c:	00000000 	andeq	r0, r0, r0
   10e20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10e38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10e44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10e54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10e58:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10e64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10e74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10e78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10e7c:	00000000 	andeq	r0, r0, r0
   10e80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e90:	00000000 	andeq	r0, r0, r0
   10e94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10e98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e9c:	00000000 	andeq	r0, r0, r0
   10ea0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10eac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10eb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10eb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10eb8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10ec4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ec8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ed4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10ed8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10edc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ef0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10efc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10f14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10f18:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   10f1c:	00000000 	andeq	r0, r0, r0
   10f20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10f38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10f44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10f54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10f58:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10f64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10f74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10f78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   10f7c:	00000000 	andeq	r0, r0, r0
   10f80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f90:	00000000 	andeq	r0, r0, r0
   10f94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10f98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10f9c:	00000000 	andeq	r0, r0, r0
   10fa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10fac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10fb8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   10fc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10fc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10fd4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   10fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10fdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   10ff0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10ff8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10ffc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11410:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11418:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1141c:	00000000 	andeq	r0, r0, r0
   11420:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11424:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11434:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11438:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11448:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1144c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11450:	00000000 	andeq	r0, r0, r0
   11454:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11458:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11464:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1146c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11470:	00000000 	andeq	r0, r0, r0
   11474:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1147c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11480:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11484:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11494:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11498:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   114a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   114a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   114ac:	00000000 	andeq	r0, r0, r0
   114b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   114b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   114b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   114bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   114c0:	00000000 	andeq	r0, r0, r0
   114c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   114c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11510:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11518:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   1151c:	00000000 	andeq	r0, r0, r0
   11520:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11524:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11534:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11538:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11548:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1154c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11550:	00000000 	andeq	r0, r0, r0
   11554:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11558:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11564:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1156c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11570:	00000000 	andeq	r0, r0, r0
   11574:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1157c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11580:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11584:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11594:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11598:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   115a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   115a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   115ac:	00000000 	andeq	r0, r0, r0
   115b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   115b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   115b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   115bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   115c0:	00000000 	andeq	r0, r0, r0
   115c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   115c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1161c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11620:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11624:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11634:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11638:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1163c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11648:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1164c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11650:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11654:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11658:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1165c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11660:	00000000 	andeq	r0, r0, r0
   11664:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11668:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1166c:	00000000 	andeq	r0, r0, r0
   11670:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11674:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11678:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1167c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11680:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11684:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   116b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   116b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   116b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   116c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   116c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   116cc:	00000000 	andeq	r0, r0, r0
   116d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   116d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   116d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   116dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   116e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   116e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   116e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   116ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   116f0:	00000000 	andeq	r0, r0, r0
   116f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   116f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11718:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1171c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11720:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11724:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11730:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11734:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11738:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1173c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11748:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1174c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11750:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11754:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11758:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1175c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11760:	00000000 	andeq	r0, r0, r0
   11764:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11768:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1176c:	00000000 	andeq	r0, r0, r0
   11770:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11774:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11778:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1177c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11780:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11784:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   117b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   117b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   117b8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   117c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   117c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   117cc:	00000000 	andeq	r0, r0, r0
   117d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   117d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   117d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   117dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   117e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   117e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   117e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   117ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   117f0:	00000000 	andeq	r0, r0, r0
   117f4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   117f8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11810:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1181c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11820:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1182c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11830:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11834:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11840:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1184c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11850:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1185c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11860:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11868:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11874:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11878:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1187c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11880:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1188c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11890:	00000000 	andeq	r0, r0, r0
   11894:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11898:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   118a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118ac:	00000000 	andeq	r0, r0, r0
   118b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   118b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   118c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118cc:	00000000 	andeq	r0, r0, r0
   118d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   118d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   118dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   118f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   118fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11910:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11918:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1191c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11920:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1192c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11930:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11934:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11940:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1194c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11950:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11954:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1195c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11960:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11968:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11974:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11978:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1197c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11980:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1198c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11990:	00000000 	andeq	r0, r0, r0
   11994:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11998:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   119a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119ac:	00000000 	andeq	r0, r0, r0
   119b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   119b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   119c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119cc:	00000000 	andeq	r0, r0, r0
   119d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119d4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   119d8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   119dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   119f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   119fc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11a10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11a40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11a64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11a78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11a90:	00000000 	andeq	r0, r0, r0
   11a94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11a98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11aa4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11aa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11aac:	00000000 	andeq	r0, r0, r0
   11ab0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ab4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11ab8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11ac4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ac8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11acc:	00000000 	andeq	r0, r0, r0
   11ad0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ad4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11ad8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11adc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ae0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ae4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ae8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11aec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11af0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11af4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11af8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11afc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11b10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11b40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11b64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11b78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11b90:	00000000 	andeq	r0, r0, r0
   11b94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11ba4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ba8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11bac:	00000000 	andeq	r0, r0, r0
   11bb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bb4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11bb8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11bc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11bcc:	00000000 	andeq	r0, r0, r0
   11bd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11bd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11bdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11be0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11be4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11be8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11bf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11bf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11bfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11c10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c60:	00000000 	andeq	r0, r0, r0
   11c64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c6c:	00000000 	andeq	r0, r0, r0
   11c70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c90:	00000000 	andeq	r0, r0, r0
   11c94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c9c:	00000000 	andeq	r0, r0, r0
   11ca0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ca4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11ca8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11cac:	00000000 	andeq	r0, r0, r0
   11cb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11cb8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   11cc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ccc:	00000000 	andeq	r0, r0, r0
   11cd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11cd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11cdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ce0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ce4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ce8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11cf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11cf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11cfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11d10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d28:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d48:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d60:	00000000 	andeq	r0, r0, r0
   11d64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d6c:	00000000 	andeq	r0, r0, r0
   11d70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d90:	00000000 	andeq	r0, r0, r0
   11d94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11d98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d9c:	00000000 	andeq	r0, r0, r0
   11da0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11da4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11da8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11dac:	00000000 	andeq	r0, r0, r0
   11db0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11db4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11db8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   11dc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11dc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11dcc:	00000000 	andeq	r0, r0, r0
   11dd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11dd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11dd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11ddc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11de0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11de4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11de8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11dec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11df0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11df4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11df8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11dfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   11e10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e30:	00000000 	andeq	r0, r0, r0
   11e34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11e38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11e3c:	00000000 	andeq	r0, r0, r0
   11e40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e50:	00000000 	andeq	r0, r0, r0
   11e54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11e58:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11e64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e6c:	00000000 	andeq	r0, r0, r0
   11e70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e78:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11e7c:	00000000 	andeq	r0, r0, r0
   11e80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e90:	00000000 	andeq	r0, r0, r0
   11e94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11e98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e9c:	00000000 	andeq	r0, r0, r0
   11ea0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ea8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11eac:	00000000 	andeq	r0, r0, r0
   11eb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11eb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11eb8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ebc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ec0:	00000000 	andeq	r0, r0, r0
   11ec4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ec8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ecc:	00000000 	andeq	r0, r0, r0
   11ed0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ed4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11ed8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11edc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ee0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11ee4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ee8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11eec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ef0:	00000000 	andeq	r0, r0, r0
   11ef4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11ef8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11f10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f30:	00000000 	andeq	r0, r0, r0
   11f34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11f38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11f3c:	00000000 	andeq	r0, r0, r0
   11f40:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f50:	00000000 	andeq	r0, r0, r0
   11f54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11f58:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   11f64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f6c:	00000000 	andeq	r0, r0, r0
   11f70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f78:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11f7c:	00000000 	andeq	r0, r0, r0
   11f80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f90:	00000000 	andeq	r0, r0, r0
   11f94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11f98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f9c:	00000000 	andeq	r0, r0, r0
   11fa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11fa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fac:	00000000 	andeq	r0, r0, r0
   11fb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fb8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fbc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fc0:	00000000 	andeq	r0, r0, r0
   11fc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fcc:	00000000 	andeq	r0, r0, r0
   11fd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fd4:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11fd8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   11fdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fe0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fe4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fe8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11fec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ff0:	00000000 	andeq	r0, r0, r0
   11ff4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   11ff8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   120b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   120b8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   120c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   120c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   120d4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   120d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   120dc:	00000000 	andeq	r0, r0, r0
   120e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   120e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   120e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   120ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   121b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   121b8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   121c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   121c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   121d4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   121d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   121dc:	00000000 	andeq	r0, r0, r0
   121e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   121e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   121e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   121ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   122b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   122c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   122c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   122d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   122dc:	00000000 	andeq	r0, r0, r0
   122e0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   122e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   122e8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   123b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   123c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   123c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   123d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   123dc:	00000000 	andeq	r0, r0, r0
   123e0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   123e4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   123e8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12400:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12404:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12408:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12414:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12418:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1241c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12420:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12424:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12428:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12434:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12438:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12444:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12448:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   124b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   124c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   124c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   124d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12500:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12504:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12508:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12514:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12518:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1251c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12520:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12524:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12528:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12534:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12538:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12544:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12548:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   125b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   125c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   125c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   125d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12600:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12604:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12608:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1260c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12610:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12614:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12618:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   1261c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12620:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12624:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12628:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1262c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12634:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12638:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1263c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12640:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12648:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1264c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12650:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12654:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12658:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1265c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12660:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12664:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12668:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1266c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12670:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12674:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12678:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1267c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12680:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12684:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12688:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1268c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12690:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12694:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12698:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1269c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   126a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   126a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   126a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   126ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   126b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   126b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   126d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   126dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12700:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12704:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12708:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1270c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12710:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12714:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12718:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   1271c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12720:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12724:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12728:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1272c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12730:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12734:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12738:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1273c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12740:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   1274c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12750:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12754:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12758:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1275c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12760:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12764:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12768:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1276c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12770:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12774:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12778:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1277c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12780:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12784:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12788:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1278c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12790:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12794:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12798:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1279c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   127a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   127a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   127a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   127ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   127b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   127b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   127d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   127dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12800:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12804:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12808:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1280c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12810:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12814:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12818:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   1281c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12820:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12824:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12830:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12838:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12844:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12848:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1284c:	00000000 	andeq	r0, r0, r0
   12850:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12854:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12858:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1285c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12860:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12864:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12868:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1286c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12870:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12874:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12878:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1287c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12880:	00000000 	andeq	r0, r0, r0
   12884:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12888:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12894:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12898:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   128a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   128b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   128c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   128c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   128d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12900:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12904:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12908:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1290c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12910:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12914:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12918:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   1291c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12920:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12924:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12930:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12938:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12944:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12948:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1294c:	00000000 	andeq	r0, r0, r0
   12950:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12954:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12958:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1295c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12960:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12964:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12968:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   1296c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12970:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12974:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12978:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   1297c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12980:	00000000 	andeq	r0, r0, r0
   12984:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12988:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12994:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12998:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   129a8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   129b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   129c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   129c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   129d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12a00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a04:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12a08:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12a14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12a18:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12a1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12a34:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12a3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a40:	00000000 	andeq	r0, r0, r0
   12a44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a4c:	00000000 	andeq	r0, r0, r0
   12a50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12a78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12a7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a80:	00000000 	andeq	r0, r0, r0
   12a84:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12a94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12aa4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12aa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12ab4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12ac4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12ac8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12ad8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12b00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b04:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12b08:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12b14:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12b18:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12b1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12b34:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12b3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b40:	00000000 	andeq	r0, r0, r0
   12b44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b4c:	00000000 	andeq	r0, r0, r0
   12b50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b58:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b74:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12b78:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12b7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b80:	00000000 	andeq	r0, r0, r0
   12b84:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12b94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12b98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12ba4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12ba8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12bb4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12bc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12bc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12bd8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12c00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12c18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12c30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c40:	00000000 	andeq	r0, r0, r0
   12c44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c4c:	00000000 	andeq	r0, r0, r0
   12c50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c58:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12c5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c60:	00000000 	andeq	r0, r0, r0
   12c64:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12c68:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12c74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12c78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12c84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12c88:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12c94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12c98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12ca4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12cb4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12cc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12cc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12cd8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12d00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12d18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12d30:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d34:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d40:	00000000 	andeq	r0, r0, r0
   12d44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d4c:	00000000 	andeq	r0, r0, r0
   12d50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d58:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12d5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d60:	00000000 	andeq	r0, r0, r0
   12d64:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12d68:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12d74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12d78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12d84:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12d88:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12d94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12d98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12da4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12db4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12dc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12dc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12dd8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
   12e00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12e18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12e34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12e38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12e44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12e4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e50:	00000000 	andeq	r0, r0, r0
   12e54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12e58:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12e5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e60:	00000000 	andeq	r0, r0, r0
   12e64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12e74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12e78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12e7c:	00000000 	andeq	r0, r0, r0
   12e80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e90:	00000000 	andeq	r0, r0, r0
   12e94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12e98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e9c:	00000000 	andeq	r0, r0, r0
   12ea0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12ea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12eac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12eb0:	00000000 	andeq	r0, r0, r0
   12eb4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12eb8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12ec4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12ec8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12ed4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12ed8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12f00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12f18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12f34:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12f38:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12f44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12f4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f50:	00000000 	andeq	r0, r0, r0
   12f54:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12f58:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
   12f5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f60:	00000000 	andeq	r0, r0, r0
   12f64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12f74:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12f78:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   12f7c:	00000000 	andeq	r0, r0, r0
   12f80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f90:	00000000 	andeq	r0, r0, r0
   12f94:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12f98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f9c:	00000000 	andeq	r0, r0, r0
   12fa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12fac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12fb0:	00000000 	andeq	r0, r0, r0
   12fb4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12fb8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
   12fc4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12fc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
   12fd4:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
   12fd8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...

Disassembly of section .rodata.str1.1:

0001b000 <.rodata.str1.1>:
   1b000:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
   1b004:	45522031 	ldrbmi	r2, [r2, #-49]	; 0xffffffcf
   1b008:	0a594441 	beq	166c114 <__bss_end+0xd02114>
   1b00c:	2d2d2d00 	stccs	13, cr2, [sp, #-0]
   1b010:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b014:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b018:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b01c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b020:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b024:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b028:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b02c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b030:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b034:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b038:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b03c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   1b040:	0a2d2d2d 	beq	b664fc <__bss_end+0x1fc4fc>
   1b044:	5f4f4900 	svcpl	0x004f4900
   1b048:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
   1b04c:	44335628 	ldrtmi	r5, [r3], #-1576	; 0xfffff9d8
   1b050:	3054435f 	subscc	r4, r4, pc, asr r3
   1b054:	20295343 	eorcs	r5, r9, r3, asr #6
   1b058:	3d202020 	stccc	0, cr2, [r0, #-128]!	; 0xffffff80
   1b05c:	4f49000a 	svcmi	0x0049000a
   1b060:	4145525f 	cmpmi	r5, pc, asr r2
   1b064:	33562844 	cmpcc	r6, #68, 16	; 0x440000
   1b068:	54435f44 	strbpl	r5, [r3], #-3908	; 0xfffff0bc
   1b06c:	29534331 	ldmdbcs	r3, {r0, r4, r5, r8, r9, lr}^
   1b070:	20202020 	eorcs	r2, r0, r0, lsr #32
   1b074:	49000a3d 	stmdbmi	r0, {r0, r2, r3, r4, r5, r9, fp}
   1b078:	45525f4f 	ldrbmi	r5, [r2, #-3919]	; 0xfffff0b1
   1b07c:	56284441 	strtpl	r4, [r8], -r1, asr #8
   1b080:	455f4433 	ldrbmi	r4, [pc, #-1075]	; 1ac55 <__rodata_start+0xfc55>
   1b084:	54535252 	ldrbpl	r5, [r3], #-594	; 0xfffffdae
   1b088:	20295441 	eorcs	r5, r9, r1, asr #8
   1b08c:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b090:	525f4f49 	subspl	r4, pc, #292	; 0x124
   1b094:	28444145 	stmdacs	r4, {r0, r2, r6, r8, lr}^
   1b098:	5f443356 	svcpl	0x00443356
   1b09c:	29434642 	stmdbcs	r3, {r1, r6, r9, sl, lr}^
   1b0a0:	20202020 	eorcs	r2, r0, r0, lsr #32
   1b0a4:	0a3d2020 	beq	f6312c <__bss_end+0x5f912c>
   1b0a8:	5f4f4900 	svcpl	0x004f4900
   1b0ac:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
   1b0b0:	44335628 	ldrtmi	r5, [r3], #-1576	; 0xfffff9d8
   1b0b4:	4346525f 	movtmi	r5, #25183	; 0x625f
   1b0b8:	20202029 	eorcs	r2, r0, r9, lsr #32
   1b0bc:	3d202020 	stccc	0, cr2, [r0, #-128]!	; 0xffffff80
   1b0c0:	4f49000a 	svcmi	0x0049000a
   1b0c4:	4145525f 	cmpmi	r5, pc, asr r2
   1b0c8:	33562844 	cmpcc	r6, #68, 16	; 0x440000
   1b0cc:	43505f44 	cmpmi	r0, #68, 30	; 0x110
   1b0d0:	20202953 	eorcs	r2, r0, r3, asr r9
   1b0d4:	20202020 	eorcs	r2, r0, r0, lsr #32
   1b0d8:	49000a3d 	stmdbmi	r0, {r0, r2, r3, r4, r5, r9, fp}
   1b0dc:	45525f4f 	ldrbmi	r5, [r2, #-3919]	; 0xfffff0b1
   1b0e0:	56284441 	strtpl	r4, [r8], -r1, asr #8
   1b0e4:	465f4433 			; <UNDEFINED> instruction: 0x465f4433
   1b0e8:	4f474244 	svcmi	0x00474244
   1b0ec:	20202029 	eorcs	r2, r0, r9, lsr #32
   1b0f0:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b0f4:	525f4f49 	subspl	r4, pc, #292	; 0x124
   1b0f8:	28444145 	stmdacs	r4, {r0, r2, r6, r8, lr}^
   1b0fc:	5f443356 	svcpl	0x00443356
   1b100:	43544e49 	cmpmi	r4, #1168	; 0x490
   1b104:	20294c54 	eorcs	r4, r9, r4, asr ip
   1b108:	0a3d2020 	beq	f63190 <__bss_end+0x5f9190>
   1b10c:	5f4f4900 	svcpl	0x004f4900
   1b110:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
   1b114:	44335628 	ldrtmi	r5, [r3], #-1576	; 0xfffff9d8
   1b118:	4150565f 	cmpmi	r0, pc, asr r6
   1b11c:	4c544e43 	mrrcmi	14, 4, r4, r4, cr3	; <UNPREDICTABLE>
   1b120:	3d202029 	stccc	0, cr2, [r0, #-164]!	; 0xffffff5c
   1b124:	4f49000a 	svcmi	0x0049000a
   1b128:	4145525f 	cmpmi	r5, pc, asr r2
   1b12c:	33562844 	cmpcc	r6, #68, 16	; 0x440000
   1b130:	50425f44 	subpl	r5, r2, r4, asr #30
   1b134:	2029534f 	eorcs	r5, r9, pc, asr #6
   1b138:	20202020 	eorcs	r2, r0, r0, lsr #32
   1b13c:	49000a3d 	stmdbmi	r0, {r0, r2, r3, r4, r5, r9, fp}
   1b140:	45525f4f 	ldrbmi	r5, [r2, #-3919]	; 0xfffff0b1
   1b144:	56284441 	strtpl	r4, [r8], -r1, asr #8
   1b148:	425f4433 	subsmi	r4, pc, #855638016	; 0x33000000
   1b14c:	29414f50 	stmdbcs	r1, {r4, r6, r8, r9, sl, fp, lr}^
   1b150:	20202020 	eorcs	r2, r0, r0, lsr #32
   1b154:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b158:	525f4f49 	subspl	r4, pc, #292	; 0x124
   1b15c:	28444145 	stmdacs	r4, {r0, r2, r6, r8, lr}^
   1b160:	5f443356 	svcpl	0x00443356
   1b164:	53435042 	movtpl	r5, #12354	; 0x3042
   1b168:	20202029 	eorcs	r2, r0, r9, lsr #32
   1b16c:	0a3d2020 	beq	f631f4 <__bss_end+0x5f91f4>
   1b170:	5f4f4900 	svcpl	0x004f4900
   1b174:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
   1b178:	44335628 	ldrtmi	r5, [r3], #-1576	; 0xfffff9d8
   1b17c:	4544495f 	strbmi	r4, [r4, #-2399]	; 0xfffff6a1
   1b180:	2932544e 	ldmdbcs	r2!, {r1, r2, r3, r6, sl, ip, lr}
   1b184:	3d202020 	stccc	0, cr2, [r0, #-128]!	; 0xffffff80
   1b188:	4f43000a 	svcmi	0x0043000a
   1b18c:	20304552 	eorscs	r4, r0, r2, asr r5
   1b190:	44414552 	strbmi	r4, [r1], #-1362	; 0xfffffaae
   1b194:	20000a59 	andcs	r0, r0, r9, asr sl
   1b198:	20443356 	subcs	r3, r4, r6, asr r3
   1b19c:	54534554 	ldrbpl	r4, [r3], #-1364	; 0xfffffaac
   1b1a0:	4f20000a 	svcmi	0x0020000a
   1b1a4:	4220214b 	eormi	r2, r0, #-1073741806	; 0xc0000012
   1b1a8:	4b4e494c 	blmi	13ad6e0 <__bss_end+0xa436e0>
   1b1ac:	41545320 	cmpmi	r4, r0, lsr #6
   1b1b0:	20535554 	subscs	r5, r3, r4, asr r5
   1b1b4:	0a44454c 	beq	112c6ec <__bss_end+0x7c26ec>
   1b1b8:	474e2000 	strbmi	r2, [lr, -r0]
   1b1bc:	4547000a 	strbmi	r0, [r7, #-10]
   1b1c0:	52462054 	subpl	r2, r6, #84	; 0x54
   1b1c4:	42454d41 	submi	r4, r5, #4160	; 0x1040
   1b1c8:	45464655 	strbmi	r4, [r6, #-1621]	; 0xfffff9ab
   1b1cc:	66000a52 			; <UNDEFINED> instruction: 0x66000a52
   1b1d0:	773e2d62 	ldrvc	r2, [lr, -r2, ror #26]!
   1b1d4:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
   1b1d8:	0a3d2020 	beq	f63260 <__bss_end+0x5f9260>
   1b1dc:	2d626600 	stclcs	6, cr6, [r2, #-0]
   1b1e0:	6965683e 	stmdbvs	r5!, {r1, r2, r3, r4, r5, fp, sp, lr}^
   1b1e4:	20746867 	rsbscs	r6, r4, r7, ror #16
   1b1e8:	66000a3d 			; <UNDEFINED> instruction: 0x66000a3d
   1b1ec:	733e2d62 	teqvc	lr, #6272	; 0x1880
   1b1f0:	20657a69 	rsbcs	r7, r5, r9, ror #20
   1b1f4:	0a3d2020 	beq	f6327c <__bss_end+0x5f927c>
   1b1f8:	2d626600 	stclcs	6, cr6, [r2, #-0]
   1b1fc:	696f703e 	stmdbvs	pc!, {r1, r2, r3, r4, r5, ip, sp, lr}^	; <UNPREDICTABLE>
   1b200:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
   1b204:	54000a3d 	strpl	r0, [r0], #-2621	; 0xfffff5c3
   1b208:	20545345 	subscs	r5, r4, r5, asr #6
   1b20c:	43544148 	cmpmi	r4, #72, 2
   1b210:	000a2e48 	andeq	r2, sl, r8, asr #28
   1b214:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
   1b218:	69726420 	ldmdbvs	r2!, {r5, sl, sp, lr}^
   1b21c:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
   1b220:	616d000a 	cmnvs	sp, sl
   1b224:	6f626c69 	svcvs	0x00626c69
   1b228:	70715f78 	rsbsvc	r5, r1, r8, ror pc
   1b22c:	6e655f75 	mcrvs	15, 3, r5, cr5, cr5, {3}
   1b230:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
   1b234:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
   1b238:	2044454c 	subcs	r4, r4, ip, asr #10
   1b23c:	5d315b70 	vldmdbpl	r1!, {d5-<overflow reg d60>}
   1b240:	6d000a3d 	vstrvs	s0, [r0, #-244]	; 0xffffff0c
   1b244:	626c6961 	rsbvs	r6, ip, #1589248	; 0x184000
   1b248:	715f786f 	cmpvc	pc, pc, ror #16
   1b24c:	655f7570 	ldrbvs	r7, [pc, #-1392]	; 1ace4 <__rodata_start+0xfce4>
   1b250:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
   1b254:	4b4f2065 	blmi	13e33f0 <__bss_end+0xa793f0>
   1b258:	6d000a20 	vstrvs	s0, [r0, #-128]	; 0xffffff80
   1b25c:	626c6961 	rsbvs	r6, ip, #1589248	; 0x184000
   1b260:	755f786f 	ldrbvc	r7, [pc, #-2159]	; 1a9f9 <__rodata_start+0xf9f9>
   1b264:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
   1b268:	656d5f6b 	strbvs	r5, [sp, #-3947]!	; 0xfffff095
   1b26c:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
   1b270:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
   1b274:	2044454c 	subcs	r4, r4, ip, asr #10
   1b278:	5d315b70 	vldmdbpl	r1!, {d5-<overflow reg d60>}
   1b27c:	6d000a3d 	vstrvs	s0, [r0, #-244]	; 0xffffff0c
   1b280:	626c6961 	rsbvs	r6, ip, #1589248	; 0x184000
   1b284:	615f786f 	cmpvs	pc, pc, ror #16
   1b288:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
   1b28c:	5f657461 	svcpl	0x00657461
   1b290:	6f6d656d 	svcvs	0x006d656d
   1b294:	68207972 	stmdavs	r0!, {r1, r4, r5, r6, r8, fp, ip, sp, lr}
   1b298:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
   1b29c:	000a3d65 	andeq	r3, sl, r5, ror #26
   1b2a0:	6c69616d 	stfvse	f6, [r9], #-436	; 0xfffffe4c
   1b2a4:	5f786f62 	svcpl	0x00786f62
   1b2a8:	6b636f6c 	blvs	18f7060 <__bss_end+0xf8d060>
   1b2ac:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
   1b2b0:	2079726f 	rsbscs	r7, r9, pc, ror #4
   1b2b4:	4c494146 	stfmie	f4, [r9], {70}	; 0x46
   1b2b8:	70204445 	eorvc	r4, r0, r5, asr #8
   1b2bc:	3d5d315b 	ldfcce	f3, [sp, #-364]	; 0xfffffe94
   1b2c0:	616d000a 	cmnvs	sp, sl
   1b2c4:	6f626c69 	svcvs	0x00626c69
   1b2c8:	6f6c5f78 	svcvs	0x006c5f78
   1b2cc:	6d5f6b63 	vldrvs	d22, [pc, #-396]	; 1b148 <__rodata_start+0x10148>
   1b2d0:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
   1b2d4:	64612079 	strbtvs	r2, [r1], #-121	; 0xffffff87
   1b2d8:	0a3d7264 	beq	f77c70 <__bss_end+0x60dc70>
   1b2dc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
   1b2e0:	786f626c 	stmdavc	pc!, {r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
   1b2e4:	6c6e755f 	cfstr64vs	mvdx7, [lr], #-380	; 0xfffffe84
   1b2e8:	5f6b636f 	svcpl	0x006b636f
   1b2ec:	6f6d656d 	svcvs	0x006d656d
   1b2f0:	0a3d7972 	beq	f798c0 <__bss_end+0x60f8c0>
   1b2f4:	49414d00 	stmdbmi	r1, {r8, sl, fp, lr}^
   1b2f8:	584f424c 	stmdapl	pc, {r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
   1b2fc:	4152465f 	cmpmi	r2, pc, asr r6
   1b300:	5542454d 	strbpl	r4, [r2, #-1357]	; 0xfffffab3
   1b304:	52454646 	subpl	r4, r5, #73400320	; 0x4600000
   1b308:	756f6320 	strbvc	r6, [pc, #-800]!	; 1aff0 <__rodata_start+0xfff0>
   1b30c:	0a3d746e 	beq	f784cc <__bss_end+0x60e4cc>
   1b310:	78746300 	ldmdavc	r4!, {r8, r9, sp, lr}^
   1b314:	33563e2d 	cmpcc	r6, #720	; 0x2d0
   1b318:	52455f44 	subpl	r5, r5, #68, 30	; 0x110
   1b31c:	41545352 	cmpmi	r4, r2, asr r3
   1b320:	000a3d54 	andeq	r3, sl, r4, asr sp
   1b324:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b328:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b32c:	5251535f 	subspl	r5, r1, #2080374785	; 0x7c000001
   1b330:	20305653 	eorscs	r5, r0, r3, asr r6
   1b334:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b338:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b33c:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b340:	5152535f 	cmppl	r2, pc, asr r3
   1b344:	20205343 	eorcs	r5, r0, r3, asr #6
   1b348:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b34c:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b350:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b354:	4150565f 	cmpmi	r0, pc, asr r6
   1b358:	4c544e43 	mrrcmi	14, 4, r4, r4, cr3	; <UNPREDICTABLE>
   1b35c:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b360:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b364:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b368:	4742445f 	smlsldmi	r4, r2, pc, r4	; <UNPREDICTABLE>
   1b36c:	20202045 	eorcs	r2, r0, r5, asr #32
   1b370:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b374:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b378:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b37c:	4244465f 	submi	r4, r4, #99614720	; 0x5f00000
   1b380:	20204f47 	eorcs	r4, r0, r7, asr #30
   1b384:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b388:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b38c:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b390:	4244465f 	submi	r4, r4, #99614720	; 0x5f00000
   1b394:	20205347 	eorcs	r5, r0, r7, asr #6
   1b398:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b39c:	2d787463 	cfldrdcs	mvd7, [r8, #-396]!	; 0xfffffe74
   1b3a0:	4433563e 	ldrtmi	r5, [r3], #-1598	; 0xfffff9c2
   1b3a4:	4358425f 	cmpmi	r8, #-268435451	; 0xf0000005
   1b3a8:	20202046 	eorcs	r2, r0, r6, asr #32
   1b3ac:	000a3d20 	andeq	r3, sl, r0, lsr #26
   1b3b0:	56646441 	strbtpl	r6, [r4], -r1, asr #8
   1b3b4:	65747265 	ldrbvs	r7, [r4, #-613]!	; 0xfffffd9b
   1b3b8:	6f442078 	svcvs	0x00442078
   1b3bc:	000a656e 	andeq	r6, sl, lr, ror #10
   1b3c0:	43443356 	movtmi	r3, #17238	; 0x4356
   1b3c4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
   1b3c8:	694c6c6f 	stmdbvs	ip, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
   1b3cc:	72437473 	subvc	r7, r3, #1929379840	; 0x73000000
   1b3d0:	65746165 	ldrbvs	r6, [r4, #-357]!	; 0xfffffe9b
   1b3d4:	6e6e6942 	cdpvs	9, 6, cr6, cr14, cr2, {2}
   1b3d8:	20676e69 	rsbcs	r6, r7, r9, ror #28
   1b3dc:	656e6f44 	strbvs	r6, [lr, #-3908]!	; 0xfffff0bc
   1b3e0:	3356000a 	cmpcc	r6, #10
   1b3e4:	6e6f4344 	cdpvs	3, 6, cr4, cr15, cr4, {2}
   1b3e8:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 1b220 <__rodata_start+0x10220>
   1b3ec:	7473694c 	ldrbtvc	r6, [r3], #-2380	; 0xfffff6b4
   1b3f0:	61657243 	cmnvs	r5, r3, asr #4
   1b3f4:	65526574 	ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c
   1b3f8:	7265646e 	rsbvc	r6, r5, #1845493760	; 0x6e000000
   1b3fc:	20676e69 	rsbcs	r6, r7, r9, ror #28
   1b400:	656e6f44 	strbvs	r6, [lr, #-3908]!	; 0xfffff0bc
   1b404:	3a20000a 	bcc	81b434 <renderchunk_buffer0+0x7fdc34>
   1b408:	Address 0x0001b408 is out of bounds.


Disassembly of section .data:

0001c000 <__data_start>:
   1c000:	0081da00 	addeq	sp, r1, r0, lsl #20

0001c004 <CHAR_COLOR>:
   1c004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

0001c008 <table>:
   1c008:	33323130 	teqcc	r2, #48, 2
   1c00c:	37363534 			; <UNDEFINED> instruction: 0x37363534
   1c010:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
   1c014:	46454443 	strbmi	r4, [r5], -r3, asr #8

0001c018 <rand_a>:
   1c018:	00000001 	andeq	r0, r0, r1

0001c01c <rand_b>:
   1c01c:	00005ba0 	andeq	r5, r0, r0, lsr #23

0001c020 <rand_c>:
   1c020:	007864cb 	rsbseq	r6, r8, fp, asr #9

0001c024 <sintable>:
   1c024:	00000000 	andeq	r0, r0, r0
   1c028:	00020001 	andeq	r0, r2, r1
   1c02c:	00030003 	andeq	r0, r3, r3
   1c030:	00050004 	andeq	r0, r5, r4
   1c034:	00070006 	andeq	r0, r7, r6
   1c038:	00080007 	andeq	r0, r8, r7
   1c03c:	000a0009 	andeq	r0, sl, r9
   1c040:	000b000a 	andeq	r0, fp, sl
   1c044:	000c000c 	andeq	r0, ip, ip
   1c048:	000e000d 	andeq	r0, lr, sp
   1c04c:	000f000f 	andeq	r0, pc, pc
   1c050:	00110010 	andseq	r0, r1, r0, lsl r0
   1c054:	00120011 	andseq	r0, r2, r1, lsl r0
   1c058:	00130013 	andseq	r0, r3, r3, lsl r0
   1c05c:	00140014 	andseq	r0, r4, r4, lsl r0
   1c060:	00160015 	andseq	r0, r6, r5, lsl r0
   1c064:	00170016 	andseq	r0, r7, r6, lsl r0
   1c068:	00180017 	andseq	r0, r8, r7, lsl r0
   1c06c:	00190018 	andseq	r0, r9, r8, lsl r0
   1c070:	001a0019 	andseq	r0, sl, r9, lsl r0
   1c074:	001b001a 	andseq	r0, fp, sl, lsl r0
   1c078:	001b001b 	andseq	r0, fp, fp, lsl r0
   1c07c:	001c001c 	andseq	r0, ip, ip, lsl r0
   1c080:	001d001c 	andseq	r0, sp, ip, lsl r0
   1c084:	001d001d 	andseq	r0, sp, sp, lsl r0
   1c088:	001e001e 	andseq	r0, lr, lr, lsl r0
   1c08c:	001e001e 	andseq	r0, lr, lr, lsl r0
   1c090:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c094:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c098:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c09c:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0a0:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0a4:	001f0020 	andseq	r0, pc, r0, lsr #32
   1c0a8:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0ac:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0b0:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0b4:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
   1c0b8:	001e001f 	andseq	r0, lr, pc, lsl r0
   1c0bc:	001e001e 	andseq	r0, lr, lr, lsl r0
   1c0c0:	001d001e 	andseq	r0, sp, lr, lsl r0
   1c0c4:	001d001d 	andseq	r0, sp, sp, lsl r0
   1c0c8:	001c001c 	andseq	r0, ip, ip, lsl r0
   1c0cc:	001b001c 	andseq	r0, fp, ip, lsl r0
   1c0d0:	001b001b 	andseq	r0, fp, fp, lsl r0
   1c0d4:	001a001a 	andseq	r0, sl, sl, lsl r0
   1c0d8:	00190019 	andseq	r0, r9, r9, lsl r0
   1c0dc:	00180018 	andseq	r0, r8, r8, lsl r0
   1c0e0:	00170017 	andseq	r0, r7, r7, lsl r0
   1c0e4:	00160016 	andseq	r0, r6, r6, lsl r0
   1c0e8:	00140015 	andseq	r0, r4, r5, lsl r0
   1c0ec:	00130014 	andseq	r0, r3, r4, lsl r0
   1c0f0:	00120013 	andseq	r0, r2, r3, lsl r0
   1c0f4:	00110011 	andseq	r0, r1, r1, lsl r0
   1c0f8:	000f0010 	andeq	r0, pc, r0, lsl r0	; <UNPREDICTABLE>
   1c0fc:	000e000f 	andeq	r0, lr, pc
   1c100:	000c000d 	andeq	r0, ip, sp
   1c104:	000b000c 	andeq	r0, fp, ip
   1c108:	000a000a 	andeq	r0, sl, sl
   1c10c:	00080009 	andeq	r0, r8, r9
   1c110:	00070007 	andeq	r0, r7, r7
   1c114:	00050006 	andeq	r0, r5, r6
   1c118:	00030004 	andeq	r0, r3, r4
   1c11c:	00020003 	andeq	r0, r2, r3
   1c120:	00000001 	andeq	r0, r0, r1
   1c124:	00000000 	andeq	r0, r0, r0
   1c128:	fffeffff 			; <UNDEFINED> instruction: 0xfffeffff
   1c12c:	fffdfffd 			; <UNDEFINED> instruction: 0xfffdfffd
   1c130:	fffbfffc 			; <UNDEFINED> instruction: 0xfffbfffc
   1c134:	fff9fffa 			; <UNDEFINED> instruction: 0xfff9fffa
   1c138:	fff8fff9 			; <UNDEFINED> instruction: 0xfff8fff9
   1c13c:	fff6fff7 			; <UNDEFINED> instruction: 0xfff6fff7
   1c140:	fff5fff6 			; <UNDEFINED> instruction: 0xfff5fff6
   1c144:	fff4fff4 			; <UNDEFINED> instruction: 0xfff4fff4
   1c148:	fff2fff3 			; <UNDEFINED> instruction: 0xfff2fff3
   1c14c:	fff1fff1 			; <UNDEFINED> instruction: 0xfff1fff1
   1c150:	ffeffff0 			; <UNDEFINED> instruction: 0xffeffff0
   1c154:	ffeeffef 			; <UNDEFINED> instruction: 0xffeeffef
   1c158:	ffedffed 			; <UNDEFINED> instruction: 0xffedffed
   1c15c:	ffecffec 			; <UNDEFINED> instruction: 0xffecffec
   1c160:	ffeaffeb 			; <UNDEFINED> instruction: 0xffeaffeb
   1c164:	ffe9ffea 			; <UNDEFINED> instruction: 0xffe9ffea
   1c168:	ffe8ffe9 			; <UNDEFINED> instruction: 0xffe8ffe9
   1c16c:	ffe7ffe8 			; <UNDEFINED> instruction: 0xffe7ffe8
   1c170:	ffe6ffe7 			; <UNDEFINED> instruction: 0xffe6ffe7
   1c174:	ffe5ffe6 			; <UNDEFINED> instruction: 0xffe5ffe6
   1c178:	ffe5ffe5 			; <UNDEFINED> instruction: 0xffe5ffe5
   1c17c:	ffe4ffe4 			; <UNDEFINED> instruction: 0xffe4ffe4
   1c180:	ffe3ffe4 			; <UNDEFINED> instruction: 0xffe3ffe4
   1c184:	ffe3ffe3 			; <UNDEFINED> instruction: 0xffe3ffe3
   1c188:	ffe2ffe2 			; <UNDEFINED> instruction: 0xffe2ffe2
   1c18c:	ffe2ffe2 			; <UNDEFINED> instruction: 0xffe2ffe2
   1c190:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c194:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c198:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c19c:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1a0:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1a4:	ffe1ffe0 			; <UNDEFINED> instruction: 0xffe1ffe0
   1c1a8:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1ac:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1b0:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1b4:	ffe1ffe1 			; <UNDEFINED> instruction: 0xffe1ffe1
   1c1b8:	ffe2ffe1 			; <UNDEFINED> instruction: 0xffe2ffe1
   1c1bc:	ffe2ffe2 			; <UNDEFINED> instruction: 0xffe2ffe2
   1c1c0:	ffe3ffe2 			; <UNDEFINED> instruction: 0xffe3ffe2
   1c1c4:	ffe3ffe3 			; <UNDEFINED> instruction: 0xffe3ffe3
   1c1c8:	ffe4ffe4 			; <UNDEFINED> instruction: 0xffe4ffe4
   1c1cc:	ffe5ffe4 			; <UNDEFINED> instruction: 0xffe5ffe4
   1c1d0:	ffe5ffe5 			; <UNDEFINED> instruction: 0xffe5ffe5
   1c1d4:	ffe6ffe6 			; <UNDEFINED> instruction: 0xffe6ffe6
   1c1d8:	ffe7ffe7 			; <UNDEFINED> instruction: 0xffe7ffe7
   1c1dc:	ffe8ffe8 			; <UNDEFINED> instruction: 0xffe8ffe8
   1c1e0:	ffe9ffe9 			; <UNDEFINED> instruction: 0xffe9ffe9
   1c1e4:	ffeaffea 			; <UNDEFINED> instruction: 0xffeaffea
   1c1e8:	ffecffeb 			; <UNDEFINED> instruction: 0xffecffeb
   1c1ec:	ffedffec 			; <UNDEFINED> instruction: 0xffedffec
   1c1f0:	ffeeffed 			; <UNDEFINED> instruction: 0xffeeffed
   1c1f4:	ffefffef 			; <UNDEFINED> instruction: 0xffefffef
   1c1f8:	fff1fff0 			; <UNDEFINED> instruction: 0xfff1fff0
   1c1fc:	fff2fff1 			; <UNDEFINED> instruction: 0xfff2fff1
   1c200:	fff4fff3 			; <UNDEFINED> instruction: 0xfff4fff3
   1c204:	fff5fff4 			; <UNDEFINED> instruction: 0xfff5fff4
   1c208:	fff6fff6 			; <UNDEFINED> instruction: 0xfff6fff6
   1c20c:	fff8fff7 			; <UNDEFINED> instruction: 0xfff8fff7
   1c210:	fff9fff9 			; <UNDEFINED> instruction: 0xfff9fff9
   1c214:	fffbfffa 			; <UNDEFINED> instruction: 0xfffbfffa
   1c218:	fffdfffc 			; <UNDEFINED> instruction: 0xfffdfffc
   1c21c:	fffefffd 			; <UNDEFINED> instruction: 0xfffefffd
   1c220:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .bss:

0001d000 <__bss_start>:
	...

0001d100 <command_index>:
	...

0001d200 <mailbox_fb_data>:
	...

0001d300 <p>:
	...

0001d700 <is_fb_init>:
   1d700:	00000000 	andeq	r0, r0, r0

0001d704 <stick>:
   1d704:	00000000 	andeq	r0, r0, r0

0001d708 <offset>:
   1d708:	00000000 	andeq	r0, r0, r0

0001d70c <frame>:
	...

0001d800 <renderchunk_buffer0>:
	...

0081d800 <dmadata>:
	...

0081da00 <context>:
	...

0081db00 <buffer>:
	...

00949b00 <M>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003741 	streq	r3, [r0], -r1, asr #14
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <renderchunk_buffer0+0x64c2c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1c011a01 	stcne	10, cr1, [r1], {1}
  34:	2a012201 	bcs	48840 <renderchunk_buffer0+0x2b040>
  38:	44022c01 	strmi	r2, [r2], #-3073	; 0xfffff3ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end+0x766d24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	322e3520 	eorcc	r3, lr, #32, 10	; 0x8000000
  30:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  34:	31353130 	teqcc	r5, r0, lsr r1
  38:	20323032 	eorscs	r3, r2, r2, lsr r0
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__bss_end+0xff6952fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40
  58:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  5c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  60:	6f697369 	svcvs	0x00697369
  64:	3332206e 	teqcc	r2, #110	; 0x6e
  68:	38343831 	ldmdacc	r4!, {r0, r4, r5, fp, ip, sp}
  6c:	Address 0x0000006c is out of bounds.

