<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 15 12:30:05 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3482</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1915</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>132</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>257</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LedPrescaler_2_s0/Q </td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>VideoGenerator/CPU_INT_n_s/F </td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>LedPrescaler[2]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.461(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CPU_INT_n</td>
<td>50.000(MHz)</td>
<td>84.322(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SerialKeyboard/RX_Strobe</td>
<td>50.000(MHz)</td>
<td>145.815(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td>670.004(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>64.046(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h4>No timing paths to get frequency of LED_WR_18!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Setup</td>
<td>-1679.875</td>
<td>257</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.415</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.510</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.284</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.186</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-15.007</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-14.920</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-14.920</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.920</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.857</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.856</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.812</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.824</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.789</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.693</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.668</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.668</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.643</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.643</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.627</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.627</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.608</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.552</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_7_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.459</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.455</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.358</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.342</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.299</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.559</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0/RESET</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortY_0_s0/Q</td>
<td>VideoGenerator/ViewPortY_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>HighClkPrescale_s0/Q</td>
<td>HighClkPrescale_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>LedPrescaler_1_s0/Q</td>
<td>LedPrescaler_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>LedPrescaler_0_s0/Q</td>
<td>LedPrescaler_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>CPU/u0/Halt_FF_s5/Q</td>
<td>CPU/u0/Halt_FF_s5/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>VideoGenerator/ViewPortX_0_s0/Q</td>
<td>VideoGenerator/ViewPortX_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>VideoGenerator/Ycounter_0_s0/Q</td>
<td>VideoGenerator/Ycounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>CPU/u0/R_1_s1/Q</td>
<td>CPU/u0/R_1_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.729</td>
<td>VideoGenerator/ViewPortY_2_s0/Q</td>
<td>VideoGenerator/ViewPortY_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortX_2_s0/Q</td>
<td>VideoGenerator/ViewPortX_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.889</td>
<td>SerialKeyboard/regDF_2_s0/Q</td>
<td>SerialKeyboard/regDF_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>7.499</td>
</tr>
<tr>
<td>2</td>
<td>2.786</td>
<td>SerialKeyboard/regFD_2_s0/Q</td>
<td>SerialKeyboard/regFD_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>6.601</td>
</tr>
<tr>
<td>3</td>
<td>2.807</td>
<td>SerialKeyboard/regBF_3_s0/Q</td>
<td>SerialKeyboard/regBF_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>6.581</td>
</tr>
<tr>
<td>4</td>
<td>2.827</td>
<td>SerialKeyboard/regF7_0_s1/Q</td>
<td>SerialKeyboard/regF7_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>6.561</td>
</tr>
<tr>
<td>5</td>
<td>3.109</td>
<td>SerialKeyboard/regEF_4_s0/Q</td>
<td>SerialKeyboard/regEF_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>6.278</td>
</tr>
<tr>
<td>6</td>
<td>3.423</td>
<td>SerialKeyboard/regDF_3_s1/Q</td>
<td>SerialKeyboard/regDF_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.965</td>
</tr>
<tr>
<td>7</td>
<td>3.549</td>
<td>SerialKeyboard/regF7_4_s0/Q</td>
<td>SerialKeyboard/regF7_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.838</td>
</tr>
<tr>
<td>8</td>
<td>3.719</td>
<td>SerialKeyboard/regDF_2_s4/Q</td>
<td>SerialKeyboard/regDF_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.747</td>
</tr>
<tr>
<td>9</td>
<td>3.826</td>
<td>SerialKeyboard/regDF_5_s1/Q</td>
<td>SerialKeyboard/regDF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.561</td>
</tr>
<tr>
<td>10</td>
<td>3.829</td>
<td>SerialKeyboard/regF7_3_s1/Q</td>
<td>SerialKeyboard/regF7_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.546</td>
<td>5.551</td>
</tr>
<tr>
<td>11</td>
<td>3.832</td>
<td>SerialKeyboard/regFB_2_s1/Q</td>
<td>SerialKeyboard/regFB_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.556</td>
</tr>
<tr>
<td>12</td>
<td>3.883</td>
<td>SerialKeyboard/regDF_1_s0/Q</td>
<td>SerialKeyboard/regDF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.505</td>
</tr>
<tr>
<td>13</td>
<td>3.976</td>
<td>SerialKeyboard/regBF_0_s0/Q</td>
<td>SerialKeyboard/regBF_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.412</td>
</tr>
<tr>
<td>14</td>
<td>3.978</td>
<td>SerialKeyboard/regF7_0_s4/Q</td>
<td>SerialKeyboard/regF7_0_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.488</td>
</tr>
<tr>
<td>15</td>
<td>4.065</td>
<td>SerialKeyboard/regDF_0_s4/Q</td>
<td>SerialKeyboard/regDF_0_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.401</td>
</tr>
<tr>
<td>16</td>
<td>4.194</td>
<td>SerialKeyboard/regEF_3_s1/Q</td>
<td>SerialKeyboard/regEF_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.194</td>
</tr>
<tr>
<td>17</td>
<td>4.200</td>
<td>SerialKeyboard/regDF_1_s4/Q</td>
<td>SerialKeyboard/regDF_1_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.266</td>
</tr>
<tr>
<td>18</td>
<td>4.234</td>
<td>SerialKeyboard/regBF_1_s4/Q</td>
<td>SerialKeyboard/regBF_1_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.232</td>
</tr>
<tr>
<td>19</td>
<td>4.306</td>
<td>SerialKeyboard/regFD_2_s4/Q</td>
<td>SerialKeyboard/regFD_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.160</td>
</tr>
<tr>
<td>20</td>
<td>4.327</td>
<td>SerialKeyboard/regBF_3_s4/Q</td>
<td>SerialKeyboard/regBF_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>6.139</td>
</tr>
<tr>
<td>21</td>
<td>4.336</td>
<td>SerialKeyboard/regEF_0_s0/Q</td>
<td>SerialKeyboard/regEF_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>5.052</td>
</tr>
<tr>
<td>22</td>
<td>4.433</td>
<td>SerialKeyboard/regBF_2_s0/Q</td>
<td>SerialKeyboard/regBF_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.546</td>
<td>4.947</td>
</tr>
<tr>
<td>23</td>
<td>4.466</td>
<td>SerialKeyboard/regBF_4_s4/Q</td>
<td>SerialKeyboard/regBF_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.546</td>
<td>6.007</td>
</tr>
<tr>
<td>24</td>
<td>4.582</td>
<td>SerialKeyboard/regBF_1_s0/Q</td>
<td>SerialKeyboard/regBF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.539</td>
<td>4.806</td>
</tr>
<tr>
<td>25</td>
<td>4.634</td>
<td>SerialKeyboard/regDF_2_s4/Q</td>
<td>SerialKeyboard/regDF_2_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.539</td>
<td>5.832</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.224</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>1.896</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.703</td>
<td>1.953</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.528</td>
<td>8.778</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>CPU/u0/n1489_s21/I0</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s21/F</td>
</tr>
<tr>
<td>32.343</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>CPU/u0/n1489_s54/I0</td>
</tr>
<tr>
<td>33.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s54/F</td>
</tr>
<tr>
<td>33.501</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>CPU/u0/n1489_s13/I3</td>
</tr>
<tr>
<td>34.127</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s13/F</td>
</tr>
<tr>
<td>34.948</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>CPU/u0/n1489_s8/I1</td>
</tr>
<tr>
<td>36.009</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s8/F</td>
</tr>
<tr>
<td>36.428</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>CPU/u0/n1489_s7/I0</td>
</tr>
<tr>
<td>37.460</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>37.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.461, 40.153%; route: 18.094, 50.240%; tC2Q: 3.460, 9.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.504</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>CPU/u0/RegDIL_1_s1/I0</td>
</tr>
<tr>
<td>34.130</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s1/F</td>
</tr>
<tr>
<td>34.135</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>CPU/u0/RegDIL_1_s0/I0</td>
</tr>
<tr>
<td>34.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>36.912</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.344, 37.624%; route: 18.663, 52.621%; tC2Q: 3.460, 9.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.579</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/n1349_s16/I0</td>
</tr>
<tr>
<td>31.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s16/F</td>
</tr>
<tr>
<td>32.494</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CPU/u0/n1349_s8/I0</td>
</tr>
<tr>
<td>33.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s8/F</td>
</tr>
<tr>
<td>33.322</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>CPU/u0/n1349_s2/I2</td>
</tr>
<tr>
<td>34.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>35.230</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>CPU/u0/n1830_s0/I0</td>
</tr>
<tr>
<td>36.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>36.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.467, 38.605%; route: 17.957, 51.477%; tC2Q: 3.460, 9.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.504</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>CPU/u0/RegDIL_1_s1/I0</td>
</tr>
<tr>
<td>34.130</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s1/F</td>
</tr>
<tr>
<td>34.135</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>CPU/u0/RegDIL_1_s0/I0</td>
</tr>
<tr>
<td>34.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>36.588</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.344, 37.970%; route: 18.339, 52.184%; tC2Q: 3.460, 9.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.167</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>24.605</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>CPU/u0/n1488_s21/I1</td>
</tr>
<tr>
<td>25.427</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s21/F</td>
</tr>
<tr>
<td>26.236</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>27.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>27.064</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CPU/u0/n1488_s9/I2</td>
</tr>
<tr>
<td>27.886</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s9/F</td>
</tr>
<tr>
<td>27.897</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>28.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>28.934</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CPU/u0/n1377_s2/I0</td>
</tr>
<tr>
<td>30.033</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s2/F</td>
</tr>
<tr>
<td>31.508</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>CPU/u0/RegDIH_3_s1/I0</td>
</tr>
<tr>
<td>32.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>33.845</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>CPU/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>34.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>36.409</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.141, 40.445%; route: 17.363, 49.659%; tC2Q: 3.460, 9.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.675</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>25.980</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>CPU/u0/n1374_s7/I1</td>
</tr>
<tr>
<td>27.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>28.327</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>29.359</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/u0/n1374_s2/I0</td>
</tr>
<tr>
<td>29.991</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.617</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>33.438</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.727</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>35.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.322</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.195, 34.966%; route: 19.222, 55.113%; tC2Q: 3.460, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.675</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>25.980</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>CPU/u0/n1374_s7/I1</td>
</tr>
<tr>
<td>27.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>28.327</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>29.359</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/u0/n1374_s2/I0</td>
</tr>
<tr>
<td>29.991</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.617</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>33.438</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.727</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>35.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.322</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.195, 34.966%; route: 19.222, 55.113%; tC2Q: 3.460, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.675</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>25.980</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>CPU/u0/n1374_s7/I1</td>
</tr>
<tr>
<td>27.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>28.327</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>29.359</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>29.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/u0/n1374_s2/I0</td>
</tr>
<tr>
<td>29.991</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.617</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>33.438</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.727</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>35.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.322</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.195, 34.966%; route: 19.222, 55.113%; tC2Q: 3.460, 9.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.579</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/n1349_s16/I0</td>
</tr>
<tr>
<td>31.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s16/F</td>
</tr>
<tr>
<td>32.494</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CPU/u0/n1349_s8/I0</td>
</tr>
<tr>
<td>33.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s8/F</td>
</tr>
<tr>
<td>33.322</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>CPU/u0/n1349_s2/I2</td>
</tr>
<tr>
<td>34.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>34.803</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>CPU/u0/n1349_s1/I0</td>
</tr>
<tr>
<td>35.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>35.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.429, 38.973%; route: 17.568, 50.986%; tC2Q: 3.460, 10.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.504</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>CPU/u0/RegDIL_1_s1/I0</td>
</tr>
<tr>
<td>34.130</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s1/F</td>
</tr>
<tr>
<td>34.135</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>CPU/u0/RegDIL_1_s0/I0</td>
</tr>
<tr>
<td>34.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>36.257</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.344, 38.331%; route: 18.008, 51.730%; tC2Q: 3.460, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.487</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>34.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>34.119</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>CPU/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>34.745</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>36.226</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.148, 37.802%; route: 18.173, 52.250%; tC2Q: 3.460, 9.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.618</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>25.761</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>CPU/u0/n1375_s16/I0</td>
</tr>
<tr>
<td>26.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s16/F</td>
</tr>
<tr>
<td>26.799</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CPU/u0/n1375_s12/I0</td>
</tr>
<tr>
<td>27.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s12/F</td>
</tr>
<tr>
<td>27.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>CPU/u0/n1375_s8/I0</td>
</tr>
<tr>
<td>28.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s8/F</td>
</tr>
<tr>
<td>28.676</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/n1375_s4/I2</td>
</tr>
<tr>
<td>29.708</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s4/F</td>
</tr>
<tr>
<td>30.198</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>CPU/u0/n1375_s17/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>32.974</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>CPU/u0/RegDIH_5_s3/I0</td>
</tr>
<tr>
<td>34.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s3/F</td>
</tr>
<tr>
<td>34.084</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>34.710</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>36.191</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.585, 39.098%; route: 17.701, 50.944%; tC2Q: 3.460, 9.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.167</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>24.605</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>CPU/u0/n1488_s21/I1</td>
</tr>
<tr>
<td>25.427</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s21/F</td>
</tr>
<tr>
<td>26.236</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>27.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>27.064</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CPU/u0/n1488_s9/I2</td>
</tr>
<tr>
<td>27.886</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s9/F</td>
</tr>
<tr>
<td>27.897</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>28.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>28.934</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CPU/u0/n1377_s2/I0</td>
</tr>
<tr>
<td>30.033</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s2/F</td>
</tr>
<tr>
<td>31.508</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>CPU/u0/RegDIH_3_s1/I0</td>
</tr>
<tr>
<td>32.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>33.845</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>CPU/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>34.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>36.094</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.141, 40.812%; route: 17.048, 49.202%; tC2Q: 3.460, 9.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>30.933</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>CPU/u0/RegDIH_7_s3/I0</td>
</tr>
<tr>
<td>31.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s3/F</td>
</tr>
<tr>
<td>32.704</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>CPU/u0/RegDIL_7_s1/I0</td>
</tr>
<tr>
<td>33.730</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>34.149</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>35.248</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>36.069</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.394, 38.684%; route: 17.770, 51.323%; tC2Q: 3.460, 9.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>30.933</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>CPU/u0/RegDIH_7_s3/I0</td>
</tr>
<tr>
<td>31.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s3/F</td>
</tr>
<tr>
<td>32.704</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>CPU/u0/RegDIL_7_s1/I0</td>
</tr>
<tr>
<td>33.730</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>34.149</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>35.248</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>36.069</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.394, 38.684%; route: 17.770, 51.323%; tC2Q: 3.460, 9.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.487</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>34.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>34.119</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>CPU/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>34.745</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>36.045</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.148, 38.000%; route: 17.992, 52.000%; tC2Q: 3.460, 10.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.053</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>23.507</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>CPU/u0/n1379_s11/I1</td>
</tr>
<tr>
<td>24.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s11/F</td>
</tr>
<tr>
<td>26.128</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>26.950</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.755</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>CPU/u0/n1379_s5/I3</td>
</tr>
<tr>
<td>28.577</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s5/F</td>
</tr>
<tr>
<td>29.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>CPU/u0/n1379_s15/I1</td>
</tr>
<tr>
<td>30.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s15/F</td>
</tr>
<tr>
<td>31.646</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>32.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>33.487</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>34.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>34.119</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>CPU/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>34.745</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>36.045</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.148, 38.000%; route: 17.992, 52.000%; tC2Q: 3.460, 10.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>30.933</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>CPU/u0/RegDIH_7_s3/I0</td>
</tr>
<tr>
<td>31.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s3/F</td>
</tr>
<tr>
<td>32.704</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>33.526</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>33.532</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>34.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>36.028</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.123, 37.946%; route: 18.000, 52.049%; tC2Q: 3.460, 10.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>30.933</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>CPU/u0/RegDIH_7_s3/I0</td>
</tr>
<tr>
<td>31.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s3/F</td>
</tr>
<tr>
<td>32.704</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>33.526</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>33.532</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][A]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>34.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>36.028</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.123, 37.946%; route: 18.000, 52.049%; tC2Q: 3.460, 10.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.618</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>25.761</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>CPU/u0/n1375_s16/I0</td>
</tr>
<tr>
<td>26.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s16/F</td>
</tr>
<tr>
<td>26.799</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CPU/u0/n1375_s12/I0</td>
</tr>
<tr>
<td>27.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s12/F</td>
</tr>
<tr>
<td>27.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>CPU/u0/n1375_s8/I0</td>
</tr>
<tr>
<td>28.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s8/F</td>
</tr>
<tr>
<td>28.676</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/n1375_s4/I2</td>
</tr>
<tr>
<td>29.708</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s4/F</td>
</tr>
<tr>
<td>30.198</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>CPU/u0/n1375_s17/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>32.974</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>CPU/u0/RegDIH_5_s3/I0</td>
</tr>
<tr>
<td>34.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s3/F</td>
</tr>
<tr>
<td>34.084</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>34.710</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>36.010</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.585, 39.303%; route: 17.520, 50.687%; tC2Q: 3.460, 10.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>32.387</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>CPU/u0/n1484_s10/I2</td>
</tr>
<tr>
<td>33.013</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s10/F</td>
</tr>
<tr>
<td>33.018</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>CPU/u0/n1484_s7/I1</td>
</tr>
<tr>
<td>34.079</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s7/F</td>
</tr>
<tr>
<td>34.498</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>CPU/u0/n1484_s6/I0</td>
</tr>
<tr>
<td>35.597</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s6/F</td>
</tr>
<tr>
<td>35.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>CPU/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>CPU/u0/F_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.429, 39.321%; route: 17.263, 50.548%; tC2Q: 3.460, 10.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.618</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>25.761</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>CPU/u0/n1375_s16/I0</td>
</tr>
<tr>
<td>26.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s16/F</td>
</tr>
<tr>
<td>26.799</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CPU/u0/n1375_s12/I0</td>
</tr>
<tr>
<td>27.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s12/F</td>
</tr>
<tr>
<td>27.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>CPU/u0/n1375_s8/I0</td>
</tr>
<tr>
<td>28.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s8/F</td>
</tr>
<tr>
<td>28.676</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/n1375_s4/I2</td>
</tr>
<tr>
<td>29.708</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s4/F</td>
</tr>
<tr>
<td>30.198</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>CPU/u0/n1375_s17/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>32.974</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>CPU/u0/RegDIH_5_s3/I0</td>
</tr>
<tr>
<td>34.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s3/F</td>
</tr>
<tr>
<td>34.084</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>34.710</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>35.860</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.585, 39.474%; route: 17.370, 50.473%; tC2Q: 3.460, 10.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.618</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>25.761</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>CPU/u0/n1375_s16/I0</td>
</tr>
<tr>
<td>26.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s16/F</td>
</tr>
<tr>
<td>26.799</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>CPU/u0/n1375_s12/I0</td>
</tr>
<tr>
<td>27.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s12/F</td>
</tr>
<tr>
<td>27.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>CPU/u0/n1375_s8/I0</td>
</tr>
<tr>
<td>28.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s8/F</td>
</tr>
<tr>
<td>28.676</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/n1375_s4/I2</td>
</tr>
<tr>
<td>29.708</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s4/F</td>
</tr>
<tr>
<td>30.198</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>CPU/u0/n1375_s17/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>32.974</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>CPU/u0/RegDIH_5_s3/I0</td>
</tr>
<tr>
<td>34.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s3/F</td>
</tr>
<tr>
<td>34.084</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>34.710</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>35.856</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.585, 39.478%; route: 17.366, 50.467%; tC2Q: 3.460, 10.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.167</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>24.605</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>CPU/u0/n1488_s21/I1</td>
</tr>
<tr>
<td>25.427</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s21/F</td>
</tr>
<tr>
<td>26.236</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>27.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>27.064</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CPU/u0/n1488_s9/I2</td>
</tr>
<tr>
<td>27.886</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s9/F</td>
</tr>
<tr>
<td>27.897</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>28.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>28.934</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CPU/u0/n1377_s2/I0</td>
</tr>
<tr>
<td>30.033</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s2/F</td>
</tr>
<tr>
<td>31.508</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>CPU/u0/RegDIH_3_s1/I0</td>
</tr>
<tr>
<td>32.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>33.845</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>CPU/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>34.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>35.760</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.141, 41.210%; route: 16.714, 48.707%; tC2Q: 3.460, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R28[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.905</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.696</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>7.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>9.626</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s5/I0</td>
</tr>
<tr>
<td>10.251</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>10.670</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>11.893</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s15/I3</td>
</tr>
<tr>
<td>12.519</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s15/F</td>
</tr>
<tr>
<td>14.654</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>16.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>18.003</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>18.629</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>19.460</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>CPU/u0/alu/n23_s10/I2</td>
</tr>
<tr>
<td>20.521</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s10/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>21.490</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>21.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>21.547</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>21.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>21.604</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>21.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>21.661</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>23.998</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>25.227</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/n1373_s28/I2</td>
</tr>
<tr>
<td>26.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s28/F</td>
</tr>
<tr>
<td>27.465</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1373_s22/I3</td>
</tr>
<tr>
<td>28.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s22/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>CPU/u0/n1373_s13/I3</td>
</tr>
<tr>
<td>29.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>30.095</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>CPU/u0/n1373_s4/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>30.933</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>CPU/u0/RegDIH_7_s3/I0</td>
</tr>
<tr>
<td>31.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s3/F</td>
</tr>
<tr>
<td>32.704</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>CPU/u0/RegDIL_7_s1/I0</td>
</tr>
<tr>
<td>33.730</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>34.149</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>35.248</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>35.744</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.394, 39.051%; route: 17.445, 50.861%; tC2Q: 3.460, 10.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>VideoGenerator/n152_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n152_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>n633_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" background: #97FFFF;">n633_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>LedPrescaler_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LedPrescaler_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>LedPrescaler_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_1_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>n605_s0/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">n605_s0/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>LedPrescaler_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>LedPrescaler_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>SerialKeyboard/SerialUART/n133_s18/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n133_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>SerialKeyboard/SerialUART/n128_s18/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n128_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/n283_s2/I0</td>
</tr>
<tr>
<td>2.771</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n283_s2/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>n606_s2/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n606_s2/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>LedPrescaler_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>CPU/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/Halt_FF_s5/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>CPU/u0/n3034_s4/I0</td>
</tr>
<tr>
<td>1.746</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n3034_s4/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/Halt_FF_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>CPU/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>CPU/u0/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>SerialKeyboard/SerialUART/n126_s21/I2</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n126_s21/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>VideoGenerator/n215_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n215_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>VideoGenerator/n143_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n143_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CPU/u0/n1109_s0/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1109_s0/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R5C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>CPU/u0/R_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>SerialKeyboard/SerialUART/n138_s6/I1</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n138_s6/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>VideoGenerator/n150_s/I1</td>
</tr>
<tr>
<td>2.422</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n150_s/SUM</td>
</tr>
<tr>
<td>2.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/n281_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n281_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/n275_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n275_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/n271_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n271_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/n269_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n269_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/n265_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n265_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/n263_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n263_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/n259_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n259_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLK</td>
</tr>
<tr>
<td>2.408</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_26_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/n257_s/I1</td>
</tr>
<tr>
<td>2.805</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n257_s/SUM</td>
</tr>
<tr>
<td>2.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLK</td>
</tr>
<tr>
<td>2.075</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_30_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C38[0][A]</td>
<td>SerialKeyboard/n253_s/I1</td>
</tr>
<tr>
<td>2.792</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n253_s/SUM</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.063</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C33[1][A]</td>
<td>VideoGenerator/n213_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n213_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>SerialKeyboard/regDF_2_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s0/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>SerialKeyboard/n464_s3/I1</td>
</tr>
<tr>
<td>5.269</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n464_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>SerialKeyboard/n8_s1/I3</td>
</tr>
<tr>
<td>6.705</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n8_s1/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>SerialKeyboard/n792_s0/I0</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n792_s0/F</td>
</tr>
<tr>
<td>10.396</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 37.659%; route: 4.217, 56.229%; tC2Q: 0.458, 6.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>SerialKeyboard/regFD_2_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>SerialKeyboard/n416_s3/I1</td>
</tr>
<tr>
<td>4.761</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n416_s3/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>SerialKeyboard/n17_s1/I3</td>
</tr>
<tr>
<td>5.808</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>6.622</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>SerialKeyboard/n705_s0/I0</td>
</tr>
<tr>
<td>7.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n705_s0/F</td>
</tr>
<tr>
<td>9.499</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 42.203%; route: 3.357, 50.854%; tC2Q: 0.458, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>SerialKeyboard/regBF_3_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_3_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>SerialKeyboard/n474_s3/I1</td>
</tr>
<tr>
<td>4.761</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n474_s3/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>SerialKeyboard/n141_s1/I3</td>
</tr>
<tr>
<td>6.243</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n141_s1/F</td>
</tr>
<tr>
<td>6.668</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>SerialKeyboard/n812_s0/I0</td>
</tr>
<tr>
<td>7.700</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n812_s0/F</td>
</tr>
<tr>
<td>9.478</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>SerialKeyboard/regBF_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>SerialKeyboard/regBF_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 47.928%; route: 2.968, 45.107%; tC2Q: 0.458, 6.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>SerialKeyboard/regF7_0_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s1/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>SerialKeyboard/n444_s3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n444_s3/F</td>
</tr>
<tr>
<td>5.609</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>SerialKeyboard/n75_s1/I3</td>
</tr>
<tr>
<td>6.708</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n75_s1/F</td>
</tr>
<tr>
<td>7.204</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td>SerialKeyboard/n758_s0/I0</td>
</tr>
<tr>
<td>7.830</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n758_s0/F</td>
</tr>
<tr>
<td>9.458</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regF7_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 43.044%; route: 3.278, 49.970%; tC2Q: 0.458, 6.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>SerialKeyboard/regEF_4_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>SerialKeyboard/n448_s3/I1</td>
</tr>
<tr>
<td>4.761</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n448_s3/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>SerialKeyboard/n240_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n240_s1/F</td>
</tr>
<tr>
<td>6.298</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>SerialKeyboard/n766_s0/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n766_s0/F</td>
</tr>
<tr>
<td>9.175</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 51.909%; route: 2.561, 40.791%; tC2Q: 0.458, 7.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>SerialKeyboard/regDF_3_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_3_s1/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td>SerialKeyboard/n462_s3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n462_s3/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>SerialKeyboard/n93_s1/I3</td>
</tr>
<tr>
<td>5.632</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n93_s1/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>SerialKeyboard/n788_s0/I0</td>
</tr>
<tr>
<td>6.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n788_s0/F</td>
</tr>
<tr>
<td>8.862</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>SerialKeyboard/regDF_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>SerialKeyboard/regDF_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 50.632%; route: 2.486, 41.683%; tC2Q: 0.458, 7.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>SerialKeyboard/regF7_4_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>SerialKeyboard/n436_s3/I1</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n436_s3/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>SerialKeyboard/n53_s1/I3</td>
</tr>
<tr>
<td>5.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n53_s1/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[3][A]</td>
<td>SerialKeyboard/n745_s0/I0</td>
</tr>
<tr>
<td>6.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n745_s0/F</td>
</tr>
<tr>
<td>8.736</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regF7_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 55.322%; route: 2.150, 36.827%; tC2Q: 0.458, 7.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>SerialKeyboard/n464_s3/I2</td>
</tr>
<tr>
<td>13.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n464_s3/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>SerialKeyboard/n8_s1/I3</td>
</tr>
<tr>
<td>15.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n8_s1/F</td>
</tr>
<tr>
<td>16.228</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][A]</td>
<td>SerialKeyboard/n792_s0/I0</td>
</tr>
<tr>
<td>17.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n792_s0/F</td>
</tr>
<tr>
<td>19.105</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>SerialKeyboard/regDF_2_s0/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 37.752%; route: 3.741, 55.454%; tC2Q: 0.458, 6.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>SerialKeyboard/regDF_5_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s1/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>SerialKeyboard/n458_s3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n458_s3/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>SerialKeyboard/n88_s1/I3</td>
</tr>
<tr>
<td>5.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n88_s1/F</td>
</tr>
<tr>
<td>5.859</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>SerialKeyboard/n780_s0/I0</td>
</tr>
<tr>
<td>6.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n780_s0/F</td>
</tr>
<tr>
<td>8.459</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.097%; route: 2.150, 38.662%; tC2Q: 0.458, 8.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.905</td>
<td>2.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>SerialKeyboard/regF7_3_s1/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s1/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>SerialKeyboard/n438_s3/I0</td>
</tr>
<tr>
<td>4.740</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n438_s3/F</td>
</tr>
<tr>
<td>5.549</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>SerialKeyboard/n64_s1/I3</td>
</tr>
<tr>
<td>6.175</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n64_s1/F</td>
</tr>
<tr>
<td>7.011</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>SerialKeyboard/n749_s0/I0</td>
</tr>
<tr>
<td>8.110</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n749_s0/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.546</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.905, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 49.665%; route: 2.336, 42.079%; tC2Q: 0.458, 8.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFB_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>SerialKeyboard/regFB_2_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_2_s1/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>SerialKeyboard/n428_s3/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n428_s3/F</td>
</tr>
<tr>
<td>4.804</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>SerialKeyboard/n38_s1/I3</td>
</tr>
<tr>
<td>5.626</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n38_s1/F</td>
</tr>
<tr>
<td>5.643</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>SerialKeyboard/n729_s0/I0</td>
</tr>
<tr>
<td>6.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n729_s0/F</td>
</tr>
<tr>
<td>8.453</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>SerialKeyboard/regFB_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.152%; route: 2.144, 38.598%; tC2Q: 0.458, 8.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>SerialKeyboard/regDF_1_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>SerialKeyboard/n466_s3/I1</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n466_s3/F</td>
</tr>
<tr>
<td>5.295</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>SerialKeyboard/n99_s1/I3</td>
</tr>
<tr>
<td>6.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n99_s1/F</td>
</tr>
<tr>
<td>6.957</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>SerialKeyboard/n796_s0/I0</td>
</tr>
<tr>
<td>8.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n796_s0/F</td>
</tr>
<tr>
<td>8.402</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>SerialKeyboard/regDF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 54.858%; route: 2.027, 36.817%; tC2Q: 0.458, 8.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>SerialKeyboard/regBF_0_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_0_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>SerialKeyboard/n480_s3/I1</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n480_s3/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][B]</td>
<td>SerialKeyboard/n231_s1/I2</td>
</tr>
<tr>
<td>5.632</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C40[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n231_s1/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>SerialKeyboard/n824_s0/I0</td>
</tr>
<tr>
<td>6.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n824_s0/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>SerialKeyboard/regBF_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>SerialKeyboard/regBF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 54.567%; route: 2.000, 36.964%; tC2Q: 0.458, 8.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regF7_0_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>SerialKeyboard/n444_s3/I2</td>
</tr>
<tr>
<td>14.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n444_s3/F</td>
</tr>
<tr>
<td>14.997</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][A]</td>
<td>SerialKeyboard/n75_s1/I3</td>
</tr>
<tr>
<td>16.096</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n75_s1/F</td>
</tr>
<tr>
<td>16.592</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td>SerialKeyboard/n758_s0/I0</td>
</tr>
<tr>
<td>17.218</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n758_s0/F</td>
</tr>
<tr>
<td>18.846</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/regF7_0_s0/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_0_s0</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/regF7_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 42.494%; route: 3.273, 50.442%; tC2Q: 0.458, 7.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/Q</td>
</tr>
<tr>
<td>13.239</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[3][B]</td>
<td>SerialKeyboard/n468_s3/I2</td>
</tr>
<tr>
<td>13.864</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C37[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n468_s3/F</td>
</tr>
<tr>
<td>14.285</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>SerialKeyboard/n81_s1/I3</td>
</tr>
<tr>
<td>15.107</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n81_s1/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>SerialKeyboard/n798_s0/I1</td>
</tr>
<tr>
<td>16.974</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n798_s0/F</td>
</tr>
<tr>
<td>18.759</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>SerialKeyboard/regDF_0_s1/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 38.731%; route: 3.463, 54.109%; tC2Q: 0.458, 7.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>SerialKeyboard/regEF_3_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s1/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>SerialKeyboard/n450_s3/I0</td>
</tr>
<tr>
<td>4.761</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n450_s3/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>SerialKeyboard/n44_s1/I3</td>
</tr>
<tr>
<td>6.214</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n44_s1/F</td>
</tr>
<tr>
<td>6.713</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>SerialKeyboard/n770_s0/I0</td>
</tr>
<tr>
<td>7.745</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n770_s0/F</td>
</tr>
<tr>
<td>8.091</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>SerialKeyboard/regEF_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.125, 60.164%; route: 1.611, 31.012%; tC2Q: 0.458, 8.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>SerialKeyboard/regDF_1_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C32[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s4/Q</td>
</tr>
<tr>
<td>13.239</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>SerialKeyboard/n466_s3/I2</td>
</tr>
<tr>
<td>14.061</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n466_s3/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>SerialKeyboard/n99_s1/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n99_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][B]</td>
<td>SerialKeyboard/n794_s0/I1</td>
</tr>
<tr>
<td>16.845</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n794_s0/F</td>
</tr>
<tr>
<td>18.624</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>SerialKeyboard/regDF_1_s1/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_1_s1</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>SerialKeyboard/regDF_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.270, 36.229%; route: 3.537, 56.456%; tC2Q: 0.458, 7.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>SerialKeyboard/n478_s3/I2</td>
</tr>
<tr>
<td>13.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n478_s3/F</td>
</tr>
<tr>
<td>14.591</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>SerialKeyboard/n176_s1/I3</td>
</tr>
<tr>
<td>15.217</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n176_s1/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>SerialKeyboard/n818_s0/I1</td>
</tr>
<tr>
<td>17.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n818_s0/F</td>
</tr>
<tr>
<td>18.590</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>SerialKeyboard/regBF_1_s1/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 37.728%; route: 3.422, 54.917%; tC2Q: 0.458, 7.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>SerialKeyboard/n416_s3/I2</td>
</tr>
<tr>
<td>13.781</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n416_s3/F</td>
</tr>
<tr>
<td>14.201</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>SerialKeyboard/n17_s1/I3</td>
</tr>
<tr>
<td>14.827</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>15.641</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>SerialKeyboard/n705_s0/I0</td>
</tr>
<tr>
<td>16.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n705_s0/F</td>
</tr>
<tr>
<td>18.518</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>SerialKeyboard/regFD_2_s0/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.350, 38.151%; route: 3.351, 54.408%; tC2Q: 0.458, 7.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>SerialKeyboard/regBF_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_3_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>SerialKeyboard/n474_s3/I2</td>
</tr>
<tr>
<td>13.781</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n474_s3/F</td>
</tr>
<tr>
<td>14.201</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>SerialKeyboard/n141_s1/I3</td>
</tr>
<tr>
<td>15.262</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n141_s1/F</td>
</tr>
<tr>
<td>15.687</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>SerialKeyboard/n812_s0/I0</td>
</tr>
<tr>
<td>16.719</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n812_s0/F</td>
</tr>
<tr>
<td>18.497</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>SerialKeyboard/regBF_3_s0/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_3_s0</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>SerialKeyboard/regBF_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.718, 44.274%; route: 2.963, 48.260%; tC2Q: 0.458, 7.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>SerialKeyboard/regEF_0_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>SerialKeyboard/n456_s3/I1</td>
</tr>
<tr>
<td>4.761</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n456_s3/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>SerialKeyboard/n169_s1/I3</td>
</tr>
<tr>
<td>6.004</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n169_s1/F</td>
</tr>
<tr>
<td>6.504</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>SerialKeyboard/n776_s0/I0</td>
</tr>
<tr>
<td>7.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n776_s0/F</td>
</tr>
<tr>
<td>7.949</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>SerialKeyboard/regEF_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.982, 59.025%; route: 1.612, 31.902%; tC2Q: 0.458, 9.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.905</td>
<td>2.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>SerialKeyboard/regBF_2_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_2_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>SerialKeyboard/n476_s3/I1</td>
</tr>
<tr>
<td>4.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n476_s3/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>SerialKeyboard/n245_s1/I3</td>
</tr>
<tr>
<td>6.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n245_s1/F</td>
</tr>
<tr>
<td>6.884</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>SerialKeyboard/n816_s0/I0</td>
</tr>
<tr>
<td>7.510</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n816_s0/F</td>
</tr>
<tr>
<td>7.851</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>SerialKeyboard/regBF_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>SerialKeyboard/regBF_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.546</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.905, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 41.925%; route: 2.415, 48.810%; tC2Q: 0.458, 9.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>SerialKeyboard/regBF_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_4_s4/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>SerialKeyboard/n472_s3/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n472_s3/F</td>
</tr>
<tr>
<td>16.507</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>SerialKeyboard/n806_s1/I3</td>
</tr>
<tr>
<td>17.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n806_s1/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.905</td>
<td>2.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>SerialKeyboard/regBF_4_s1/CLK</td>
</tr>
<tr>
<td>22.875</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_4_s1</td>
</tr>
<tr>
<td>22.831</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>SerialKeyboard/regBF_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 35.477%; route: 3.417, 56.893%; tC2Q: 0.458, 7.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.905, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>SerialKeyboard/regBF_1_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>SerialKeyboard/n478_s3/I1</td>
</tr>
<tr>
<td>4.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n478_s3/F</td>
</tr>
<tr>
<td>5.609</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>SerialKeyboard/n176_s1/I3</td>
</tr>
<tr>
<td>6.235</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n176_s1/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>SerialKeyboard/n820_s0/I0</td>
</tr>
<tr>
<td>7.357</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n820_s0/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 48.923%; route: 1.996, 41.539%; tC2Q: 0.458, 9.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>SerialKeyboard/n464_s3/I2</td>
</tr>
<tr>
<td>13.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n464_s3/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>SerialKeyboard/n8_s1/I3</td>
</tr>
<tr>
<td>15.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n8_s1/F</td>
</tr>
<tr>
<td>16.223</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>SerialKeyboard/n790_s0/I1</td>
</tr>
<tr>
<td>17.045</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n790_s0/F</td>
</tr>
<tr>
<td>18.190</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.897</td>
<td>2.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>SerialKeyboard/regDF_2_s1/CLK</td>
</tr>
<tr>
<td>22.867</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td>22.824</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.270, 38.923%; route: 3.104, 53.218%; tC2Q: 0.458, 7.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.897, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R18C42[2][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>R13C34[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>2.120</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.764</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>13.297</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.075</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>487</td>
<td>LedPrescaler[2]</td>
<td>-16.415</td>
<td>1.713</td>
</tr>
<tr>
<td>158</td>
<td>RX_Strobe</td>
<td>-6.323</td>
<td>3.166</td>
</tr>
<tr>
<td>158</td>
<td>clk25mhz</td>
<td>24.426</td>
<td>0.262</td>
</tr>
<tr>
<td>117</td>
<td>CPU_INT_n</td>
<td>0.725</td>
<td>3.904</td>
</tr>
<tr>
<td>104</td>
<td>IR[2]</td>
<td>-11.898</td>
<td>3.083</td>
</tr>
<tr>
<td>104</td>
<td>IR[3]</td>
<td>-15.331</td>
<td>3.302</td>
</tr>
<tr>
<td>92</td>
<td>IR[0]</td>
<td>-11.924</td>
<td>3.101</td>
</tr>
<tr>
<td>92</td>
<td>IR[1]</td>
<td>-13.092</td>
<td>3.765</td>
</tr>
<tr>
<td>79</td>
<td>IR[5]</td>
<td>-14.196</td>
<td>2.645</td>
</tr>
<tr>
<td>79</td>
<td>MCycle_Z[0]</td>
<td>-12.642</td>
<td>3.471</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R8C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R24C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R8C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C17</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C17</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
