EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Gemini Bringup Top"
Date ""
Rev ""
Comp "Oxide Computer"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1850 2500 2300 2500
U 5F1B90B9
F0 "rot" 50
F1 "rot.sch" 50
$EndSheet
$Sheet
S 7300 2500 2000 3700
U 5F1928E5
F0 "sp" 50
F1 "sp.sch" 50
F2 "FPGA_DA[0..15]" B L 7300 2650 50 
F3 "FPGA_NOE" O L 7300 2750 50 
F4 "FPGA_CLK" O L 7300 2850 50 
F5 "FPGA_NL" O L 7300 2950 50 
F6 "FPGA_NE1" O L 7300 3050 50 
F7 "FPGA_NE2" O L 7300 3150 50 
F8 "FPGA_NBL0" O L 7300 3250 50 
F9 "FPGA_NBL1" O L 7300 3350 50 
F10 "FPGA_NWE" O L 7300 3450 50 
F11 "QSPI_IO[0..3]" B L 7300 3650 50 
F12 "QSPI_CLK" O L 7300 3750 50 
F13 "QSPI_NCS" O L 7300 3850 50 
F14 "SDMMC1_D[0..3]" B L 7300 4050 50 
F15 "SDMMC1_CMD" O L 7300 4150 50 
F16 "SDMMC1_CLK" O L 7300 4250 50 
F17 "I2C1_B_SDA" B R 9300 2600 50 
F18 "I2C1_B_SCL" B R 9300 2700 50 
F19 "I2C1_B_SMBA" B R 9300 2800 50 
F20 "I2C2_F_SDA" B R 9300 3350 50 
F21 "I2C2_F_SCL" B R 9300 3450 50 
F22 "I2C2_F_SMBA" B R 9300 3550 50 
F23 "I2C2_H_SDA" B R 9300 3700 50 
F24 "I2C2_H_SCL" B R 9300 3800 50 
F25 "I2C2_H_SMBA" B R 9300 3900 50 
F26 "I2C4_D_SMBA" B R 9300 4700 50 
F27 "I2C4_D_SCL" B R 9300 4600 50 
F28 "I2C4_D_SDA" B R 9300 4500 50 
F29 "I2C4_H_SDA" B R 9300 5200 50 
F30 "I2C4_H_SCL" B R 9300 5300 50 
F31 "I2C4_H_SMBA" B R 9300 5400 50 
F32 "I2C2_H_ENABLE" O R 9300 4000 50 
$EndSheet
$Sheet
S 9850 3650 800  450 
U 5F3B585A
F0 "Sheet5F3B5859" 50
F1 "i2c-mux.sch" 50
F2 "SCL" B L 9850 3800 50 
F3 "SDA" B L 9850 3700 50 
F4 "SMBA" B L 9850 3900 50 
F5 "ENABLE" B L 9850 4000 50 
$EndSheet
Wire Wire Line
	9300 3700 9850 3700
Wire Wire Line
	9300 3800 9850 3800
Wire Wire Line
	9300 3900 9850 3900
Wire Wire Line
	9300 4000 9850 4000
$EndSCHEMATC
