; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: tscu.hs

TSCU_TCU0_CTRL EQU 0x000
TSCU_TCU0_SSLEEPSET EQU 0x008
TSCU_TCU0_FSLEEPSET EQU 0x00C
TSCU_TCU0_SPWRUPDELAYSET EQU 0x010
TSCU_TCU0_DEFINSTR EQU 0x014
TSCU_TCU0_ASSERT EQU 0x018
TSCU_TCU0_ABORT EQU 0x01C
TSCU_TCU0_STATUS EQU 0x100
TSCU_TCU0_SSLEEPSTATUS EQU 0x104
TSCU_TCU0_FSLEEPSTATUS EQU 0x108
TSCU_TCU0_CALCNT EQU 0x10C
TSCU_TCU0_SFNEMPTYWM EQU 0x120
TSCU_TCU0_SFNFULLWM EQU 0x124
TSCU_TCU0_FLTCLEAR EQU 0x300
TSCU_TCU0_FLTSTATUS EQU 0x304
TSCU_TCU0_FLTRAWSTATUS EQU 0x308
TSCU_TCU0_FLTMASKCLR EQU 0x30C
TSCU_TCU0_FLTMASKSET EQU 0x310
TSCU_TCU0_FLTMASKSTATUS EQU 0x314
TSCU_TCU0_SETEVENT EQU 0x400
TSCU_TCU0_CLREVENT EQU 0x404
TSCU_TCU0_PULSEEVENT EQU 0x408
TSCU_TCU0_EVENTSTAT EQU 0x40C
TSCU_TCU0_EVENTHALT EQU 0x410
TSCU_TCU0_CONFIG EQU 0x500
TSCU_TCU1_CTRL EQU 0x600
TSCU_TCU1_ABORT EQU 0x61C
TSCU_TCU1_STATUS EQU 0x700
TSCU_TCU1_SFNEMPTYWM EQU 0x720
TSCU_TCU1_SFNFULLWM EQU 0x724
TSCU_TCU1_FLTCLEAR EQU 0x900
TSCU_TCU1_FLTSTATUS EQU 0x904
TSCU_TCU1_FLTRAWSTATUS EQU 0x908
TSCU_TCU1_FLTMASKCLR EQU 0x90C
TSCU_TCU1_FLTMASKSET EQU 0x910
TSCU_TCU1_FLTMASKSTATUS EQU 0x914
TSCU_TCU1_SETEVENT EQU 0xA00
TSCU_TCU1_CLREVENT EQU 0xA04
TSCU_TCU1_PULSEEVENT EQU 0xA08
TSCU_TCU1_EVENTSTAT EQU 0xA0C
TSCU_TCU1_EVENTHALT EQU 0xA10
TSCU_TCU1_CONFIG EQU 0xB00
TSCU_DPLL_X_DIV EQU 0xC00
TSCU_DPLL_Y_DIV EQU 0xC04
TSCU_PERIPHERALID4 EQU 0xFD0
TSCU_PERIPHERALID5 EQU 0xFD4
TSCU_PERIPHERALID6 EQU 0xFD8
TSCU_PERIPHERALID7 EQU 0xFDC
TSCU_PERIPHERALID0 EQU 0xFE0
TSCU_PERIPHERALID1 EQU 0xFE4
TSCU_PERIPHERALID2 EQU 0xFE8
TSCU_PERIPHERALID3 EQU 0xFEC
TSCU_COMPONENTID0 EQU 0xFF0
TSCU_COMPONENTID1 EQU 0xFF4
TSCU_COMPONENTID2 EQU 0xFF8
TSCU_COMPONENTID3 EQU 0xFFC
; EOF: tscu.hs
   END
