EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 17
Title "Open HF SDR FPGA Sheet"
Date "2021-01-16"
Rev ""
Comp "HA5KFU"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2500 2550 1250 400 
U 6004ACB3
F0 "Sheet6004ACB2" 50
F1 "sdr.sch" 50
F2 "ADC" I R 3750 2650 50 
F3 "DAC" I R 3750 2850 50 
F4 "CONTROL" I R 3750 2750 50 
$EndSheet
$Sheet
S 4450 2550 1250 400 
U 6004B243
F0 "Sheet6004B242" 50
F1 "fpga.sch" 50
F2 "ADC" I L 4450 2650 50 
F3 "DAC" I L 4450 2850 50 
F4 "CONTROL" I L 4450 2750 50 
F5 "SDR_CONTROL" I R 5700 2650 50 
$EndSheet
$Sheet
S 4450 3400 1250 450 
U 6004B327
F0 "Sheet6004B326" 50
F1 "fpga_2.sch" 50
F2 "Buttons" I L 4450 3500 50 
F3 "Leds" O L 4450 3600 50 
F4 "T_DATA" I R 5700 3500 50 
F5 "R_DATA" I R 5700 3600 50 
$EndSheet
$Sheet
S 6850 2550 1250 350 
U 6004B3B4
F0 "Sheet6004B3B3" 50
F1 "power_supply.sch" 50
$EndSheet
$Sheet
S 4450 4300 1250 450 
U 6005349A
F0 "Sheet60053499" 50
F1 "programmer.sch" 50
F2 "SDR_CONTROL" I R 5700 4600 50 
F3 "T_DATA" I R 5700 4500 50 
F4 "R_DATA" I R 5700 4400 50 
$EndSheet
$Sheet
S 2500 3400 1250 450 
U 608DD7ED
F0 "Sheet608DD7EC" 50
F1 "human_in_out.sch" 50
F2 "Leds" I R 3750 3600 50 
F3 "Buttons" O R 3750 3500 50 
$EndSheet
Wire Bus Line
	3750 3500 4450 3500
Wire Bus Line
	3750 2850 4450 2850
Wire Bus Line
	3750 2750 4450 2750
Wire Bus Line
	3750 2650 4450 2650
Wire Bus Line
	3750 3600 4450 3600
Wire Bus Line
	5700 3600 5750 3600
Wire Bus Line
	5750 3600 5750 4400
Wire Bus Line
	5750 4400 5700 4400
Wire Bus Line
	5700 3500 5800 3500
Wire Bus Line
	5800 3500 5800 4500
Wire Bus Line
	5800 4500 5700 4500
Wire Bus Line
	5700 4600 5850 4600
Wire Bus Line
	5850 4600 5850 2650
Wire Bus Line
	5850 2650 5700 2650
$EndSCHEMATC
