/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [23:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [28:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  reg [27:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [42:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [4:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(in_data[181] & celloutsig_1_14z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z & celloutsig_0_3z);
  assign celloutsig_0_41z = ~((celloutsig_0_28z | celloutsig_0_5z) & (celloutsig_0_28z | celloutsig_0_23z[2]));
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_1z[1]) & (celloutsig_0_1z[0] | celloutsig_0_3z));
  assign celloutsig_0_6z = celloutsig_0_1z[1] | ~(celloutsig_0_3z);
  assign celloutsig_0_19z = celloutsig_0_5z | ~(celloutsig_0_16z[0]);
  reg [23:0] _08_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 24'h000000;
    else _08_ <= in_data[81:58];
  assign { _00_, _01_[22:0] } = _08_;
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_1_5z[2:1], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_6z };
  assign out_data[100:96] = _09_;
  assign celloutsig_0_39z = { celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_31z } >= celloutsig_0_37z[6:4];
  assign celloutsig_0_44z = { celloutsig_0_43z[13:6], celloutsig_0_24z, celloutsig_0_41z } >= { celloutsig_0_43z[19], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_51z = { celloutsig_0_40z[4:2], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_46z } > { celloutsig_0_23z[10:1], celloutsig_0_47z, celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_44z };
  assign celloutsig_0_32z = { celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_5z } > { celloutsig_0_7z[8:5], celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_4z = { _01_[13:4], celloutsig_0_1z, celloutsig_0_3z } <= in_data[17:4];
  assign celloutsig_1_6z = { celloutsig_1_1z[10:1], celloutsig_1_5z, celloutsig_1_4z } <= { in_data[109:97], celloutsig_1_3z };
  assign celloutsig_0_15z = { _00_, _01_[22:20] } <= { _00_, _01_[22:20] };
  assign celloutsig_1_2z = { celloutsig_1_1z[11:6], celloutsig_1_0z } && { celloutsig_1_1z[9:4], celloutsig_1_0z };
  assign celloutsig_1_11z = ! { celloutsig_1_10z[42:38], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = ! { in_data[36:16], celloutsig_0_4z };
  assign celloutsig_0_11z = ! { celloutsig_0_1z[1:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_28z = ! { celloutsig_0_21z[4], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_12z };
  assign celloutsig_1_18z = celloutsig_1_16z & ~(celloutsig_1_7z[4]);
  assign celloutsig_0_34z = celloutsig_0_22z & ~(celloutsig_0_21z[5]);
  assign celloutsig_1_14z = celloutsig_1_10z[15:3] != { celloutsig_1_12z[4:0], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_22z = celloutsig_0_8z[7:2] != { celloutsig_0_14z[3], celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_22z } != celloutsig_0_16z[3:0];
  assign celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_31z } != { _01_[6:5], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_8z = ~ _01_[21:13];
  assign celloutsig_0_12z = ~ in_data[67:65];
  assign celloutsig_1_17z = celloutsig_1_6z & celloutsig_1_1z[11];
  assign celloutsig_0_26z = _01_[14] & in_data[16];
  assign celloutsig_0_30z = celloutsig_0_4z & celloutsig_0_20z;
  assign celloutsig_0_31z = celloutsig_0_5z & celloutsig_0_4z;
  assign celloutsig_0_3z = | { _00_, celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[141:121];
  assign celloutsig_0_5z = | celloutsig_0_1z;
  assign celloutsig_0_17z = | { celloutsig_0_12z, celloutsig_0_8z[7:6] };
  assign celloutsig_0_20z = | { celloutsig_0_6z, celloutsig_0_2z[4:1] };
  assign celloutsig_0_36z = ^ { celloutsig_0_16z[4:1], celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_0_24z = ^ { in_data[92:83], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_43z = { celloutsig_0_8z[7:1], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_41z, celloutsig_0_39z } >> { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_8z };
  assign celloutsig_0_46z = _01_[10:3] >> celloutsig_0_8z[8:1];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z } >> in_data[148:134];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_2z } >> { in_data[20:14], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_18z[2:0], celloutsig_0_12z, celloutsig_0_21z } >> { in_data[78:76], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_47z = { celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_13z } >>> celloutsig_0_1z;
  assign celloutsig_1_3z = { in_data[166:163], celloutsig_1_0z } >>> in_data[144:140];
  assign celloutsig_0_21z = { in_data[15:13], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_11z } >>> { celloutsig_0_2z[2:0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_2z = _01_[7:0] >>> in_data[92:85];
  assign celloutsig_0_37z = { celloutsig_0_23z[8:4], celloutsig_0_20z, celloutsig_0_11z } - in_data[89:83];
  assign celloutsig_1_1z = in_data[173:161] - in_data[139:127];
  assign celloutsig_1_4z = celloutsig_1_1z[11:8] - { celloutsig_1_1z[11:9], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z - celloutsig_1_3z[3:0];
  assign celloutsig_1_9z = { celloutsig_1_8z[6:2], celloutsig_1_7z, celloutsig_1_5z } - { celloutsig_1_1z[8:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[142:137], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } - { in_data[144:143], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_10z[38:33], celloutsig_1_6z } - { celloutsig_1_9z[4:3], celloutsig_1_7z };
  assign celloutsig_0_16z = celloutsig_0_7z[7:2] - celloutsig_0_8z[6:1];
  assign celloutsig_0_1z = in_data[53:51] - in_data[55:53];
  assign celloutsig_0_27z = _01_[8:6] - _01_[5:3];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_40z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_40z = { in_data[15:13], celloutsig_0_33z, celloutsig_0_39z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_52z = 28'h0000000;
    else if (!clkin_data[128]) celloutsig_0_52z = { celloutsig_0_51z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_51z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 5'h00;
    else if (clkin_data[160]) celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 4'h0;
    else if (clkin_data[96]) celloutsig_0_14z = { celloutsig_0_8z[2:0], celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 4'h0;
    else if (!clkin_data[96]) celloutsig_0_18z = celloutsig_0_7z[3:0];
  assign _01_[23] = _00_;
  assign { out_data[128], out_data[32], out_data[27:0] } = { celloutsig_1_18z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
