static void F_1 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nunsigned long V_3 = V_1 -> V_4 + ( V_2 -> V_5 ? 0x02 : 0x00 ) ;\r\nT_3 V_6 , V_7 = F_2 ( V_3 ) ;\r\nconst T_4 V_8 = V_2 -> V_9 ;\r\nswitch ( V_8 ) {\r\ncase V_10 : V_6 = 0x00c0 ; break;\r\ncase V_11 : V_6 = 0x00b0 ; break;\r\ncase V_12 : V_6 = 0x00a0 ; break;\r\ncase V_13 : V_6 = 0x0090 ; break;\r\ncase V_14 : V_6 = 0x0080 ; break;\r\ncase V_15 : V_6 = 0x0070 ; break;\r\ncase V_16 : V_6 = 0x0060 ; break;\r\ncase V_17 : V_6 = 0x0050 ; break;\r\ncase V_18 : V_6 = 0x0400 ; break;\r\ncase V_19 : V_6 = 0x0300 ; break;\r\ncase V_20 : V_6 = 0x0200 ; break;\r\ncase V_21 : V_6 = 0x0100 ; break;\r\ncase V_22 :\r\ndefault: V_6 = 0x0000 ; break;\r\n}\r\nV_7 &= ( V_8 < V_17 ) ? 0xf8ff : 0xff0f ;\r\nV_7 |= V_6 ;\r\nF_3 ( V_7 , V_3 ) ;\r\n}\r\nstatic void F_4 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nV_2 -> V_9 = V_2 -> V_23 ;\r\nF_1 ( V_1 , V_2 ) ;\r\n}\r\nstatic int F_5 ( T_2 * V_2 )\r\n{\r\nT_1 * V_1 = V_2 -> V_1 ;\r\nT_5 * V_24 = F_6 ( V_1 ) ;\r\nT_4 V_25 = F_7 ( V_1 -> V_26 + V_27 ) ;\r\nV_1 -> V_24 = V_24 ;\r\nif ( ( V_25 & 5 ) == 1 ) {\r\nunsigned long V_28 = V_1 -> V_4 ;\r\nunsigned long V_29 = V_28 + ( V_2 -> V_5 ? 0x06 : 0x04 ) ;\r\nT_4 V_30 = F_7 ( V_1 -> V_26 + V_31 ) ;\r\nF_8 ( V_32 L_1\r\nL_2 , V_2 -> V_33 ) ;\r\nF_9 ( V_30 & ~ 0x01 , V_1 -> V_26 + V_31 ) ;\r\nF_3 ( 0 , V_28 + 0x0a ) ;\r\nF_3 ( 0 , V_29 ) ;\r\nF_9 ( 0x00 , V_1 -> V_26 + V_31 ) ;\r\nF_9 ( 0x01 , V_1 -> V_26 + V_31 ) ;\r\nreturn V_34 ;\r\n}\r\nif ( F_10 ( V_24 != NULL ) )\r\nreturn V_24 ( V_2 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic void F_11 ( T_2 * V_2 )\r\n{\r\nT_1 * V_1 = V_2 -> V_1 ;\r\nunsigned long V_28 = V_1 -> V_4 ;\r\nunsigned long V_29 = V_28 + ( V_2 -> V_5 ? 0x06 : 0x04 ) ;\r\nunsigned long V_35 = F_12 ( V_1 -> V_36 ) ;\r\nF_3 ( V_35 , V_28 + 0x0a ) ;\r\nF_3 ( V_37 / 2 , V_29 ) ;\r\nF_13 ( V_1 , V_1 -> V_24 ) ;\r\nV_1 -> V_24 = & F_5 ;\r\nF_14 ( V_2 ) ;\r\n}\r\nstatic T_4 F_15 ( T_1 * V_1 )\r\n{\r\nstruct V_38 * V_39 = F_16 ( V_1 -> V_39 ) ;\r\nunsigned long V_28 = F_17 ( V_39 , 5 ) ;\r\nT_3 V_40 = F_2 ( V_28 + 0x00 ) ;\r\nreturn ( V_40 & 0x2000 ) ? V_41 : V_42 ;\r\n}\r\nstatic void T_6 F_18 ( T_1 * V_1 )\r\n{\r\nstruct V_38 * V_39 = F_16 ( V_1 -> V_39 ) ;\r\nunsigned long V_28 = F_17 ( V_39 , 5 ) ;\r\nT_3 V_40 = F_2 ( V_28 + 0x00 ) ;\r\nF_3 ( V_40 | 0x8000 , V_28 + 0x00 ) ;\r\nF_3 ( V_40 | 0x4000 , V_28 + 0x00 ) ;\r\nF_3 ( V_40 & ~ 0xc000 , V_28 + 0x00 ) ;\r\nV_1 -> V_4 = V_28 ;\r\nif ( ! V_1 -> V_26 )\r\nreturn;\r\nF_3 ( 0x0003 , V_28 + 0x0c ) ;\r\nV_1 -> V_43 = 0xffff ;\r\n}\r\nstatic int T_6 F_19 ( struct V_38 * V_39 ,\r\nconst struct V_44 * V_45 )\r\n{\r\nint V_46 ;\r\nV_46 = F_20 ( V_39 ) ;\r\nif ( V_46 )\r\ngoto V_47;\r\nV_46 = F_21 ( V_39 , 5 , V_48 ) ;\r\nif ( V_46 ) {\r\nF_8 (KERN_ERR DRV_NAME L_3 ) ;\r\ngoto V_49;\r\n}\r\nV_46 = F_22 ( V_39 , & V_50 , NULL ) ;\r\nif ( V_46 )\r\ngoto V_51;\r\ngoto V_47;\r\nV_51:\r\nF_23 ( V_39 , 5 ) ;\r\nV_49:\r\nF_24 ( V_39 ) ;\r\nV_47:\r\nreturn V_46 ;\r\n}\r\nstatic void T_7 F_25 ( struct V_38 * V_39 )\r\n{\r\nF_26 ( V_39 ) ;\r\nF_23 ( V_39 , 5 ) ;\r\nF_24 ( V_39 ) ;\r\n}\r\nstatic int T_8 F_27 ( void )\r\n{\r\nreturn F_28 ( & V_52 ) ;\r\n}\r\nstatic void T_9 F_29 ( void )\r\n{\r\nF_30 ( & V_52 ) ;\r\n}
