m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Ermap_data_sc_fifo
Z0 w1675870629
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench
Z4 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
Z5 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
l0
L42
V[64;K_VP=XIEUdaT^c=Xc1
!s100 z[0o<U5GEUo]X9iU;UM183
Z6 OV;C;10.5b;63
32
Z7 !s110 1680751712
!i10b 1
Z8 !s108 1680751712.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd|
Z10 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
Z13 DEx4 work 17 rmap_data_sc_fifo 0 22 [64;K_VP=XIEUdaT^c=Xc1
l95
L59
Vc_3`c<AoQRGl3c^YbVn<@3
!s100 ]?C5?>GiGa8lm?0aO;n=L1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ermap_fifo_stimuli
R0
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
Z15 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/rmap_fifo_stimuli.vhd
Z16 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/rmap_fifo_stimuli.vhd
l0
L5
V4`=CIk>V3MPii^Q4R:U7f3
!s100 `YCj@LfQhWEznJN=aW=h81
R6
32
Z17 !s110 1680751713
!i10b 1
Z18 !s108 1680751713.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/rmap_fifo_stimuli.vhd|
Z20 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/rmap_fifo_stimuli.vhd|
!i113 1
R11
R12
Artl
R14
R1
R2
Z21 DEx4 work 17 rmap_fifo_stimuli 0 22 4`=CIk>V3MPii^Q4R:U7f3
l51
L15
Vg<A1iZa]N[Ji1@Z@YLfoU1
!s100 DE9hbW^Y[lodVW@;<jzGM0
R6
32
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R12
Ermpe_rmap_echo_controller_ent
Z22 w1680750707
Z23 DPx4 work 21 rmpe_rmap_echoing_pkg 0 22 S1PIh>5aBLCUo65iNGg[A2
R14
R1
R2
R3
Z24 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
Z25 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
l0
L7
VgmjmYoWNZPZ3m`CJkKE6:2
!s100 L?a_U_W:k8W;CB?[ao5aA2
R6
32
R7
!i10b 1
R8
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd|
Z27 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd|
!i113 1
R11
R12
Artl
R13
Z28 DEx4 work 22 spacewire_data_sc_fifo 0 22 i6ZCDhQE9M_5KVDPhoUK60
R23
R14
R1
R2
Z29 DEx4 work 29 rmpe_rmap_echo_controller_ent 0 22 gmjmYoWNZPZ3m`CJkKE6:2
l83
L25
V^oo6zdan9V8`RcV4naBBc3
!s100 PI8cimPTKGV_V0k>C6ZBa0
R6
32
R17
!i10b 1
R8
R26
R27
!i113 1
R11
R12
Ermpe_rmap_echo_transmitter_ent
Z30 w1680751686
R23
R14
R1
R2
R3
Z31 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
Z32 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
l0
L7
VHIY`hATa<FIA6Om6^e]BG2
!s100 f;TjSVN;KN@00L:U9NH[W0
R6
32
R17
!i10b 1
R18
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd|
Z34 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd|
!i113 1
R11
R12
Artl
R23
R14
R1
R2
Z35 DEx4 work 30 rmpe_rmap_echo_transmitter_ent 0 22 HIY`hATa<FIA6Om6^e]BG2
l103
L46
V^AR4Om5ME7W6o2VoG7mzD1
!s100 >b[E]NS=iY>NQVeb;0SJ=1
R6
32
R17
!i10b 1
R18
R33
R34
!i113 1
R11
R12
Prmpe_rmap_echoing_pkg
R14
R1
R2
Z36 w1680751624
R3
Z37 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
Z38 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
l0
L5
VS1PIh>5aBLCUo65iNGg[A2
!s100 g4^;Cz6I_^SWI55D3YQSF3
R6
32
R7
!i10b 1
R8
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd|
Z40 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd|
!i113 1
R11
R12
Bbody
R23
R14
R1
R2
l0
L45
VU7LRLV4jNPTQl`51^HcJE1
!s100 _=T@GHR:ideBU4Q_PE7JY1
R6
32
R7
!i10b 1
R8
R39
R40
!i113 1
R11
R12
Ermpe_rmap_echoing_top
Z41 w1680751620
R23
R14
R1
R2
R3
Z42 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd
Z43 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd
l0
L17
Vg<S96ChHb?mGgEWio;6MY2
!s100 <bUV9kU39eV4Ojz4^Ch4F2
R6
32
R17
!i10b 1
R18
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd|
Z45 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd|
!i113 1
R11
R12
Artl
R35
R29
R23
R14
R1
R2
Z46 DEx4 work 21 rmpe_rmap_echoing_top 0 22 g<S96ChHb?mGgEWio;6MY2
l147
L106
V_8VbD8j9RPT[XjX^4=27z3
!s100 2]o5COO@G2Z16ebbcISL<1
R6
32
R17
!i10b 1
R18
R44
R45
!i113 1
R11
R12
Espacewire_data_sc_fifo
R0
R1
R2
R3
Z47 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
Z48 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
l0
L42
Vi6ZCDhQE9M_5KVDPhoUK60
!s100 4V>V_>2lDAkfPTRL[SR>Q1
R6
32
R7
!i10b 1
R8
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd|
Z50 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd|
!i113 1
R11
R12
Asyn
R1
R2
R28
l95
L59
V:VgGC^=0YL^e1`7SI=65l0
!s100 [BBL6d[z`d9FdmEZ4caGI1
R6
32
R7
!i10b 1
R8
R49
R50
!i113 1
R11
R12
Etestbench_top
Z51 w1675870652
R14
R1
R2
R3
Z52 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/testbench_top.vhd
Z53 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R6
32
R17
!i10b 1
R18
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/testbench_top.vhd|
Z55 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_NFEE/FPGA_Developments/RMAP_Echoing/Development/Testbench/testbench_top.vhd|
!i113 1
R11
R12
Artl
R23
R46
R21
R14
R1
R2
Z56 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l19
L8
Z57 VF;z8SgeTdd07PPhFS^7_K3
Z58 !s100 cA``KYfK7Uch<l7SX6f8<2
R6
32
R17
!i10b 1
R18
R54
R55
!i113 1
R11
R12
