

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sun Dec 20 21:49:47 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cordic_hls
* Solution:       Improved
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.242 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.348 us | 0.348 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |       32|       32|         2|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    178|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      90|    112|    -|
|Memory           |        0|      -|      10|     10|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      60|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     160|    381|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |cordic_AXILiteS_s_axi_U  |cordic_AXILiteS_s_axi  |        0|      0|  90|  112|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                    |                       |        0|      0|  90|  112|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_12cud_U1  |cordic_mul_mul_12cud  |  i0 * i1  |
    |cordic_mul_mul_12cud_U2  |cordic_mul_mul_12cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_243_p2      |     +    |      0|  0|  12|          12|          12|
    |current_sin_V_fu_303_p2  |     +    |      0|  0|  12|          12|          12|
    |j_fu_170_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_297_p2  |     -    |      0|  0|  12|          12|          12|
    |r_V_5_fu_200_p2          |     -    |      0|  0|  32|           1|          25|
    |r_V_6_fu_223_p2          |     -    |      0|  0|  32|           1|          25|
    |sub_ln703_fu_267_p2      |     -    |      0|  0|  12|          12|          12|
    |icmp_ln18_fu_164_p2      |   icmp   |      0|  0|  11|           6|           7|
    |cos_shift_V_3_fu_281_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1495_fu_273_p3  |  select  |      0|  0|  12|           1|          12|
    |sin_shift_V_3_fu_289_p3  |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 178|          68|         145|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |factor_0_reg_115         |   9|          2|   12|         24|
    |j_0_reg_153              |   9|          2|    6|         12|
    |p_Val2_2_reg_127         |   9|          2|   12|         24|
    |p_Val2_4_reg_105         |   9|          2|   12|         24|
    |p_Val2_s_reg_140         |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   56|        115|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |factor_0_reg_115         |  12|   0|   12|          0|
    |icmp_ln18_reg_344        |   1|   0|    1|          0|
    |j_0_reg_153              |   6|   0|    6|          0|
    |p_Val2_2_reg_127         |  12|   0|   12|          0|
    |p_Val2_4_reg_105         |  12|   0|   12|          0|
    |p_Val2_s_reg_140         |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|   60|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    cordic    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    cordic    | return value |
+------------------------+-----+-----+------------+--------------+--------------+

