
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    CURLYWEI-PC
Date:        Fri Jun 04 00:35:00 2021
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log ROC_top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srr"

Running: synthesis in foreground



Running ROC_top_syn|synthesis


Running: compile (Compile) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:00 2021


Running: compile_flow (Compile Process) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:00 2021


Running: compiler (Compile Input) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:00 2021

Copied C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\synwork\ROC_top_comp.srs to C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srs


compiler completed
# Fri Jun 04 00:35:02 2021

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:02 2021


multi_srs_gen completed
# Fri Jun 04 00:35:02 2021

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\synwork\ROC_top_mult.srs to C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srs

Complete: Compile Process on ROC_top_syn|synthesis


Running: premap (Pre-mapping) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:02 2021


premap completed with warnings
# Fri Jun 04 00:35:02 2021

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on ROC_top_syn|synthesis


Running: map (Map) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:02 2021

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on ROC_top_syn|synthesis
# Fri Jun 04 00:35:02 2021

Copied C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\synwork\ROC_top_m.srm to C:\Users\curlywei\Documents\roc-fpga-270\src_old\synthesis\ROC_top.srm


fpga_mapper completed with warnings
# Fri Jun 04 00:35:04 2021

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on ROC_top_syn|synthesis

Complete: Logic Synthesis on ROC_top_syn|synthesis

TCL script complete: "ROC_top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

