Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 25 08:51:54 2025
| Host         : LENOVO8309 running 64-bit major release  (build 9200)
| Command      : report_methodology -file div_fre_1s_methodology_drc_routed.rpt -pb div_fre_1s_methodology_drc_routed.pb -rpx div_fre_1s_methodology_drc_routed.rpx
| Design       : div_fre_1s
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 4          |
| TIMING-18 | Warning  | Missing input or output delay  | 1          |
| TIMING-20 | Warning  | Non-clocked latch              | 2          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u1/dataout[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u1/dataout_reg[25]/CLR, u1/dataout_reg[26]/CLR, u1/dataout_reg[27]/CLR,
u1/dataout_reg[28]/CLR, u1/dataout_reg[29]/CLR, u1/dataout_reg[2]/CLR,
u1/dataout_reg[30]/CLR, u1/dataout_reg[31]/CLR, u1/dataout_reg[3]/CLR,
u1/dataout_reg[4]/CLR, u1/dataout_reg[5]/CLR, u1/dataout_reg[6]/CLR,
u1/dataout_reg[7]/CLR, u1/dataout_reg[8]/CLR, u1/dataout_reg[9]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u1/frecu_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) frecu_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u1/frecu_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) frecu_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u1/resetint_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) resetint_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch frecu_reg/L7 (in frecu_reg macro) cannot be properly analyzed as its control pin frecu_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch resetint_reg cannot be properly analyzed as its control pin resetint_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 2 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


