$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % c $end
  $var wire 1 & f $end
  $scope module forever_circuit $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % c $end
   $var wire 1 & f $end
   $var wire 1 ' tmp1 $end
   $var wire 1 ( tmp2 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
#1
1%
1&
1'
1(
