<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p670" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_670{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_670{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_670{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_670{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_670{left:145px;bottom:879px;}
#t6_670{left:182px;bottom:879px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t7_670{left:182px;bottom:863px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t8_670{left:313px;bottom:864px;letter-spacing:-0.01px;}
#t9_670{left:404px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ta_670{left:182px;bottom:846px;letter-spacing:-0.12px;word-spacing:-0.95px;}
#tb_670{left:182px;bottom:829px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_670{left:145px;bottom:800px;}
#td_670{left:182px;bottom:800px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_670{left:182px;bottom:783px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#tf_670{left:585px;bottom:784px;letter-spacing:-0.01px;}
#tg_670{left:679px;bottom:783px;letter-spacing:-0.14px;}
#th_670{left:182px;bottom:766px;letter-spacing:-0.1px;}
#ti_670{left:145px;bottom:737px;}
#tj_670{left:182px;bottom:737px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tk_670{left:182px;bottom:720px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_670{left:182px;bottom:705px;letter-spacing:-0.01px;}
#tm_670{left:275px;bottom:704px;letter-spacing:-0.12px;word-spacing:0.07px;}
#tn_670{left:145px;bottom:675px;}
#to_670{left:182px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.63px;}
#tp_670{left:182px;bottom:658px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_670{left:503px;bottom:659px;letter-spacing:-0.01px;}
#tr_670{left:597px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ts_670{left:145px;bottom:629px;}
#tt_670{left:182px;bottom:629px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#tu_670{left:182px;bottom:612px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_670{left:609px;bottom:613px;letter-spacing:-0.01px;}
#tw_670{left:182px;bottom:595px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tx_670{left:193px;bottom:562px;letter-spacing:0.13px;}
#ty_670{left:145px;bottom:542px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#tz_670{left:145px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t10_670{left:145px;bottom:508px;letter-spacing:-0.14px;}
#t11_670{left:178px;bottom:509px;}
#t12_670{left:280px;bottom:509px;letter-spacing:-0.06px;}
#t13_670{left:330px;bottom:508px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t14_670{left:145px;bottom:491px;letter-spacing:-0.16px;}
#t15_670{left:145px;bottom:447px;letter-spacing:-0.1px;word-spacing:-0.18px;}
#t16_670{left:265px;bottom:448px;letter-spacing:-0.01px;}
#t17_670{left:366px;bottom:448px;letter-spacing:-0.05px;}
#t18_670{left:416px;bottom:447px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t19_670{left:145px;bottom:430px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_670{left:145px;bottom:415px;letter-spacing:-0.01px;}
#t1b_670{left:247px;bottom:415px;letter-spacing:-0.06px;}
#t1c_670{left:297px;bottom:413px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1d_670{left:145px;bottom:396px;letter-spacing:-0.12px;}

.s1_670{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_670{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_670{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_670{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_670{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts670" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg670Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg670" style="-webkit-user-select: none;"><object width="825" height="990" data="670/670.svg" type="image/svg+xml" id="pdf670" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_670" class="t s1_670">Memory Order Model </span>
<span id="t2_670" class="t s2_670">B2-14 </span><span id="t3_670" class="t s1_670">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_670" class="t s2_670">ARM DDI 0100I </span>
<span id="t5_670" class="t s3_670">• </span><span id="t6_670" class="t s3_670">Instruction fetches must only access normal memory. If they access Device or Strongly Ordered </span>
<span id="t7_670" class="t s3_670">memory, the results are </span><span id="t8_670" class="t s4_670">UNPREDICTABLE</span><span id="t9_670" class="t s3_670">. By example, instruction fetches must not be performed to </span>
<span id="ta_670" class="t s3_670">areas of memory containing read-sensitive devices, because there is no ordering requirement between </span>
<span id="tb_670" class="t s3_670">instruction fetches and explicit accesses. </span>
<span id="tc_670" class="t s3_670">• </span><span id="td_670" class="t s3_670">If the same memory location is marked as Shared Normal and Non-Shared Normal in a MMU, for </span>
<span id="te_670" class="t s3_670">example by the use of synonyms in a virtual to physical address mapping, </span><span id="tf_670" class="t s4_670">UNPREDICTABLE </span><span id="tg_670" class="t s3_670">behavior </span>
<span id="th_670" class="t s3_670">results. </span>
<span id="ti_670" class="t s3_670">• </span><span id="tj_670" class="t s3_670">If the same memory locations are marked as having different memory types (Normal, Device, or </span>
<span id="tk_670" class="t s3_670">Strongly Ordered), for example by the use of synonyms in a virtual to physical address mapping, </span>
<span id="tl_670" class="t s4_670">UNPREDICTABLE </span><span id="tm_670" class="t s3_670">behavior results. </span>
<span id="tn_670" class="t s3_670">• </span><span id="to_670" class="t s3_670">If the same memory locations are marked as having different cacheable attributes, for example by the </span>
<span id="tp_670" class="t s3_670">use of synonyms in a virtual to physical address mapping, </span><span id="tq_670" class="t s4_670">UNPREDICTABLE </span><span id="tr_670" class="t s3_670">behavior results. </span>
<span id="ts_670" class="t s3_670">• </span><span id="tt_670" class="t s3_670">If the same memory location is marked as being Shared Device and Non-Shared Device in an MMU, </span>
<span id="tu_670" class="t s3_670">for example by the use of synonyms in a virtual to physical address mapping, </span><span id="tv_670" class="t s4_670">UNPREDICTABLE </span>
<span id="tw_670" class="t s3_670">behavior results. </span>
<span id="tx_670" class="t s5_670">Note </span>
<span id="ty_670" class="t s3_670">Implementations must also ensure that prefetching down non-sequential paths, for example, as a result of a </span>
<span id="tz_670" class="t s3_670">branch predictor, cannot cause unwanted accesses to read-sensitive devices. Implementations may prefetch </span>
<span id="t10_670" class="t s3_670">by an </span><span id="t11_670" class="t s4_670">IMPLEMENTATION </span><span id="t12_670" class="t s4_670">DEFINED </span><span id="t13_670" class="t s3_670">amount down a sequential path from the instruction currently being </span>
<span id="t14_670" class="t s3_670">executed. </span>
<span id="t15_670" class="t s3_670">Prior to ARMv6, it is </span><span id="t16_670" class="t s4_670">IMPLEMENTATION </span><span id="t17_670" class="t s4_670">DEFINED </span><span id="t18_670" class="t s3_670">whether a low interrupt latency mode is supported. From </span>
<span id="t19_670" class="t s3_670">ARMv6, low interrupt latency support is controlled from the System Control coprocessor (FI-bit). It is </span>
<span id="t1a_670" class="t s4_670">IMPLEMENTATION </span><span id="t1b_670" class="t s4_670">DEFINED </span><span id="t1c_670" class="t s3_670">whether multi-access instructions behave correctly in low interrupt latency </span>
<span id="t1d_670" class="t s3_670">configurations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
