# yaml-language-server: $schema=../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: c.lh
long_name: Load signed halfword, 16-bit encoding
description: |
  Loads a 16-bit value from memory into register rd.
  It computes an effective address by adding the zero-extended offset, to the base address in register rs1.
  It expands to `lh` `rd, offset(rs1)`.
definedBy:
  anyOf:
    - Zcb
    - Zce
assembly: xd, imm(xs1)
encoding:
  match: 100001---1----00
  variables:
    - name: imm
      location: 5
      left_shift: 1
    - name: rd
      location: 4-2
    - name: rs1
      location: 9-7
access:
  s: always
  u: always
  vs: always
  vu: always
operation(): |
  if (implemented?(ExtensionName::C) && (CSR[misa].C == 1'b0)) {
    raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
  }

  XReg virtual_address = X[rs1+8] + imm;

  X[rd+8] = sext(read_memory<16>(virtual_address, $encoding), 16);

sail(): |
  {
    let offset : xlenbits = zero_extend(imm);
    /* Get the address, X(rs1c) + offset.
       Some extensions perform additional checks on address validity. */
    match ext_data_get_addr(rs1c, offset, Read(Data), width) {
      Ext_DataAddr_Error(e)  => { ext_handle_data_check_error(e); RETIRE_FAIL },
      Ext_DataAddr_OK(vaddr) =>
        if   check_misaligned(vaddr, width)
        then { handle_mem_exception(vaddr, E_Load_Addr_Align()); RETIRE_FAIL }
        else match translateAddr(vaddr, Read(Data)) {
          TR_Failure(e, _) => { handle_mem_exception(vaddr, e); RETIRE_FAIL },
          TR_Address(paddr, _) =>
            match (width) {
              BYTE =>
                process_load(rdc, vaddr, mem_read(Read(Data), paddr, 1, aq, rl, false), is_unsigned),
              HALF =>
                process_load(rdc, vaddr, mem_read(Read(Data), paddr, 2, aq, rl, false), is_unsigned),
              WORD =>
                process_load(rdc, vaddr, mem_read(Read(Data), paddr, 4, aq, rl, false), is_unsigned),
              DOUBLE if sizeof(xlen) >= 64 =>
                process_load(rdc, vaddr, mem_read(Read(Data), paddr, 8, aq, rl, false), is_unsigned),
              _ => report_invalid_width(__FILE__, __LINE__, width, "load")
            }
        }
    }
  }
