// Seed: 2587122480
macromodule module_0;
  tri1 id_1, id_2, id_3;
  wire id_4;
  supply1 id_5;
  assign module_1.id_3 = 0;
  tri1  id_6;
  uwire id_7 = id_3;
  assign id_6 = 1;
  assign id_5 = id_7 && 1;
  wor id_8;
  assign id_7 = id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  assign id_0 = 1 >= 1;
  module_0 modCall_1 ();
endmodule
