// Seed: 194780992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1'h0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input wire id_8,
    output tri0 id_9,
    input uwire id_10
    , id_13,
    input tri0 id_11
);
  assign id_13 = id_0 == 1'b0;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
