// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/10/2023 15:36:07"

// 
// Device: Altera EP4CE22F17C7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bemicro_scomp_top (
	clk_fpga_50M,
	reset_key,
	user_key1,
	user_sw0,
	user_sw1,
	led8);
input 	clk_fpga_50M;
input 	reset_key;
input 	user_key1;
input 	user_sw0;
input 	user_sw1;
output 	[7:0] led8;

// Design Ports Information
// led8[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[1]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[5]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8[7]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_key	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// user_sw1	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// user_sw0	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_fpga_50M	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// user_key1	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \led8[0]~output_o ;
wire \led8[1]~output_o ;
wire \led8[2]~output_o ;
wire \led8[3]~output_o ;
wire \led8[4]~output_o ;
wire \led8[5]~output_o ;
wire \led8[6]~output_o ;
wire \led8[7]~output_o ;
wire \user_sw0~input_o ;
wire \user_sw1~input_o ;
wire \clk_fpga_50M~input_o ;
wire \clk_fpga_50M~inputclkctrl_outclk ;
wire \comb_10|counter100[0]~28_combout ;
wire \comb_10|counter100[15]~61 ;
wire \comb_10|counter100[16]~62_combout ;
wire \comb_10|counter100[16]~63 ;
wire \comb_10|counter100[17]~64_combout ;
wire \comb_10|counter100[17]~65 ;
wire \comb_10|counter100[18]~66_combout ;
wire \comb_10|counter100[18]~67 ;
wire \comb_10|counter100[19]~68_combout ;
wire \comb_10|counter100[19]~69 ;
wire \comb_10|counter100[20]~70_combout ;
wire \comb_10|counter100[20]~71 ;
wire \comb_10|counter100[21]~72_combout ;
wire \comb_10|counter100[21]~73 ;
wire \comb_10|counter100[22]~74_combout ;
wire \comb_10|counter100[22]~75 ;
wire \comb_10|counter100[23]~76_combout ;
wire \comb_10|counter100[23]~77 ;
wire \comb_10|counter100[24]~78_combout ;
wire \comb_10|counter100[24]~79 ;
wire \comb_10|counter100[25]~80_combout ;
wire \comb_10|counter100[25]~81 ;
wire \comb_10|counter100[26]~82_combout ;
wire \comb_10|LessThan5~5_combout ;
wire \comb_10|counter100[26]~83 ;
wire \comb_10|counter100[27]~84_combout ;
wire \reset_key~input_o ;
wire \comb_10|LessThan5~4_combout ;
wire \comb_10|counter100[4]~56_combout ;
wire \comb_10|LessThan4~5_combout ;
wire \comb_10|LessThan4~3_combout ;
wire \comb_10|LessThan4~2_combout ;
wire \comb_10|LessThan4~0_combout ;
wire \comb_10|LessThan4~4_combout ;
wire \comb_10|LessThan4~1_combout ;
wire \comb_10|counter100[4]~57_combout ;
wire \comb_10|counter100[0]~29 ;
wire \comb_10|counter100[1]~30_combout ;
wire \comb_10|counter100[1]~31 ;
wire \comb_10|counter100[2]~32_combout ;
wire \comb_10|counter100[2]~33 ;
wire \comb_10|counter100[3]~34_combout ;
wire \comb_10|counter100[3]~35 ;
wire \comb_10|counter100[4]~36_combout ;
wire \comb_10|counter100[4]~37 ;
wire \comb_10|counter100[5]~38_combout ;
wire \comb_10|counter100[5]~39 ;
wire \comb_10|counter100[6]~40_combout ;
wire \comb_10|counter100[6]~41 ;
wire \comb_10|counter100[7]~42_combout ;
wire \comb_10|counter100[7]~43 ;
wire \comb_10|counter100[8]~44_combout ;
wire \comb_10|counter100[8]~45 ;
wire \comb_10|counter100[9]~46_combout ;
wire \comb_10|counter100[9]~47 ;
wire \comb_10|counter100[10]~48_combout ;
wire \comb_10|counter100[10]~49 ;
wire \comb_10|counter100[11]~50_combout ;
wire \comb_10|counter100[11]~51 ;
wire \comb_10|counter100[12]~52_combout ;
wire \comb_10|counter100[12]~53 ;
wire \comb_10|counter100[13]~54_combout ;
wire \comb_10|counter100[13]~55 ;
wire \comb_10|counter100[14]~58_combout ;
wire \comb_10|counter100[14]~59 ;
wire \comb_10|counter100[15]~60_combout ;
wire \comb_10|LessThan5~0_combout ;
wire \comb_10|LessThan5~6_combout ;
wire \comb_10|LessThan5~2_combout ;
wire \comb_10|LessThan5~1_combout ;
wire \comb_10|LessThan5~3_combout ;
wire \comb_10|LessThan5~7_combout ;
wire \comb_10|clock_out_100H~q ;
wire \comb_10|counter10[0]~28_combout ;
wire \comb_10|counter10[17]~63 ;
wire \comb_10|counter10[18]~64_combout ;
wire \comb_10|counter10[18]~65 ;
wire \comb_10|counter10[19]~66_combout ;
wire \comb_10|counter10[19]~67 ;
wire \comb_10|counter10[20]~68_combout ;
wire \comb_10|counter10[20]~69 ;
wire \comb_10|counter10[21]~70_combout ;
wire \comb_10|counter10[21]~71 ;
wire \comb_10|counter10[22]~72_combout ;
wire \comb_10|LessThan2~8_combout ;
wire \comb_10|counter10[22]~73 ;
wire \comb_10|counter10[23]~74_combout ;
wire \comb_10|counter10[23]~75 ;
wire \comb_10|counter10[24]~78_combout ;
wire \comb_10|counter10[24]~79 ;
wire \comb_10|counter10[25]~80_combout ;
wire \comb_10|counter10[25]~81 ;
wire \comb_10|counter10[26]~82_combout ;
wire \comb_10|counter10[26]~83 ;
wire \comb_10|counter10[27]~84_combout ;
wire \comb_10|LessThan3~0_combout ;
wire \comb_10|counter10[23]~76_combout ;
wire \comb_10|LessThan2~5_combout ;
wire \comb_10|LessThan2~6_combout ;
wire \comb_10|LessThan2~0_combout ;
wire \comb_10|LessThan2~3_combout ;
wire \comb_10|LessThan2~1_combout ;
wire \comb_10|LessThan2~2_combout ;
wire \comb_10|LessThan2~4_combout ;
wire \comb_10|LessThan2~7_combout ;
wire \comb_10|counter10[23]~77_combout ;
wire \comb_10|counter10[0]~29 ;
wire \comb_10|counter10[1]~30_combout ;
wire \comb_10|counter10[1]~31 ;
wire \comb_10|counter10[2]~32_combout ;
wire \comb_10|counter10[2]~33 ;
wire \comb_10|counter10[3]~34_combout ;
wire \comb_10|counter10[3]~35 ;
wire \comb_10|counter10[4]~36_combout ;
wire \comb_10|counter10[4]~37 ;
wire \comb_10|counter10[5]~38_combout ;
wire \comb_10|counter10[5]~39 ;
wire \comb_10|counter10[6]~40_combout ;
wire \comb_10|counter10[6]~41 ;
wire \comb_10|counter10[7]~42_combout ;
wire \comb_10|counter10[7]~43 ;
wire \comb_10|counter10[8]~44_combout ;
wire \comb_10|counter10[8]~45 ;
wire \comb_10|counter10[9]~46_combout ;
wire \comb_10|counter10[9]~47 ;
wire \comb_10|counter10[10]~48_combout ;
wire \comb_10|counter10[10]~49 ;
wire \comb_10|counter10[11]~50_combout ;
wire \comb_10|counter10[11]~51 ;
wire \comb_10|counter10[12]~52_combout ;
wire \comb_10|counter10[12]~53 ;
wire \comb_10|counter10[13]~54_combout ;
wire \comb_10|counter10[13]~55 ;
wire \comb_10|counter10[14]~56_combout ;
wire \comb_10|counter10[14]~57 ;
wire \comb_10|counter10[15]~58_combout ;
wire \comb_10|counter10[15]~59 ;
wire \comb_10|counter10[16]~60_combout ;
wire \comb_10|counter10[16]~61 ;
wire \comb_10|counter10[17]~62_combout ;
wire \comb_10|LessThan3~7_combout ;
wire \comb_10|LessThan3~1_combout ;
wire \comb_10|LessThan3~5_combout ;
wire \comb_10|LessThan3~2_combout ;
wire \comb_10|LessThan3~3_combout ;
wire \comb_10|LessThan3~4_combout ;
wire \comb_10|LessThan3~6_combout ;
wire \comb_10|LessThan3~8_combout ;
wire \comb_10|clock_out_10H~q ;
wire \clk_sw1~combout ;
wire \user_key1~input_o ;
wire \db_user1|d0|Q~feeder_combout ;
wire \db_user1|d0|Q~q ;
wire \db_user1|d1|Q~feeder_combout ;
wire \db_user1|d1|Q~q ;
wire \db_user1|d2|Q~feeder_combout ;
wire \db_user1|d2|Q~q ;
wire \db_user1|d3|Q~q ;
wire \db_user1|pb_out~0_combout ;
wire \clk_cpu~combout ;
wire \clk_cpu~clkctrl_outclk ;
wire \cpu1|Add1~1 ;
wire \cpu1|Add1~2_combout ;
wire \cpu1|state~21_combout ;
wire \cpu1|state.execute_load~q ;
wire \cpu1|state~20_combout ;
wire \cpu1|state.execute_add~q ;
wire \cpu1|Selector22~0_combout ;
wire \cpu1|state.execute_store2~q ;
wire \cpu1|state.execute_store3~q ;
wire \cpu1|register_A[0]~0_combout ;
wire \cpu1|state.reset_pc~feeder_combout ;
wire \cpu1|state.reset_pc~q ;
wire \cpu1|register_A[0]~1_combout ;
wire \cpu1|Add1~3 ;
wire \cpu1|Add1~5 ;
wire \cpu1|Add1~6_combout ;
wire \cpu1|Selector20~0_combout ;
wire \cpu1|Add1~7 ;
wire \cpu1|Add1~8_combout ;
wire \cpu1|Selector19~0_combout ;
wire \cpu1|Add1~9 ;
wire \cpu1|Add1~10_combout ;
wire \cpu1|Selector18~0_combout ;
wire \cpu1|Add1~11 ;
wire \cpu1|Add1~12_combout ;
wire \cpu1|Selector17~0_combout ;
wire \cpu1|Add1~13 ;
wire \cpu1|Add1~15 ;
wire \cpu1|Add1~16_combout ;
wire \cpu1|Selector15~0_combout ;
wire \cpu1|Add1~17 ;
wire \cpu1|Add1~18_combout ;
wire \cpu1|Selector14~0_combout ;
wire \cpu1|Add1~19 ;
wire \cpu1|Add1~21 ;
wire \cpu1|Add1~22_combout ;
wire \cpu1|Selector12~0_combout ;
wire \cpu1|Add1~23 ;
wire \cpu1|Add1~25 ;
wire \cpu1|Add1~26_combout ;
wire \cpu1|Selector10~0_combout ;
wire \cpu1|Add1~27 ;
wire \cpu1|Add1~29 ;
wire \cpu1|Add1~30_combout ;
wire \cpu1|Selector8~0_combout ;
wire \cpu1|Add1~28_combout ;
wire \cpu1|Selector9~0_combout ;
wire \cpu1|Add1~24_combout ;
wire \cpu1|Selector11~0_combout ;
wire \cpu1|Add1~20_combout ;
wire \cpu1|Selector13~0_combout ;
wire \cpu1|Add1~14_combout ;
wire \cpu1|Selector16~0_combout ;
wire \cpu1|Add1~4_combout ;
wire \cpu1|Selector21~0_combout ;
wire \cpu1|instruction_register[15]~0_combout ;
wire \cpu1|instruction_register[10]~feeder_combout ;
wire \cpu1|Selector24~1_combout ;
wire \cpu1|state.decode~q ;
wire \cpu1|WideOr3~0_combout ;
wire \cpu1|Selector24~2_combout ;
wire \cpu1|state.fetch~q ;
wire \cpu1|Add0~5_combout ;
wire \cpu1|Add0~15_combout ;
wire \cpu1|Selector2~0_combout ;
wire \cpu1|Selector3~0_combout ;
wire \cpu1|Add0~2_combout ;
wire \cpu1|Selector7~0_combout ;
wire \cpu1|Add0~0_combout ;
wire \cpu1|Selector7~1_combout ;
wire \cpu1|Selector7~2_combout ;
wire \cpu1|program_counter[0]~2_combout ;
wire \cpu1|program_counter[0]~3_combout ;
wire \cpu1|Add0~1 ;
wire \cpu1|Add0~3_combout ;
wire \cpu1|Selector6~0_combout ;
wire \cpu1|Selector6~1_combout ;
wire \cpu1|Add0~4 ;
wire \cpu1|Add0~7_combout ;
wire \cpu1|Selector5~0_combout ;
wire \cpu1|Add0~6_combout ;
wire \cpu1|Selector5~1_combout ;
wire \cpu1|Add0~8 ;
wire \cpu1|Add0~11 ;
wire \cpu1|Add0~13_combout ;
wire \cpu1|Add0~12_combout ;
wire \cpu1|Selector3~1_combout ;
wire \cpu1|Add0~14 ;
wire \cpu1|Add0~16_combout ;
wire \cpu1|Selector2~1_combout ;
wire \cpu1|Add0~17 ;
wire \cpu1|Add0~19_combout ;
wire \cpu1|Selector1~0_combout ;
wire \cpu1|Add0~18_combout ;
wire \cpu1|Selector1~1_combout ;
wire \cpu1|Add0~20 ;
wire \cpu1|Add0~21_combout ;
wire \cpu1|Selector0~0_combout ;
wire \cpu1|Selector0~1_combout ;
wire \cpu1|Selector0~2_combout ;
wire \cpu1|Selector41~1_combout ;
wire \cpu1|Selector42~0_combout ;
wire \cpu1|Selector43~0_combout ;
wire \cpu1|Selector44~0_combout ;
wire \cpu1|Add0~9_combout ;
wire \cpu1|Add0~10_combout ;
wire \cpu1|Selector4~0_combout ;
wire \cpu1|Selector4~1_combout ;
wire \cpu1|Selector45~0_combout ;
wire \cpu1|state~25_combout ;
wire \cpu1|state.execute_jump~q ;
wire \cpu1|Selector48~1_combout ;
wire \cpu1|Selector48~2_combout ;
wire \cpu1|Selector46~0_combout ;
wire \cpu1|instruction_register[1]~feeder_combout ;
wire \cpu1|Selector47~0_combout ;
wire \cpu1|state~23_combout ;
wire \cpu1|state~24_combout ;
wire \cpu1|state.execute_jump_n~q ;
wire \cpu1|Selector48~0_combout ;
wire \cpu1|Selector41~0_combout ;
wire \cpu1|Selector48~3_combout ;
wire \cpu1|instruction_register[13]~feeder_combout ;
wire \cpu1|instruction_register[14]~feeder_combout ;
wire \cpu1|Selector24~0_combout ;
wire \cpu1|state~19_combout ;
wire \cpu1|state~22_combout ;
wire \cpu1|state.execute_store~q ;
wire \cpu1|Add1~0_combout ;
wire \cpu1|Selector23~0_combout ;
wire [15:0] \cpu1|altsyncram_component|auto_generated|q_a ;
wire [27:0] \comb_10|counter100 ;
wire [27:0] \comb_10|counter10 ;
wire [15:0] \cpu1|register_A ;
wire [15:0] \cpu1|instruction_register ;
wire [7:0] \cpu1|program_counter ;

wire [17:0] \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \cpu1|altsyncram_component|auto_generated|q_a [0] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu1|altsyncram_component|auto_generated|q_a [1] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu1|altsyncram_component|auto_generated|q_a [2] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu1|altsyncram_component|auto_generated|q_a [3] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu1|altsyncram_component|auto_generated|q_a [4] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu1|altsyncram_component|auto_generated|q_a [5] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu1|altsyncram_component|auto_generated|q_a [6] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu1|altsyncram_component|auto_generated|q_a [7] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu1|altsyncram_component|auto_generated|q_a [8] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu1|altsyncram_component|auto_generated|q_a [9] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu1|altsyncram_component|auto_generated|q_a [10] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu1|altsyncram_component|auto_generated|q_a [11] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu1|altsyncram_component|auto_generated|q_a [12] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu1|altsyncram_component|auto_generated|q_a [13] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu1|altsyncram_component|auto_generated|q_a [14] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu1|altsyncram_component|auto_generated|q_a [15] = \cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \led8[0]~output (
	.i(!\cpu1|register_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[0]~output .bus_hold = "false";
defparam \led8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \led8[1]~output (
	.i(!\cpu1|register_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[1]~output .bus_hold = "false";
defparam \led8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \led8[2]~output (
	.i(!\cpu1|register_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[2]~output .bus_hold = "false";
defparam \led8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \led8[3]~output (
	.i(!\cpu1|register_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[3]~output .bus_hold = "false";
defparam \led8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \led8[4]~output (
	.i(!\cpu1|register_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[4]~output .bus_hold = "false";
defparam \led8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \led8[5]~output (
	.i(!\cpu1|register_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[5]~output .bus_hold = "false";
defparam \led8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \led8[6]~output (
	.i(!\cpu1|register_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[6]~output .bus_hold = "false";
defparam \led8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \led8[7]~output (
	.i(!\cpu1|register_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \led8[7]~output .bus_hold = "false";
defparam \led8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \user_sw0~input (
	.i(user_sw0),
	.ibar(gnd),
	.o(\user_sw0~input_o ));
// synopsys translate_off
defparam \user_sw0~input .bus_hold = "false";
defparam \user_sw0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \user_sw1~input (
	.i(user_sw1),
	.ibar(gnd),
	.o(\user_sw1~input_o ));
// synopsys translate_off
defparam \user_sw1~input .bus_hold = "false";
defparam \user_sw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk_fpga_50M~input (
	.i(clk_fpga_50M),
	.ibar(gnd),
	.o(\clk_fpga_50M~input_o ));
// synopsys translate_off
defparam \clk_fpga_50M~input .bus_hold = "false";
defparam \clk_fpga_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_fpga_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_fpga_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_fpga_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_fpga_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_fpga_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \comb_10|counter100[0]~28 (
// Equation(s):
// \comb_10|counter100[0]~28_combout  = \comb_10|counter100 [0] $ (VCC)
// \comb_10|counter100[0]~29  = CARRY(\comb_10|counter100 [0])

	.dataa(gnd),
	.datab(\comb_10|counter100 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_10|counter100[0]~28_combout ),
	.cout(\comb_10|counter100[0]~29 ));
// synopsys translate_off
defparam \comb_10|counter100[0]~28 .lut_mask = 16'h33CC;
defparam \comb_10|counter100[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \comb_10|counter100[15]~60 (
// Equation(s):
// \comb_10|counter100[15]~60_combout  = (\comb_10|counter100 [15] & (!\comb_10|counter100[14]~59 )) # (!\comb_10|counter100 [15] & ((\comb_10|counter100[14]~59 ) # (GND)))
// \comb_10|counter100[15]~61  = CARRY((!\comb_10|counter100[14]~59 ) # (!\comb_10|counter100 [15]))

	.dataa(gnd),
	.datab(\comb_10|counter100 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[14]~59 ),
	.combout(\comb_10|counter100[15]~60_combout ),
	.cout(\comb_10|counter100[15]~61 ));
// synopsys translate_off
defparam \comb_10|counter100[15]~60 .lut_mask = 16'h3C3F;
defparam \comb_10|counter100[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \comb_10|counter100[16]~62 (
// Equation(s):
// \comb_10|counter100[16]~62_combout  = (\comb_10|counter100 [16] & (\comb_10|counter100[15]~61  $ (GND))) # (!\comb_10|counter100 [16] & (!\comb_10|counter100[15]~61  & VCC))
// \comb_10|counter100[16]~63  = CARRY((\comb_10|counter100 [16] & !\comb_10|counter100[15]~61 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[15]~61 ),
	.combout(\comb_10|counter100[16]~62_combout ),
	.cout(\comb_10|counter100[16]~63 ));
// synopsys translate_off
defparam \comb_10|counter100[16]~62 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \comb_10|counter100[16] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[16] .is_wysiwyg = "true";
defparam \comb_10|counter100[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \comb_10|counter100[17]~64 (
// Equation(s):
// \comb_10|counter100[17]~64_combout  = (\comb_10|counter100 [17] & (!\comb_10|counter100[16]~63 )) # (!\comb_10|counter100 [17] & ((\comb_10|counter100[16]~63 ) # (GND)))
// \comb_10|counter100[17]~65  = CARRY((!\comb_10|counter100[16]~63 ) # (!\comb_10|counter100 [17]))

	.dataa(\comb_10|counter100 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[16]~63 ),
	.combout(\comb_10|counter100[17]~64_combout ),
	.cout(\comb_10|counter100[17]~65 ));
// synopsys translate_off
defparam \comb_10|counter100[17]~64 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \comb_10|counter100[17] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[17] .is_wysiwyg = "true";
defparam \comb_10|counter100[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \comb_10|counter100[18]~66 (
// Equation(s):
// \comb_10|counter100[18]~66_combout  = (\comb_10|counter100 [18] & (\comb_10|counter100[17]~65  $ (GND))) # (!\comb_10|counter100 [18] & (!\comb_10|counter100[17]~65  & VCC))
// \comb_10|counter100[18]~67  = CARRY((\comb_10|counter100 [18] & !\comb_10|counter100[17]~65 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[17]~65 ),
	.combout(\comb_10|counter100[18]~66_combout ),
	.cout(\comb_10|counter100[18]~67 ));
// synopsys translate_off
defparam \comb_10|counter100[18]~66 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \comb_10|counter100[18] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[18] .is_wysiwyg = "true";
defparam \comb_10|counter100[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \comb_10|counter100[19]~68 (
// Equation(s):
// \comb_10|counter100[19]~68_combout  = (\comb_10|counter100 [19] & (!\comb_10|counter100[18]~67 )) # (!\comb_10|counter100 [19] & ((\comb_10|counter100[18]~67 ) # (GND)))
// \comb_10|counter100[19]~69  = CARRY((!\comb_10|counter100[18]~67 ) # (!\comb_10|counter100 [19]))

	.dataa(\comb_10|counter100 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[18]~67 ),
	.combout(\comb_10|counter100[19]~68_combout ),
	.cout(\comb_10|counter100[19]~69 ));
// synopsys translate_off
defparam \comb_10|counter100[19]~68 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \comb_10|counter100[19] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[19] .is_wysiwyg = "true";
defparam \comb_10|counter100[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \comb_10|counter100[20]~70 (
// Equation(s):
// \comb_10|counter100[20]~70_combout  = (\comb_10|counter100 [20] & (\comb_10|counter100[19]~69  $ (GND))) # (!\comb_10|counter100 [20] & (!\comb_10|counter100[19]~69  & VCC))
// \comb_10|counter100[20]~71  = CARRY((\comb_10|counter100 [20] & !\comb_10|counter100[19]~69 ))

	.dataa(\comb_10|counter100 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[19]~69 ),
	.combout(\comb_10|counter100[20]~70_combout ),
	.cout(\comb_10|counter100[20]~71 ));
// synopsys translate_off
defparam \comb_10|counter100[20]~70 .lut_mask = 16'hA50A;
defparam \comb_10|counter100[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \comb_10|counter100[20] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[20] .is_wysiwyg = "true";
defparam \comb_10|counter100[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \comb_10|counter100[21]~72 (
// Equation(s):
// \comb_10|counter100[21]~72_combout  = (\comb_10|counter100 [21] & (!\comb_10|counter100[20]~71 )) # (!\comb_10|counter100 [21] & ((\comb_10|counter100[20]~71 ) # (GND)))
// \comb_10|counter100[21]~73  = CARRY((!\comb_10|counter100[20]~71 ) # (!\comb_10|counter100 [21]))

	.dataa(gnd),
	.datab(\comb_10|counter100 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[20]~71 ),
	.combout(\comb_10|counter100[21]~72_combout ),
	.cout(\comb_10|counter100[21]~73 ));
// synopsys translate_off
defparam \comb_10|counter100[21]~72 .lut_mask = 16'h3C3F;
defparam \comb_10|counter100[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \comb_10|counter100[21] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[21] .is_wysiwyg = "true";
defparam \comb_10|counter100[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \comb_10|counter100[22]~74 (
// Equation(s):
// \comb_10|counter100[22]~74_combout  = (\comb_10|counter100 [22] & (\comb_10|counter100[21]~73  $ (GND))) # (!\comb_10|counter100 [22] & (!\comb_10|counter100[21]~73  & VCC))
// \comb_10|counter100[22]~75  = CARRY((\comb_10|counter100 [22] & !\comb_10|counter100[21]~73 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[21]~73 ),
	.combout(\comb_10|counter100[22]~74_combout ),
	.cout(\comb_10|counter100[22]~75 ));
// synopsys translate_off
defparam \comb_10|counter100[22]~74 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \comb_10|counter100[22] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[22] .is_wysiwyg = "true";
defparam \comb_10|counter100[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \comb_10|counter100[23]~76 (
// Equation(s):
// \comb_10|counter100[23]~76_combout  = (\comb_10|counter100 [23] & (!\comb_10|counter100[22]~75 )) # (!\comb_10|counter100 [23] & ((\comb_10|counter100[22]~75 ) # (GND)))
// \comb_10|counter100[23]~77  = CARRY((!\comb_10|counter100[22]~75 ) # (!\comb_10|counter100 [23]))

	.dataa(gnd),
	.datab(\comb_10|counter100 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[22]~75 ),
	.combout(\comb_10|counter100[23]~76_combout ),
	.cout(\comb_10|counter100[23]~77 ));
// synopsys translate_off
defparam \comb_10|counter100[23]~76 .lut_mask = 16'h3C3F;
defparam \comb_10|counter100[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \comb_10|counter100[23] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[23] .is_wysiwyg = "true";
defparam \comb_10|counter100[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \comb_10|counter100[24]~78 (
// Equation(s):
// \comb_10|counter100[24]~78_combout  = (\comb_10|counter100 [24] & (\comb_10|counter100[23]~77  $ (GND))) # (!\comb_10|counter100 [24] & (!\comb_10|counter100[23]~77  & VCC))
// \comb_10|counter100[24]~79  = CARRY((\comb_10|counter100 [24] & !\comb_10|counter100[23]~77 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[23]~77 ),
	.combout(\comb_10|counter100[24]~78_combout ),
	.cout(\comb_10|counter100[24]~79 ));
// synopsys translate_off
defparam \comb_10|counter100[24]~78 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \comb_10|counter100[24] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[24] .is_wysiwyg = "true";
defparam \comb_10|counter100[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \comb_10|counter100[25]~80 (
// Equation(s):
// \comb_10|counter100[25]~80_combout  = (\comb_10|counter100 [25] & (!\comb_10|counter100[24]~79 )) # (!\comb_10|counter100 [25] & ((\comb_10|counter100[24]~79 ) # (GND)))
// \comb_10|counter100[25]~81  = CARRY((!\comb_10|counter100[24]~79 ) # (!\comb_10|counter100 [25]))

	.dataa(\comb_10|counter100 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[24]~79 ),
	.combout(\comb_10|counter100[25]~80_combout ),
	.cout(\comb_10|counter100[25]~81 ));
// synopsys translate_off
defparam \comb_10|counter100[25]~80 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \comb_10|counter100[25] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[25] .is_wysiwyg = "true";
defparam \comb_10|counter100[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \comb_10|counter100[26]~82 (
// Equation(s):
// \comb_10|counter100[26]~82_combout  = (\comb_10|counter100 [26] & (\comb_10|counter100[25]~81  $ (GND))) # (!\comb_10|counter100 [26] & (!\comb_10|counter100[25]~81  & VCC))
// \comb_10|counter100[26]~83  = CARRY((\comb_10|counter100 [26] & !\comb_10|counter100[25]~81 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[25]~81 ),
	.combout(\comb_10|counter100[26]~82_combout ),
	.cout(\comb_10|counter100[26]~83 ));
// synopsys translate_off
defparam \comb_10|counter100[26]~82 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \comb_10|counter100[26] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[26] .is_wysiwyg = "true";
defparam \comb_10|counter100[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \comb_10|LessThan5~5 (
// Equation(s):
// \comb_10|LessThan5~5_combout  = (!\comb_10|counter100 [23] & (!\comb_10|counter100 [24] & (!\comb_10|counter100 [25] & !\comb_10|counter100 [26])))

	.dataa(\comb_10|counter100 [23]),
	.datab(\comb_10|counter100 [24]),
	.datac(\comb_10|counter100 [25]),
	.datad(\comb_10|counter100 [26]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~5 .lut_mask = 16'h0001;
defparam \comb_10|LessThan5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \comb_10|counter100[27]~84 (
// Equation(s):
// \comb_10|counter100[27]~84_combout  = \comb_10|counter100 [27] $ (\comb_10|counter100[26]~83 )

	.dataa(\comb_10|counter100 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_10|counter100[26]~83 ),
	.combout(\comb_10|counter100[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter100[27]~84 .lut_mask = 16'h5A5A;
defparam \comb_10|counter100[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \comb_10|counter100[27] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[27] .is_wysiwyg = "true";
defparam \comb_10|counter100[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \reset_key~input (
	.i(reset_key),
	.ibar(gnd),
	.o(\reset_key~input_o ));
// synopsys translate_off
defparam \reset_key~input .bus_hold = "false";
defparam \reset_key~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \comb_10|LessThan5~4 (
// Equation(s):
// \comb_10|LessThan5~4_combout  = (!\comb_10|counter100 [19] & (!\comb_10|counter100 [22] & (!\comb_10|counter100 [21] & !\comb_10|counter100 [20])))

	.dataa(\comb_10|counter100 [19]),
	.datab(\comb_10|counter100 [22]),
	.datac(\comb_10|counter100 [21]),
	.datad(\comb_10|counter100 [20]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~4 .lut_mask = 16'h0001;
defparam \comb_10|LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cycloneive_lcell_comb \comb_10|counter100[4]~56 (
// Equation(s):
// \comb_10|counter100[4]~56_combout  = (\comb_10|LessThan5~5_combout  & (!\comb_10|counter100 [27] & (\reset_key~input_o  & \comb_10|LessThan5~4_combout )))

	.dataa(\comb_10|LessThan5~5_combout ),
	.datab(\comb_10|counter100 [27]),
	.datac(\reset_key~input_o ),
	.datad(\comb_10|LessThan5~4_combout ),
	.cin(gnd),
	.combout(\comb_10|counter100[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter100[4]~56 .lut_mask = 16'h2000;
defparam \comb_10|counter100[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
cycloneive_lcell_comb \comb_10|LessThan4~5 (
// Equation(s):
// \comb_10|LessThan4~5_combout  = (((!\comb_10|counter100 [17]) # (!\comb_10|counter100 [15])) # (!\comb_10|counter100 [18])) # (!\comb_10|counter100 [16])

	.dataa(\comb_10|counter100 [16]),
	.datab(\comb_10|counter100 [18]),
	.datac(\comb_10|counter100 [15]),
	.datad(\comb_10|counter100 [17]),
	.cin(gnd),
	.combout(\comb_10|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~5 .lut_mask = 16'h7FFF;
defparam \comb_10|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \comb_10|LessThan4~3 (
// Equation(s):
// \comb_10|LessThan4~3_combout  = (((!\comb_10|counter100 [1]) # (!\comb_10|counter100 [0])) # (!\comb_10|counter100 [2])) # (!\comb_10|counter100 [4])

	.dataa(\comb_10|counter100 [4]),
	.datab(\comb_10|counter100 [2]),
	.datac(\comb_10|counter100 [0]),
	.datad(\comb_10|counter100 [1]),
	.cin(gnd),
	.combout(\comb_10|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \comb_10|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
cycloneive_lcell_comb \comb_10|LessThan4~2 (
// Equation(s):
// \comb_10|LessThan4~2_combout  = (!\comb_10|counter100 [7] & (!\comb_10|counter100 [14] & (!\comb_10|counter100 [6] & !\comb_10|counter100 [5])))

	.dataa(\comb_10|counter100 [7]),
	.datab(\comb_10|counter100 [14]),
	.datac(\comb_10|counter100 [6]),
	.datad(\comb_10|counter100 [5]),
	.cin(gnd),
	.combout(\comb_10|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~2 .lut_mask = 16'h0001;
defparam \comb_10|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \comb_10|LessThan4~0 (
// Equation(s):
// \comb_10|LessThan4~0_combout  = (!\comb_10|counter100 [11] & (!\comb_10|counter100 [10] & (!\comb_10|counter100 [9] & !\comb_10|counter100 [12])))

	.dataa(\comb_10|counter100 [11]),
	.datab(\comb_10|counter100 [10]),
	.datac(\comb_10|counter100 [9]),
	.datad(\comb_10|counter100 [12]),
	.cin(gnd),
	.combout(\comb_10|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~0 .lut_mask = 16'h0001;
defparam \comb_10|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
cycloneive_lcell_comb \comb_10|LessThan4~4 (
// Equation(s):
// \comb_10|LessThan4~4_combout  = (\comb_10|LessThan4~2_combout  & (\comb_10|LessThan4~0_combout  & ((\comb_10|LessThan4~3_combout ) # (!\comb_10|counter100 [3]))))

	.dataa(\comb_10|counter100 [3]),
	.datab(\comb_10|LessThan4~3_combout ),
	.datac(\comb_10|LessThan4~2_combout ),
	.datad(\comb_10|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~4 .lut_mask = 16'hD000;
defparam \comb_10|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cycloneive_lcell_comb \comb_10|LessThan4~1 (
// Equation(s):
// \comb_10|LessThan4~1_combout  = (!\comb_10|counter100 [14] & (((!\comb_10|counter100 [8] & \comb_10|LessThan4~0_combout )) # (!\comb_10|counter100 [13])))

	.dataa(\comb_10|counter100 [8]),
	.datab(\comb_10|counter100 [14]),
	.datac(\comb_10|counter100 [13]),
	.datad(\comb_10|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan4~1 .lut_mask = 16'h1303;
defparam \comb_10|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
cycloneive_lcell_comb \comb_10|counter100[4]~57 (
// Equation(s):
// \comb_10|counter100[4]~57_combout  = ((!\comb_10|LessThan4~5_combout  & (!\comb_10|LessThan4~4_combout  & !\comb_10|LessThan4~1_combout ))) # (!\comb_10|counter100[4]~56_combout )

	.dataa(\comb_10|counter100[4]~56_combout ),
	.datab(\comb_10|LessThan4~5_combout ),
	.datac(\comb_10|LessThan4~4_combout ),
	.datad(\comb_10|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\comb_10|counter100[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter100[4]~57 .lut_mask = 16'h5557;
defparam \comb_10|counter100[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \comb_10|counter100[0] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[0] .is_wysiwyg = "true";
defparam \comb_10|counter100[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \comb_10|counter100[1]~30 (
// Equation(s):
// \comb_10|counter100[1]~30_combout  = (\comb_10|counter100 [1] & (!\comb_10|counter100[0]~29 )) # (!\comb_10|counter100 [1] & ((\comb_10|counter100[0]~29 ) # (GND)))
// \comb_10|counter100[1]~31  = CARRY((!\comb_10|counter100[0]~29 ) # (!\comb_10|counter100 [1]))

	.dataa(\comb_10|counter100 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[0]~29 ),
	.combout(\comb_10|counter100[1]~30_combout ),
	.cout(\comb_10|counter100[1]~31 ));
// synopsys translate_off
defparam \comb_10|counter100[1]~30 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \comb_10|counter100[1] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[1] .is_wysiwyg = "true";
defparam \comb_10|counter100[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \comb_10|counter100[2]~32 (
// Equation(s):
// \comb_10|counter100[2]~32_combout  = (\comb_10|counter100 [2] & (\comb_10|counter100[1]~31  $ (GND))) # (!\comb_10|counter100 [2] & (!\comb_10|counter100[1]~31  & VCC))
// \comb_10|counter100[2]~33  = CARRY((\comb_10|counter100 [2] & !\comb_10|counter100[1]~31 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[1]~31 ),
	.combout(\comb_10|counter100[2]~32_combout ),
	.cout(\comb_10|counter100[2]~33 ));
// synopsys translate_off
defparam \comb_10|counter100[2]~32 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \comb_10|counter100[2] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[2] .is_wysiwyg = "true";
defparam \comb_10|counter100[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \comb_10|counter100[3]~34 (
// Equation(s):
// \comb_10|counter100[3]~34_combout  = (\comb_10|counter100 [3] & (!\comb_10|counter100[2]~33 )) # (!\comb_10|counter100 [3] & ((\comb_10|counter100[2]~33 ) # (GND)))
// \comb_10|counter100[3]~35  = CARRY((!\comb_10|counter100[2]~33 ) # (!\comb_10|counter100 [3]))

	.dataa(\comb_10|counter100 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[2]~33 ),
	.combout(\comb_10|counter100[3]~34_combout ),
	.cout(\comb_10|counter100[3]~35 ));
// synopsys translate_off
defparam \comb_10|counter100[3]~34 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \comb_10|counter100[3] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[3] .is_wysiwyg = "true";
defparam \comb_10|counter100[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \comb_10|counter100[4]~36 (
// Equation(s):
// \comb_10|counter100[4]~36_combout  = (\comb_10|counter100 [4] & (\comb_10|counter100[3]~35  $ (GND))) # (!\comb_10|counter100 [4] & (!\comb_10|counter100[3]~35  & VCC))
// \comb_10|counter100[4]~37  = CARRY((\comb_10|counter100 [4] & !\comb_10|counter100[3]~35 ))

	.dataa(\comb_10|counter100 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[3]~35 ),
	.combout(\comb_10|counter100[4]~36_combout ),
	.cout(\comb_10|counter100[4]~37 ));
// synopsys translate_off
defparam \comb_10|counter100[4]~36 .lut_mask = 16'hA50A;
defparam \comb_10|counter100[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \comb_10|counter100[4] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[4] .is_wysiwyg = "true";
defparam \comb_10|counter100[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \comb_10|counter100[5]~38 (
// Equation(s):
// \comb_10|counter100[5]~38_combout  = (\comb_10|counter100 [5] & (!\comb_10|counter100[4]~37 )) # (!\comb_10|counter100 [5] & ((\comb_10|counter100[4]~37 ) # (GND)))
// \comb_10|counter100[5]~39  = CARRY((!\comb_10|counter100[4]~37 ) # (!\comb_10|counter100 [5]))

	.dataa(gnd),
	.datab(\comb_10|counter100 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[4]~37 ),
	.combout(\comb_10|counter100[5]~38_combout ),
	.cout(\comb_10|counter100[5]~39 ));
// synopsys translate_off
defparam \comb_10|counter100[5]~38 .lut_mask = 16'h3C3F;
defparam \comb_10|counter100[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \comb_10|counter100[5] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[5] .is_wysiwyg = "true";
defparam \comb_10|counter100[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \comb_10|counter100[6]~40 (
// Equation(s):
// \comb_10|counter100[6]~40_combout  = (\comb_10|counter100 [6] & (\comb_10|counter100[5]~39  $ (GND))) # (!\comb_10|counter100 [6] & (!\comb_10|counter100[5]~39  & VCC))
// \comb_10|counter100[6]~41  = CARRY((\comb_10|counter100 [6] & !\comb_10|counter100[5]~39 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[5]~39 ),
	.combout(\comb_10|counter100[6]~40_combout ),
	.cout(\comb_10|counter100[6]~41 ));
// synopsys translate_off
defparam \comb_10|counter100[6]~40 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \comb_10|counter100[6] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[6] .is_wysiwyg = "true";
defparam \comb_10|counter100[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \comb_10|counter100[7]~42 (
// Equation(s):
// \comb_10|counter100[7]~42_combout  = (\comb_10|counter100 [7] & (!\comb_10|counter100[6]~41 )) # (!\comb_10|counter100 [7] & ((\comb_10|counter100[6]~41 ) # (GND)))
// \comb_10|counter100[7]~43  = CARRY((!\comb_10|counter100[6]~41 ) # (!\comb_10|counter100 [7]))

	.dataa(gnd),
	.datab(\comb_10|counter100 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[6]~41 ),
	.combout(\comb_10|counter100[7]~42_combout ),
	.cout(\comb_10|counter100[7]~43 ));
// synopsys translate_off
defparam \comb_10|counter100[7]~42 .lut_mask = 16'h3C3F;
defparam \comb_10|counter100[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \comb_10|counter100[7] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[7] .is_wysiwyg = "true";
defparam \comb_10|counter100[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \comb_10|counter100[8]~44 (
// Equation(s):
// \comb_10|counter100[8]~44_combout  = (\comb_10|counter100 [8] & (\comb_10|counter100[7]~43  $ (GND))) # (!\comb_10|counter100 [8] & (!\comb_10|counter100[7]~43  & VCC))
// \comb_10|counter100[8]~45  = CARRY((\comb_10|counter100 [8] & !\comb_10|counter100[7]~43 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[7]~43 ),
	.combout(\comb_10|counter100[8]~44_combout ),
	.cout(\comb_10|counter100[8]~45 ));
// synopsys translate_off
defparam \comb_10|counter100[8]~44 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \comb_10|counter100[8] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[8] .is_wysiwyg = "true";
defparam \comb_10|counter100[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \comb_10|counter100[9]~46 (
// Equation(s):
// \comb_10|counter100[9]~46_combout  = (\comb_10|counter100 [9] & (!\comb_10|counter100[8]~45 )) # (!\comb_10|counter100 [9] & ((\comb_10|counter100[8]~45 ) # (GND)))
// \comb_10|counter100[9]~47  = CARRY((!\comb_10|counter100[8]~45 ) # (!\comb_10|counter100 [9]))

	.dataa(\comb_10|counter100 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[8]~45 ),
	.combout(\comb_10|counter100[9]~46_combout ),
	.cout(\comb_10|counter100[9]~47 ));
// synopsys translate_off
defparam \comb_10|counter100[9]~46 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \comb_10|counter100[9] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[9] .is_wysiwyg = "true";
defparam \comb_10|counter100[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \comb_10|counter100[10]~48 (
// Equation(s):
// \comb_10|counter100[10]~48_combout  = (\comb_10|counter100 [10] & (\comb_10|counter100[9]~47  $ (GND))) # (!\comb_10|counter100 [10] & (!\comb_10|counter100[9]~47  & VCC))
// \comb_10|counter100[10]~49  = CARRY((\comb_10|counter100 [10] & !\comb_10|counter100[9]~47 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[9]~47 ),
	.combout(\comb_10|counter100[10]~48_combout ),
	.cout(\comb_10|counter100[10]~49 ));
// synopsys translate_off
defparam \comb_10|counter100[10]~48 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \comb_10|counter100[10] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[10] .is_wysiwyg = "true";
defparam \comb_10|counter100[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \comb_10|counter100[11]~50 (
// Equation(s):
// \comb_10|counter100[11]~50_combout  = (\comb_10|counter100 [11] & (!\comb_10|counter100[10]~49 )) # (!\comb_10|counter100 [11] & ((\comb_10|counter100[10]~49 ) # (GND)))
// \comb_10|counter100[11]~51  = CARRY((!\comb_10|counter100[10]~49 ) # (!\comb_10|counter100 [11]))

	.dataa(\comb_10|counter100 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[10]~49 ),
	.combout(\comb_10|counter100[11]~50_combout ),
	.cout(\comb_10|counter100[11]~51 ));
// synopsys translate_off
defparam \comb_10|counter100[11]~50 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \comb_10|counter100[11] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[11] .is_wysiwyg = "true";
defparam \comb_10|counter100[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \comb_10|counter100[12]~52 (
// Equation(s):
// \comb_10|counter100[12]~52_combout  = (\comb_10|counter100 [12] & (\comb_10|counter100[11]~51  $ (GND))) # (!\comb_10|counter100 [12] & (!\comb_10|counter100[11]~51  & VCC))
// \comb_10|counter100[12]~53  = CARRY((\comb_10|counter100 [12] & !\comb_10|counter100[11]~51 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[11]~51 ),
	.combout(\comb_10|counter100[12]~52_combout ),
	.cout(\comb_10|counter100[12]~53 ));
// synopsys translate_off
defparam \comb_10|counter100[12]~52 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \comb_10|counter100[12] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[12] .is_wysiwyg = "true";
defparam \comb_10|counter100[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \comb_10|counter100[13]~54 (
// Equation(s):
// \comb_10|counter100[13]~54_combout  = (\comb_10|counter100 [13] & (!\comb_10|counter100[12]~53 )) # (!\comb_10|counter100 [13] & ((\comb_10|counter100[12]~53 ) # (GND)))
// \comb_10|counter100[13]~55  = CARRY((!\comb_10|counter100[12]~53 ) # (!\comb_10|counter100 [13]))

	.dataa(\comb_10|counter100 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[12]~53 ),
	.combout(\comb_10|counter100[13]~54_combout ),
	.cout(\comb_10|counter100[13]~55 ));
// synopsys translate_off
defparam \comb_10|counter100[13]~54 .lut_mask = 16'h5A5F;
defparam \comb_10|counter100[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \comb_10|counter100[13] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[13] .is_wysiwyg = "true";
defparam \comb_10|counter100[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \comb_10|counter100[14]~58 (
// Equation(s):
// \comb_10|counter100[14]~58_combout  = (\comb_10|counter100 [14] & (\comb_10|counter100[13]~55  $ (GND))) # (!\comb_10|counter100 [14] & (!\comb_10|counter100[13]~55  & VCC))
// \comb_10|counter100[14]~59  = CARRY((\comb_10|counter100 [14] & !\comb_10|counter100[13]~55 ))

	.dataa(gnd),
	.datab(\comb_10|counter100 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter100[13]~55 ),
	.combout(\comb_10|counter100[14]~58_combout ),
	.cout(\comb_10|counter100[14]~59 ));
// synopsys translate_off
defparam \comb_10|counter100[14]~58 .lut_mask = 16'hC30C;
defparam \comb_10|counter100[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \comb_10|counter100[14] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[14] .is_wysiwyg = "true";
defparam \comb_10|counter100[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \comb_10|counter100[15] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter100[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter100[4]~57_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter100 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter100[15] .is_wysiwyg = "true";
defparam \comb_10|counter100[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
cycloneive_lcell_comb \comb_10|LessThan5~0 (
// Equation(s):
// \comb_10|LessThan5~0_combout  = (((!\comb_10|counter100 [17]) # (!\comb_10|counter100 [14])) # (!\comb_10|counter100 [16])) # (!\comb_10|counter100 [15])

	.dataa(\comb_10|counter100 [15]),
	.datab(\comb_10|counter100 [16]),
	.datac(\comb_10|counter100 [14]),
	.datad(\comb_10|counter100 [17]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \comb_10|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
cycloneive_lcell_comb \comb_10|LessThan5~6 (
// Equation(s):
// \comb_10|LessThan5~6_combout  = (\comb_10|LessThan5~5_combout  & (!\comb_10|counter100 [27] & (!\comb_10|counter100 [18] & \comb_10|LessThan5~4_combout )))

	.dataa(\comb_10|LessThan5~5_combout ),
	.datab(\comb_10|counter100 [27]),
	.datac(\comb_10|counter100 [18]),
	.datad(\comb_10|LessThan5~4_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan5~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~6 .lut_mask = 16'h0200;
defparam \comb_10|LessThan5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneive_lcell_comb \comb_10|LessThan5~2 (
// Equation(s):
// \comb_10|LessThan5~2_combout  = (!\comb_10|counter100 [8] & (!\comb_10|counter100 [10] & (!\comb_10|counter100 [11] & !\comb_10|counter100 [9])))

	.dataa(\comb_10|counter100 [8]),
	.datab(\comb_10|counter100 [10]),
	.datac(\comb_10|counter100 [11]),
	.datad(\comb_10|counter100 [9]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~2 .lut_mask = 16'h0001;
defparam \comb_10|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
cycloneive_lcell_comb \comb_10|LessThan5~1 (
// Equation(s):
// \comb_10|LessThan5~1_combout  = ((!\comb_10|counter100 [6] & (!\comb_10|counter100 [4] & !\comb_10|counter100 [5]))) # (!\comb_10|counter100 [7])

	.dataa(\comb_10|counter100 [7]),
	.datab(\comb_10|counter100 [6]),
	.datac(\comb_10|counter100 [4]),
	.datad(\comb_10|counter100 [5]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~1 .lut_mask = 16'h5557;
defparam \comb_10|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
cycloneive_lcell_comb \comb_10|LessThan5~3 (
// Equation(s):
// \comb_10|LessThan5~3_combout  = (\comb_10|counter100 [12] & ((!\comb_10|LessThan5~1_combout ) # (!\comb_10|LessThan5~2_combout )))

	.dataa(gnd),
	.datab(\comb_10|LessThan5~2_combout ),
	.datac(\comb_10|LessThan5~1_combout ),
	.datad(\comb_10|counter100 [12]),
	.cin(gnd),
	.combout(\comb_10|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~3 .lut_mask = 16'h3F00;
defparam \comb_10|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
cycloneive_lcell_comb \comb_10|LessThan5~7 (
// Equation(s):
// \comb_10|LessThan5~7_combout  = (\comb_10|LessThan5~6_combout  & ((\comb_10|LessThan5~0_combout ) # ((!\comb_10|counter100 [13] & !\comb_10|LessThan5~3_combout ))))

	.dataa(\comb_10|LessThan5~0_combout ),
	.datab(\comb_10|counter100 [13]),
	.datac(\comb_10|LessThan5~6_combout ),
	.datad(\comb_10|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan5~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan5~7 .lut_mask = 16'hA0B0;
defparam \comb_10|LessThan5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \comb_10|clock_out_100H (
	.clk(\clk_fpga_50M~input_o ),
	.d(\comb_10|LessThan5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|clock_out_100H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|clock_out_100H .is_wysiwyg = "true";
defparam \comb_10|clock_out_100H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \comb_10|counter10[0]~28 (
// Equation(s):
// \comb_10|counter10[0]~28_combout  = \comb_10|counter10 [0] $ (VCC)
// \comb_10|counter10[0]~29  = CARRY(\comb_10|counter10 [0])

	.dataa(gnd),
	.datab(\comb_10|counter10 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_10|counter10[0]~28_combout ),
	.cout(\comb_10|counter10[0]~29 ));
// synopsys translate_off
defparam \comb_10|counter10[0]~28 .lut_mask = 16'h33CC;
defparam \comb_10|counter10[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \comb_10|counter10[17]~62 (
// Equation(s):
// \comb_10|counter10[17]~62_combout  = (\comb_10|counter10 [17] & (!\comb_10|counter10[16]~61 )) # (!\comb_10|counter10 [17] & ((\comb_10|counter10[16]~61 ) # (GND)))
// \comb_10|counter10[17]~63  = CARRY((!\comb_10|counter10[16]~61 ) # (!\comb_10|counter10 [17]))

	.dataa(\comb_10|counter10 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[16]~61 ),
	.combout(\comb_10|counter10[17]~62_combout ),
	.cout(\comb_10|counter10[17]~63 ));
// synopsys translate_off
defparam \comb_10|counter10[17]~62 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \comb_10|counter10[18]~64 (
// Equation(s):
// \comb_10|counter10[18]~64_combout  = (\comb_10|counter10 [18] & (\comb_10|counter10[17]~63  $ (GND))) # (!\comb_10|counter10 [18] & (!\comb_10|counter10[17]~63  & VCC))
// \comb_10|counter10[18]~65  = CARRY((\comb_10|counter10 [18] & !\comb_10|counter10[17]~63 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[17]~63 ),
	.combout(\comb_10|counter10[18]~64_combout ),
	.cout(\comb_10|counter10[18]~65 ));
// synopsys translate_off
defparam \comb_10|counter10[18]~64 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N9
dffeas \comb_10|counter10[18] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[18] .is_wysiwyg = "true";
defparam \comb_10|counter10[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \comb_10|counter10[19]~66 (
// Equation(s):
// \comb_10|counter10[19]~66_combout  = (\comb_10|counter10 [19] & (!\comb_10|counter10[18]~65 )) # (!\comb_10|counter10 [19] & ((\comb_10|counter10[18]~65 ) # (GND)))
// \comb_10|counter10[19]~67  = CARRY((!\comb_10|counter10[18]~65 ) # (!\comb_10|counter10 [19]))

	.dataa(\comb_10|counter10 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[18]~65 ),
	.combout(\comb_10|counter10[19]~66_combout ),
	.cout(\comb_10|counter10[19]~67 ));
// synopsys translate_off
defparam \comb_10|counter10[19]~66 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \comb_10|counter10[19] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[19] .is_wysiwyg = "true";
defparam \comb_10|counter10[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \comb_10|counter10[20]~68 (
// Equation(s):
// \comb_10|counter10[20]~68_combout  = (\comb_10|counter10 [20] & (\comb_10|counter10[19]~67  $ (GND))) # (!\comb_10|counter10 [20] & (!\comb_10|counter10[19]~67  & VCC))
// \comb_10|counter10[20]~69  = CARRY((\comb_10|counter10 [20] & !\comb_10|counter10[19]~67 ))

	.dataa(\comb_10|counter10 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[19]~67 ),
	.combout(\comb_10|counter10[20]~68_combout ),
	.cout(\comb_10|counter10[20]~69 ));
// synopsys translate_off
defparam \comb_10|counter10[20]~68 .lut_mask = 16'hA50A;
defparam \comb_10|counter10[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \comb_10|counter10[20] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[20] .is_wysiwyg = "true";
defparam \comb_10|counter10[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \comb_10|counter10[21]~70 (
// Equation(s):
// \comb_10|counter10[21]~70_combout  = (\comb_10|counter10 [21] & (!\comb_10|counter10[20]~69 )) # (!\comb_10|counter10 [21] & ((\comb_10|counter10[20]~69 ) # (GND)))
// \comb_10|counter10[21]~71  = CARRY((!\comb_10|counter10[20]~69 ) # (!\comb_10|counter10 [21]))

	.dataa(gnd),
	.datab(\comb_10|counter10 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[20]~69 ),
	.combout(\comb_10|counter10[21]~70_combout ),
	.cout(\comb_10|counter10[21]~71 ));
// synopsys translate_off
defparam \comb_10|counter10[21]~70 .lut_mask = 16'h3C3F;
defparam \comb_10|counter10[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas \comb_10|counter10[21] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[21] .is_wysiwyg = "true";
defparam \comb_10|counter10[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \comb_10|counter10[22]~72 (
// Equation(s):
// \comb_10|counter10[22]~72_combout  = (\comb_10|counter10 [22] & (\comb_10|counter10[21]~71  $ (GND))) # (!\comb_10|counter10 [22] & (!\comb_10|counter10[21]~71  & VCC))
// \comb_10|counter10[22]~73  = CARRY((\comb_10|counter10 [22] & !\comb_10|counter10[21]~71 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[21]~71 ),
	.combout(\comb_10|counter10[22]~72_combout ),
	.cout(\comb_10|counter10[22]~73 ));
// synopsys translate_off
defparam \comb_10|counter10[22]~72 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \comb_10|counter10[22] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[22] .is_wysiwyg = "true";
defparam \comb_10|counter10[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \comb_10|LessThan2~8 (
// Equation(s):
// \comb_10|LessThan2~8_combout  = (!\comb_10|counter10 [20] & (!\comb_10|counter10 [21] & ((!\comb_10|counter10 [19]) # (!\comb_10|counter10 [18]))))

	.dataa(\comb_10|counter10 [18]),
	.datab(\comb_10|counter10 [19]),
	.datac(\comb_10|counter10 [20]),
	.datad(\comb_10|counter10 [21]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~8 .lut_mask = 16'h0007;
defparam \comb_10|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \comb_10|counter10[23]~74 (
// Equation(s):
// \comb_10|counter10[23]~74_combout  = (\comb_10|counter10 [23] & (!\comb_10|counter10[22]~73 )) # (!\comb_10|counter10 [23] & ((\comb_10|counter10[22]~73 ) # (GND)))
// \comb_10|counter10[23]~75  = CARRY((!\comb_10|counter10[22]~73 ) # (!\comb_10|counter10 [23]))

	.dataa(gnd),
	.datab(\comb_10|counter10 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[22]~73 ),
	.combout(\comb_10|counter10[23]~74_combout ),
	.cout(\comb_10|counter10[23]~75 ));
// synopsys translate_off
defparam \comb_10|counter10[23]~74 .lut_mask = 16'h3C3F;
defparam \comb_10|counter10[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \comb_10|counter10[23] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[23] .is_wysiwyg = "true";
defparam \comb_10|counter10[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \comb_10|counter10[24]~78 (
// Equation(s):
// \comb_10|counter10[24]~78_combout  = (\comb_10|counter10 [24] & (\comb_10|counter10[23]~75  $ (GND))) # (!\comb_10|counter10 [24] & (!\comb_10|counter10[23]~75  & VCC))
// \comb_10|counter10[24]~79  = CARRY((\comb_10|counter10 [24] & !\comb_10|counter10[23]~75 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[23]~75 ),
	.combout(\comb_10|counter10[24]~78_combout ),
	.cout(\comb_10|counter10[24]~79 ));
// synopsys translate_off
defparam \comb_10|counter10[24]~78 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \comb_10|counter10[24] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[24] .is_wysiwyg = "true";
defparam \comb_10|counter10[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \comb_10|counter10[25]~80 (
// Equation(s):
// \comb_10|counter10[25]~80_combout  = (\comb_10|counter10 [25] & (!\comb_10|counter10[24]~79 )) # (!\comb_10|counter10 [25] & ((\comb_10|counter10[24]~79 ) # (GND)))
// \comb_10|counter10[25]~81  = CARRY((!\comb_10|counter10[24]~79 ) # (!\comb_10|counter10 [25]))

	.dataa(\comb_10|counter10 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[24]~79 ),
	.combout(\comb_10|counter10[25]~80_combout ),
	.cout(\comb_10|counter10[25]~81 ));
// synopsys translate_off
defparam \comb_10|counter10[25]~80 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \comb_10|counter10[25] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[25] .is_wysiwyg = "true";
defparam \comb_10|counter10[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \comb_10|counter10[26]~82 (
// Equation(s):
// \comb_10|counter10[26]~82_combout  = (\comb_10|counter10 [26] & (\comb_10|counter10[25]~81  $ (GND))) # (!\comb_10|counter10 [26] & (!\comb_10|counter10[25]~81  & VCC))
// \comb_10|counter10[26]~83  = CARRY((\comb_10|counter10 [26] & !\comb_10|counter10[25]~81 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[25]~81 ),
	.combout(\comb_10|counter10[26]~82_combout ),
	.cout(\comb_10|counter10[26]~83 ));
// synopsys translate_off
defparam \comb_10|counter10[26]~82 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \comb_10|counter10[26] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[26] .is_wysiwyg = "true";
defparam \comb_10|counter10[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \comb_10|counter10[27]~84 (
// Equation(s):
// \comb_10|counter10[27]~84_combout  = \comb_10|counter10 [27] $ (\comb_10|counter10[26]~83 )

	.dataa(\comb_10|counter10 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_10|counter10[26]~83 ),
	.combout(\comb_10|counter10[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter10[27]~84 .lut_mask = 16'h5A5A;
defparam \comb_10|counter10[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \comb_10|counter10[27] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[27] .is_wysiwyg = "true";
defparam \comb_10|counter10[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \comb_10|LessThan3~0 (
// Equation(s):
// \comb_10|LessThan3~0_combout  = (!\comb_10|counter10 [25] & (!\comb_10|counter10 [24] & (!\comb_10|counter10 [26] & !\comb_10|counter10 [23])))

	.dataa(\comb_10|counter10 [25]),
	.datab(\comb_10|counter10 [24]),
	.datac(\comb_10|counter10 [26]),
	.datad(\comb_10|counter10 [23]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~0 .lut_mask = 16'h0001;
defparam \comb_10|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \comb_10|counter10[23]~76 (
// Equation(s):
// \comb_10|counter10[23]~76_combout  = (\reset_key~input_o  & (!\comb_10|counter10 [27] & \comb_10|LessThan3~0_combout ))

	.dataa(\reset_key~input_o ),
	.datab(gnd),
	.datac(\comb_10|counter10 [27]),
	.datad(\comb_10|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\comb_10|counter10[23]~76_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter10[23]~76 .lut_mask = 16'h0A00;
defparam \comb_10|counter10[23]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \comb_10|LessThan2~5 (
// Equation(s):
// \comb_10|LessThan2~5_combout  = (\comb_10|counter10 [11] & ((\comb_10|counter10 [10]) # ((\comb_10|counter10 [8] & \comb_10|counter10 [9]))))

	.dataa(\comb_10|counter10 [8]),
	.datab(\comb_10|counter10 [11]),
	.datac(\comb_10|counter10 [10]),
	.datad(\comb_10|counter10 [9]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~5 .lut_mask = 16'hC8C0;
defparam \comb_10|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \comb_10|LessThan2~6 (
// Equation(s):
// \comb_10|LessThan2~6_combout  = ((!\comb_10|LessThan2~5_combout  & (!\comb_10|counter10 [12] & !\comb_10|counter10 [13]))) # (!\comb_10|counter10 [14])

	.dataa(\comb_10|LessThan2~5_combout ),
	.datab(\comb_10|counter10 [12]),
	.datac(\comb_10|counter10 [13]),
	.datad(\comb_10|counter10 [14]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~6 .lut_mask = 16'h01FF;
defparam \comb_10|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \comb_10|LessThan2~0 (
// Equation(s):
// \comb_10|LessThan2~0_combout  = (!\comb_10|counter10 [15] & (!\comb_10|counter10 [20] & (!\comb_10|counter10 [16] & !\comb_10|counter10 [21])))

	.dataa(\comb_10|counter10 [15]),
	.datab(\comb_10|counter10 [20]),
	.datac(\comb_10|counter10 [16]),
	.datad(\comb_10|counter10 [21]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~0 .lut_mask = 16'h0001;
defparam \comb_10|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \comb_10|LessThan2~3 (
// Equation(s):
// \comb_10|LessThan2~3_combout  = (!\comb_10|counter10 [4]) # (!\comb_10|counter10 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_10|counter10 [3]),
	.datad(\comb_10|counter10 [4]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~3 .lut_mask = 16'h0FFF;
defparam \comb_10|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \comb_10|LessThan2~1 (
// Equation(s):
// \comb_10|LessThan2~1_combout  = (!\comb_10|counter10 [13] & (!\comb_10|counter10 [10] & (!\comb_10|counter10 [12] & !\comb_10|counter10 [6])))

	.dataa(\comb_10|counter10 [13]),
	.datab(\comb_10|counter10 [10]),
	.datac(\comb_10|counter10 [12]),
	.datad(\comb_10|counter10 [6]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~1 .lut_mask = 16'h0001;
defparam \comb_10|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \comb_10|LessThan2~2 (
// Equation(s):
// \comb_10|LessThan2~2_combout  = (((!\comb_10|counter10 [1]) # (!\comb_10|counter10 [5])) # (!\comb_10|counter10 [0])) # (!\comb_10|counter10 [2])

	.dataa(\comb_10|counter10 [2]),
	.datab(\comb_10|counter10 [0]),
	.datac(\comb_10|counter10 [5]),
	.datad(\comb_10|counter10 [1]),
	.cin(gnd),
	.combout(\comb_10|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~2 .lut_mask = 16'h7FFF;
defparam \comb_10|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \comb_10|LessThan2~4 (
// Equation(s):
// \comb_10|LessThan2~4_combout  = (!\comb_10|counter10 [7] & (\comb_10|LessThan2~1_combout  & ((\comb_10|LessThan2~3_combout ) # (\comb_10|LessThan2~2_combout ))))

	.dataa(\comb_10|LessThan2~3_combout ),
	.datab(\comb_10|counter10 [7]),
	.datac(\comb_10|LessThan2~1_combout ),
	.datad(\comb_10|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~4 .lut_mask = 16'h3020;
defparam \comb_10|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \comb_10|LessThan2~7 (
// Equation(s):
// \comb_10|LessThan2~7_combout  = (\comb_10|LessThan2~0_combout  & (!\comb_10|counter10 [17] & ((\comb_10|LessThan2~6_combout ) # (\comb_10|LessThan2~4_combout ))))

	.dataa(\comb_10|LessThan2~6_combout ),
	.datab(\comb_10|LessThan2~0_combout ),
	.datac(\comb_10|counter10 [17]),
	.datad(\comb_10|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan2~7 .lut_mask = 16'h0C08;
defparam \comb_10|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \comb_10|counter10[23]~77 (
// Equation(s):
// \comb_10|counter10[23]~77_combout  = ((\comb_10|counter10 [22] & (!\comb_10|LessThan2~8_combout  & !\comb_10|LessThan2~7_combout ))) # (!\comb_10|counter10[23]~76_combout )

	.dataa(\comb_10|counter10 [22]),
	.datab(\comb_10|LessThan2~8_combout ),
	.datac(\comb_10|counter10[23]~76_combout ),
	.datad(\comb_10|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\comb_10|counter10[23]~77_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|counter10[23]~77 .lut_mask = 16'h0F2F;
defparam \comb_10|counter10[23]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \comb_10|counter10[0] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[0] .is_wysiwyg = "true";
defparam \comb_10|counter10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \comb_10|counter10[1]~30 (
// Equation(s):
// \comb_10|counter10[1]~30_combout  = (\comb_10|counter10 [1] & (!\comb_10|counter10[0]~29 )) # (!\comb_10|counter10 [1] & ((\comb_10|counter10[0]~29 ) # (GND)))
// \comb_10|counter10[1]~31  = CARRY((!\comb_10|counter10[0]~29 ) # (!\comb_10|counter10 [1]))

	.dataa(\comb_10|counter10 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[0]~29 ),
	.combout(\comb_10|counter10[1]~30_combout ),
	.cout(\comb_10|counter10[1]~31 ));
// synopsys translate_off
defparam \comb_10|counter10[1]~30 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \comb_10|counter10[1] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[1] .is_wysiwyg = "true";
defparam \comb_10|counter10[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \comb_10|counter10[2]~32 (
// Equation(s):
// \comb_10|counter10[2]~32_combout  = (\comb_10|counter10 [2] & (\comb_10|counter10[1]~31  $ (GND))) # (!\comb_10|counter10 [2] & (!\comb_10|counter10[1]~31  & VCC))
// \comb_10|counter10[2]~33  = CARRY((\comb_10|counter10 [2] & !\comb_10|counter10[1]~31 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[1]~31 ),
	.combout(\comb_10|counter10[2]~32_combout ),
	.cout(\comb_10|counter10[2]~33 ));
// synopsys translate_off
defparam \comb_10|counter10[2]~32 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \comb_10|counter10[2] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[2] .is_wysiwyg = "true";
defparam \comb_10|counter10[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \comb_10|counter10[3]~34 (
// Equation(s):
// \comb_10|counter10[3]~34_combout  = (\comb_10|counter10 [3] & (!\comb_10|counter10[2]~33 )) # (!\comb_10|counter10 [3] & ((\comb_10|counter10[2]~33 ) # (GND)))
// \comb_10|counter10[3]~35  = CARRY((!\comb_10|counter10[2]~33 ) # (!\comb_10|counter10 [3]))

	.dataa(\comb_10|counter10 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[2]~33 ),
	.combout(\comb_10|counter10[3]~34_combout ),
	.cout(\comb_10|counter10[3]~35 ));
// synopsys translate_off
defparam \comb_10|counter10[3]~34 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \comb_10|counter10[3] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[3] .is_wysiwyg = "true";
defparam \comb_10|counter10[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \comb_10|counter10[4]~36 (
// Equation(s):
// \comb_10|counter10[4]~36_combout  = (\comb_10|counter10 [4] & (\comb_10|counter10[3]~35  $ (GND))) # (!\comb_10|counter10 [4] & (!\comb_10|counter10[3]~35  & VCC))
// \comb_10|counter10[4]~37  = CARRY((\comb_10|counter10 [4] & !\comb_10|counter10[3]~35 ))

	.dataa(\comb_10|counter10 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[3]~35 ),
	.combout(\comb_10|counter10[4]~36_combout ),
	.cout(\comb_10|counter10[4]~37 ));
// synopsys translate_off
defparam \comb_10|counter10[4]~36 .lut_mask = 16'hA50A;
defparam \comb_10|counter10[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \comb_10|counter10[4] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[4] .is_wysiwyg = "true";
defparam \comb_10|counter10[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \comb_10|counter10[5]~38 (
// Equation(s):
// \comb_10|counter10[5]~38_combout  = (\comb_10|counter10 [5] & (!\comb_10|counter10[4]~37 )) # (!\comb_10|counter10 [5] & ((\comb_10|counter10[4]~37 ) # (GND)))
// \comb_10|counter10[5]~39  = CARRY((!\comb_10|counter10[4]~37 ) # (!\comb_10|counter10 [5]))

	.dataa(gnd),
	.datab(\comb_10|counter10 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[4]~37 ),
	.combout(\comb_10|counter10[5]~38_combout ),
	.cout(\comb_10|counter10[5]~39 ));
// synopsys translate_off
defparam \comb_10|counter10[5]~38 .lut_mask = 16'h3C3F;
defparam \comb_10|counter10[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N15
dffeas \comb_10|counter10[5] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[5] .is_wysiwyg = "true";
defparam \comb_10|counter10[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \comb_10|counter10[6]~40 (
// Equation(s):
// \comb_10|counter10[6]~40_combout  = (\comb_10|counter10 [6] & (\comb_10|counter10[5]~39  $ (GND))) # (!\comb_10|counter10 [6] & (!\comb_10|counter10[5]~39  & VCC))
// \comb_10|counter10[6]~41  = CARRY((\comb_10|counter10 [6] & !\comb_10|counter10[5]~39 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[5]~39 ),
	.combout(\comb_10|counter10[6]~40_combout ),
	.cout(\comb_10|counter10[6]~41 ));
// synopsys translate_off
defparam \comb_10|counter10[6]~40 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \comb_10|counter10[6] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[6] .is_wysiwyg = "true";
defparam \comb_10|counter10[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \comb_10|counter10[7]~42 (
// Equation(s):
// \comb_10|counter10[7]~42_combout  = (\comb_10|counter10 [7] & (!\comb_10|counter10[6]~41 )) # (!\comb_10|counter10 [7] & ((\comb_10|counter10[6]~41 ) # (GND)))
// \comb_10|counter10[7]~43  = CARRY((!\comb_10|counter10[6]~41 ) # (!\comb_10|counter10 [7]))

	.dataa(gnd),
	.datab(\comb_10|counter10 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[6]~41 ),
	.combout(\comb_10|counter10[7]~42_combout ),
	.cout(\comb_10|counter10[7]~43 ));
// synopsys translate_off
defparam \comb_10|counter10[7]~42 .lut_mask = 16'h3C3F;
defparam \comb_10|counter10[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \comb_10|counter10[7] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[7] .is_wysiwyg = "true";
defparam \comb_10|counter10[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \comb_10|counter10[8]~44 (
// Equation(s):
// \comb_10|counter10[8]~44_combout  = (\comb_10|counter10 [8] & (\comb_10|counter10[7]~43  $ (GND))) # (!\comb_10|counter10 [8] & (!\comb_10|counter10[7]~43  & VCC))
// \comb_10|counter10[8]~45  = CARRY((\comb_10|counter10 [8] & !\comb_10|counter10[7]~43 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[7]~43 ),
	.combout(\comb_10|counter10[8]~44_combout ),
	.cout(\comb_10|counter10[8]~45 ));
// synopsys translate_off
defparam \comb_10|counter10[8]~44 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \comb_10|counter10[8] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[8] .is_wysiwyg = "true";
defparam \comb_10|counter10[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \comb_10|counter10[9]~46 (
// Equation(s):
// \comb_10|counter10[9]~46_combout  = (\comb_10|counter10 [9] & (!\comb_10|counter10[8]~45 )) # (!\comb_10|counter10 [9] & ((\comb_10|counter10[8]~45 ) # (GND)))
// \comb_10|counter10[9]~47  = CARRY((!\comb_10|counter10[8]~45 ) # (!\comb_10|counter10 [9]))

	.dataa(\comb_10|counter10 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[8]~45 ),
	.combout(\comb_10|counter10[9]~46_combout ),
	.cout(\comb_10|counter10[9]~47 ));
// synopsys translate_off
defparam \comb_10|counter10[9]~46 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \comb_10|counter10[9] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[9] .is_wysiwyg = "true";
defparam \comb_10|counter10[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \comb_10|counter10[10]~48 (
// Equation(s):
// \comb_10|counter10[10]~48_combout  = (\comb_10|counter10 [10] & (\comb_10|counter10[9]~47  $ (GND))) # (!\comb_10|counter10 [10] & (!\comb_10|counter10[9]~47  & VCC))
// \comb_10|counter10[10]~49  = CARRY((\comb_10|counter10 [10] & !\comb_10|counter10[9]~47 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[9]~47 ),
	.combout(\comb_10|counter10[10]~48_combout ),
	.cout(\comb_10|counter10[10]~49 ));
// synopsys translate_off
defparam \comb_10|counter10[10]~48 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \comb_10|counter10[10] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[10] .is_wysiwyg = "true";
defparam \comb_10|counter10[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \comb_10|counter10[11]~50 (
// Equation(s):
// \comb_10|counter10[11]~50_combout  = (\comb_10|counter10 [11] & (!\comb_10|counter10[10]~49 )) # (!\comb_10|counter10 [11] & ((\comb_10|counter10[10]~49 ) # (GND)))
// \comb_10|counter10[11]~51  = CARRY((!\comb_10|counter10[10]~49 ) # (!\comb_10|counter10 [11]))

	.dataa(\comb_10|counter10 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[10]~49 ),
	.combout(\comb_10|counter10[11]~50_combout ),
	.cout(\comb_10|counter10[11]~51 ));
// synopsys translate_off
defparam \comb_10|counter10[11]~50 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \comb_10|counter10[11] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[11] .is_wysiwyg = "true";
defparam \comb_10|counter10[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \comb_10|counter10[12]~52 (
// Equation(s):
// \comb_10|counter10[12]~52_combout  = (\comb_10|counter10 [12] & (\comb_10|counter10[11]~51  $ (GND))) # (!\comb_10|counter10 [12] & (!\comb_10|counter10[11]~51  & VCC))
// \comb_10|counter10[12]~53  = CARRY((\comb_10|counter10 [12] & !\comb_10|counter10[11]~51 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[11]~51 ),
	.combout(\comb_10|counter10[12]~52_combout ),
	.cout(\comb_10|counter10[12]~53 ));
// synopsys translate_off
defparam \comb_10|counter10[12]~52 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \comb_10|counter10[12] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[12] .is_wysiwyg = "true";
defparam \comb_10|counter10[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \comb_10|counter10[13]~54 (
// Equation(s):
// \comb_10|counter10[13]~54_combout  = (\comb_10|counter10 [13] & (!\comb_10|counter10[12]~53 )) # (!\comb_10|counter10 [13] & ((\comb_10|counter10[12]~53 ) # (GND)))
// \comb_10|counter10[13]~55  = CARRY((!\comb_10|counter10[12]~53 ) # (!\comb_10|counter10 [13]))

	.dataa(\comb_10|counter10 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[12]~53 ),
	.combout(\comb_10|counter10[13]~54_combout ),
	.cout(\comb_10|counter10[13]~55 ));
// synopsys translate_off
defparam \comb_10|counter10[13]~54 .lut_mask = 16'h5A5F;
defparam \comb_10|counter10[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \comb_10|counter10[13] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[13] .is_wysiwyg = "true";
defparam \comb_10|counter10[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \comb_10|counter10[14]~56 (
// Equation(s):
// \comb_10|counter10[14]~56_combout  = (\comb_10|counter10 [14] & (\comb_10|counter10[13]~55  $ (GND))) # (!\comb_10|counter10 [14] & (!\comb_10|counter10[13]~55  & VCC))
// \comb_10|counter10[14]~57  = CARRY((\comb_10|counter10 [14] & !\comb_10|counter10[13]~55 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[13]~55 ),
	.combout(\comb_10|counter10[14]~56_combout ),
	.cout(\comb_10|counter10[14]~57 ));
// synopsys translate_off
defparam \comb_10|counter10[14]~56 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \comb_10|counter10[14] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[14] .is_wysiwyg = "true";
defparam \comb_10|counter10[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \comb_10|counter10[15]~58 (
// Equation(s):
// \comb_10|counter10[15]~58_combout  = (\comb_10|counter10 [15] & (!\comb_10|counter10[14]~57 )) # (!\comb_10|counter10 [15] & ((\comb_10|counter10[14]~57 ) # (GND)))
// \comb_10|counter10[15]~59  = CARRY((!\comb_10|counter10[14]~57 ) # (!\comb_10|counter10 [15]))

	.dataa(gnd),
	.datab(\comb_10|counter10 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[14]~57 ),
	.combout(\comb_10|counter10[15]~58_combout ),
	.cout(\comb_10|counter10[15]~59 ));
// synopsys translate_off
defparam \comb_10|counter10[15]~58 .lut_mask = 16'h3C3F;
defparam \comb_10|counter10[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \comb_10|counter10[15] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[15] .is_wysiwyg = "true";
defparam \comb_10|counter10[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \comb_10|counter10[16]~60 (
// Equation(s):
// \comb_10|counter10[16]~60_combout  = (\comb_10|counter10 [16] & (\comb_10|counter10[15]~59  $ (GND))) # (!\comb_10|counter10 [16] & (!\comb_10|counter10[15]~59  & VCC))
// \comb_10|counter10[16]~61  = CARRY((\comb_10|counter10 [16] & !\comb_10|counter10[15]~59 ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_10|counter10[15]~59 ),
	.combout(\comb_10|counter10[16]~60_combout ),
	.cout(\comb_10|counter10[16]~61 ));
// synopsys translate_off
defparam \comb_10|counter10[16]~60 .lut_mask = 16'hC30C;
defparam \comb_10|counter10[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \comb_10|counter10[16] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[16] .is_wysiwyg = "true";
defparam \comb_10|counter10[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \comb_10|counter10[17] (
	.clk(\clk_fpga_50M~inputclkctrl_outclk ),
	.d(\comb_10|counter10[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_10|counter10[23]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|counter10 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|counter10[17] .is_wysiwyg = "true";
defparam \comb_10|counter10[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \comb_10|LessThan3~7 (
// Equation(s):
// \comb_10|LessThan3~7_combout  = (!\comb_10|counter10 [19] & (!\comb_10|counter10 [20] & ((!\comb_10|counter10 [18]) # (!\comb_10|counter10 [17]))))

	.dataa(\comb_10|counter10 [17]),
	.datab(\comb_10|counter10 [19]),
	.datac(\comb_10|counter10 [20]),
	.datad(\comb_10|counter10 [18]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~7 .lut_mask = 16'h0103;
defparam \comb_10|LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \comb_10|LessThan3~1 (
// Equation(s):
// \comb_10|LessThan3~1_combout  = (!\comb_10|counter10 [27] & (!\comb_10|counter10 [22] & \comb_10|LessThan3~0_combout ))

	.dataa(gnd),
	.datab(\comb_10|counter10 [27]),
	.datac(\comb_10|counter10 [22]),
	.datad(\comb_10|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~1 .lut_mask = 16'h0300;
defparam \comb_10|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \comb_10|LessThan3~5 (
// Equation(s):
// \comb_10|LessThan3~5_combout  = ((!\comb_10|counter10 [10] & (!\comb_10|counter10 [11] & !\comb_10|counter10 [12]))) # (!\comb_10|counter10 [13])

	.dataa(\comb_10|counter10 [10]),
	.datab(\comb_10|counter10 [11]),
	.datac(\comb_10|counter10 [13]),
	.datad(\comb_10|counter10 [12]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~5 .lut_mask = 16'h0F1F;
defparam \comb_10|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \comb_10|LessThan3~2 (
// Equation(s):
// \comb_10|LessThan3~2_combout  = (!\comb_10|counter10 [15] & (!\comb_10|counter10 [20] & (!\comb_10|counter10 [16] & !\comb_10|counter10 [19])))

	.dataa(\comb_10|counter10 [15]),
	.datab(\comb_10|counter10 [20]),
	.datac(\comb_10|counter10 [16]),
	.datad(\comb_10|counter10 [19]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~2 .lut_mask = 16'h0001;
defparam \comb_10|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \comb_10|LessThan3~3 (
// Equation(s):
// \comb_10|LessThan3~3_combout  = (((!\comb_10|counter10 [5] & !\comb_10|counter10 [6])) # (!\comb_10|counter10 [7])) # (!\comb_10|counter10 [8])

	.dataa(\comb_10|counter10 [8]),
	.datab(\comb_10|counter10 [7]),
	.datac(\comb_10|counter10 [5]),
	.datad(\comb_10|counter10 [6]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~3 .lut_mask = 16'h777F;
defparam \comb_10|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \comb_10|LessThan3~4 (
// Equation(s):
// \comb_10|LessThan3~4_combout  = (!\comb_10|counter10 [9] & (!\comb_10|counter10 [11] & (\comb_10|LessThan3~3_combout  & !\comb_10|counter10 [12])))

	.dataa(\comb_10|counter10 [9]),
	.datab(\comb_10|counter10 [11]),
	.datac(\comb_10|LessThan3~3_combout ),
	.datad(\comb_10|counter10 [12]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~4 .lut_mask = 16'h0010;
defparam \comb_10|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \comb_10|LessThan3~6 (
// Equation(s):
// \comb_10|LessThan3~6_combout  = (\comb_10|LessThan3~2_combout  & (!\comb_10|counter10 [14] & ((\comb_10|LessThan3~5_combout ) # (\comb_10|LessThan3~4_combout ))))

	.dataa(\comb_10|LessThan3~5_combout ),
	.datab(\comb_10|LessThan3~2_combout ),
	.datac(\comb_10|LessThan3~4_combout ),
	.datad(\comb_10|counter10 [14]),
	.cin(gnd),
	.combout(\comb_10|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~6 .lut_mask = 16'h00C8;
defparam \comb_10|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \comb_10|LessThan3~8 (
// Equation(s):
// \comb_10|LessThan3~8_combout  = (\comb_10|LessThan3~1_combout  & ((\comb_10|LessThan3~7_combout ) # ((\comb_10|LessThan3~6_combout ) # (!\comb_10|counter10 [21]))))

	.dataa(\comb_10|LessThan3~7_combout ),
	.datab(\comb_10|LessThan3~1_combout ),
	.datac(\comb_10|counter10 [21]),
	.datad(\comb_10|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\comb_10|LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_10|LessThan3~8 .lut_mask = 16'hCC8C;
defparam \comb_10|LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \comb_10|clock_out_10H (
	.clk(\clk_fpga_50M~input_o ),
	.d(\comb_10|LessThan3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_10|clock_out_10H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_10|clock_out_10H .is_wysiwyg = "true";
defparam \comb_10|clock_out_10H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb clk_sw1(
// Equation(s):
// \clk_sw1~combout  = (\user_sw1~input_o  & ((!\comb_10|clock_out_10H~q ))) # (!\user_sw1~input_o  & (!\comb_10|clock_out_100H~q ))

	.dataa(gnd),
	.datab(\user_sw1~input_o ),
	.datac(\comb_10|clock_out_100H~q ),
	.datad(\comb_10|clock_out_10H~q ),
	.cin(gnd),
	.combout(\clk_sw1~combout ),
	.cout());
// synopsys translate_off
defparam clk_sw1.lut_mask = 16'h03CF;
defparam clk_sw1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \user_key1~input (
	.i(user_key1),
	.ibar(gnd),
	.o(\user_key1~input_o ));
// synopsys translate_off
defparam \user_key1~input .bus_hold = "false";
defparam \user_key1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
cycloneive_lcell_comb \db_user1|d0|Q~feeder (
// Equation(s):
// \db_user1|d0|Q~feeder_combout  = \user_key1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\user_key1~input_o ),
	.cin(gnd),
	.combout(\db_user1|d0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_user1|d0|Q~feeder .lut_mask = 16'hFF00;
defparam \db_user1|d0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \db_user1|d0|Q (
	.clk(\comb_10|clock_out_100H~q ),
	.d(\db_user1|d0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_user1|d0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_user1|d0|Q .is_wysiwyg = "true";
defparam \db_user1|d0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneive_lcell_comb \db_user1|d1|Q~feeder (
// Equation(s):
// \db_user1|d1|Q~feeder_combout  = \db_user1|d0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_user1|d0|Q~q ),
	.cin(gnd),
	.combout(\db_user1|d1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_user1|d1|Q~feeder .lut_mask = 16'hFF00;
defparam \db_user1|d1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \db_user1|d1|Q (
	.clk(\comb_10|clock_out_100H~q ),
	.d(\db_user1|d1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_user1|d1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_user1|d1|Q .is_wysiwyg = "true";
defparam \db_user1|d1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
cycloneive_lcell_comb \db_user1|d2|Q~feeder (
// Equation(s):
// \db_user1|d2|Q~feeder_combout  = \db_user1|d1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_user1|d1|Q~q ),
	.cin(gnd),
	.combout(\db_user1|d2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_user1|d2|Q~feeder .lut_mask = 16'hFF00;
defparam \db_user1|d2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \db_user1|d2|Q (
	.clk(\comb_10|clock_out_100H~q ),
	.d(\db_user1|d2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_user1|d2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_user1|d2|Q .is_wysiwyg = "true";
defparam \db_user1|d2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \db_user1|d3|Q (
	.clk(\comb_10|clock_out_100H~q ),
	.d(gnd),
	.asdata(\db_user1|d2|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_user1|d3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_user1|d3|Q .is_wysiwyg = "true";
defparam \db_user1|d3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
cycloneive_lcell_comb \db_user1|pb_out~0 (
// Equation(s):
// \db_user1|pb_out~0_combout  = (\db_user1|d1|Q~q ) # ((\db_user1|d3|Q~q ) # (\db_user1|d2|Q~q ))

	.dataa(gnd),
	.datab(\db_user1|d1|Q~q ),
	.datac(\db_user1|d3|Q~q ),
	.datad(\db_user1|d2|Q~q ),
	.cin(gnd),
	.combout(\db_user1|pb_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_user1|pb_out~0 .lut_mask = 16'hFFFC;
defparam \db_user1|pb_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb clk_cpu(
// Equation(s):
// \clk_cpu~combout  = LCELL((\user_sw0~input_o  & ((!\db_user1|pb_out~0_combout ))) # (!\user_sw0~input_o  & (!\clk_sw1~combout )))

	.dataa(\user_sw0~input_o ),
	.datab(gnd),
	.datac(\clk_sw1~combout ),
	.datad(\db_user1|pb_out~0_combout ),
	.cin(gnd),
	.combout(\clk_cpu~combout ),
	.cout());
// synopsys translate_off
defparam clk_cpu.lut_mask = 16'h05AF;
defparam clk_cpu.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \clk_cpu~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_cpu~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_cpu~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_cpu~clkctrl .clock_type = "global clock";
defparam \clk_cpu~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \cpu1|Add1~0 (
// Equation(s):
// \cpu1|Add1~0_combout  = (\cpu1|register_A [0] & (\cpu1|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\cpu1|register_A [0] & (\cpu1|altsyncram_component|auto_generated|q_a [0] & VCC))
// \cpu1|Add1~1  = CARRY((\cpu1|register_A [0] & \cpu1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\cpu1|register_A [0]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add1~0_combout ),
	.cout(\cpu1|Add1~1 ));
// synopsys translate_off
defparam \cpu1|Add1~0 .lut_mask = 16'h6688;
defparam \cpu1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \cpu1|Add1~2 (
// Equation(s):
// \cpu1|Add1~2_combout  = (\cpu1|altsyncram_component|auto_generated|q_a [1] & ((\cpu1|register_A [1] & (\cpu1|Add1~1  & VCC)) # (!\cpu1|register_A [1] & (!\cpu1|Add1~1 )))) # (!\cpu1|altsyncram_component|auto_generated|q_a [1] & ((\cpu1|register_A [1] & 
// (!\cpu1|Add1~1 )) # (!\cpu1|register_A [1] & ((\cpu1|Add1~1 ) # (GND)))))
// \cpu1|Add1~3  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [1] & (!\cpu1|register_A [1] & !\cpu1|Add1~1 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [1] & ((!\cpu1|Add1~1 ) # (!\cpu1|register_A [1]))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu1|register_A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~1 ),
	.combout(\cpu1|Add1~2_combout ),
	.cout(\cpu1|Add1~3 ));
// synopsys translate_off
defparam \cpu1|Add1~2 .lut_mask = 16'h9617;
defparam \cpu1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \cpu1|state~21 (
// Equation(s):
// \cpu1|state~21_combout  = (\cpu1|state~19_combout  & (!\cpu1|instruction_register [8] & \cpu1|instruction_register [9]))

	.dataa(\cpu1|state~19_combout ),
	.datab(\cpu1|instruction_register [8]),
	.datac(\cpu1|instruction_register [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~21 .lut_mask = 16'h2020;
defparam \cpu1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \cpu1|state.execute_load (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state~21_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_load .is_wysiwyg = "true";
defparam \cpu1|state.execute_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \cpu1|state~20 (
// Equation(s):
// \cpu1|state~20_combout  = (\cpu1|state~19_combout  & (!\cpu1|instruction_register [8] & !\cpu1|instruction_register [9]))

	.dataa(\cpu1|state~19_combout ),
	.datab(\cpu1|instruction_register [8]),
	.datac(\cpu1|instruction_register [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~20 .lut_mask = 16'h0202;
defparam \cpu1|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \cpu1|state.execute_add (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state~20_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_add .is_wysiwyg = "true";
defparam \cpu1|state.execute_add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \cpu1|Selector22~0 (
// Equation(s):
// \cpu1|Selector22~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [1])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~2_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~2_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \cpu1|state.execute_store2 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|state.execute_store~q ),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_store2 .is_wysiwyg = "true";
defparam \cpu1|state.execute_store2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \cpu1|state.execute_store3 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|state.execute_store2~q ),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_store3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_store3 .is_wysiwyg = "true";
defparam \cpu1|state.execute_store3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \cpu1|register_A[0]~0 (
// Equation(s):
// \cpu1|register_A[0]~0_combout  = (\reset_key~input_o  & !\cpu1|state.execute_store3~q )

	.dataa(\reset_key~input_o ),
	.datab(gnd),
	.datac(\cpu1|state.execute_store3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|register_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|register_A[0]~0 .lut_mask = 16'h0A0A;
defparam \cpu1|register_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \cpu1|state.reset_pc~feeder (
// Equation(s):
// \cpu1|state.reset_pc~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|state.reset_pc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state.reset_pc~feeder .lut_mask = 16'hFFFF;
defparam \cpu1|state.reset_pc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \cpu1|state.reset_pc (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state.reset_pc~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.reset_pc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.reset_pc .is_wysiwyg = "true";
defparam \cpu1|state.reset_pc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \cpu1|register_A[0]~1 (
// Equation(s):
// \cpu1|register_A[0]~1_combout  = (\cpu1|register_A[0]~0_combout  & ((\cpu1|state.execute_load~q ) # ((\cpu1|state.execute_add~q ) # (!\cpu1|state.reset_pc~q ))))

	.dataa(\cpu1|state.execute_load~q ),
	.datab(\cpu1|register_A[0]~0_combout ),
	.datac(\cpu1|state.execute_add~q ),
	.datad(\cpu1|state.reset_pc~q ),
	.cin(gnd),
	.combout(\cpu1|register_A[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|register_A[0]~1 .lut_mask = 16'hC8CC;
defparam \cpu1|register_A[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \cpu1|register_A[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[1] .is_wysiwyg = "true";
defparam \cpu1|register_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \cpu1|Add1~4 (
// Equation(s):
// \cpu1|Add1~4_combout  = ((\cpu1|altsyncram_component|auto_generated|q_a [2] $ (\cpu1|register_A [2] $ (!\cpu1|Add1~3 )))) # (GND)
// \cpu1|Add1~5  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [2] & ((\cpu1|register_A [2]) # (!\cpu1|Add1~3 ))) # (!\cpu1|altsyncram_component|auto_generated|q_a [2] & (\cpu1|register_A [2] & !\cpu1|Add1~3 )))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu1|register_A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~3 ),
	.combout(\cpu1|Add1~4_combout ),
	.cout(\cpu1|Add1~5 ));
// synopsys translate_off
defparam \cpu1|Add1~4 .lut_mask = 16'h698E;
defparam \cpu1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \cpu1|Add1~6 (
// Equation(s):
// \cpu1|Add1~6_combout  = (\cpu1|register_A [3] & ((\cpu1|altsyncram_component|auto_generated|q_a [3] & (\cpu1|Add1~5  & VCC)) # (!\cpu1|altsyncram_component|auto_generated|q_a [3] & (!\cpu1|Add1~5 )))) # (!\cpu1|register_A [3] & 
// ((\cpu1|altsyncram_component|auto_generated|q_a [3] & (!\cpu1|Add1~5 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [3] & ((\cpu1|Add1~5 ) # (GND)))))
// \cpu1|Add1~7  = CARRY((\cpu1|register_A [3] & (!\cpu1|altsyncram_component|auto_generated|q_a [3] & !\cpu1|Add1~5 )) # (!\cpu1|register_A [3] & ((!\cpu1|Add1~5 ) # (!\cpu1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\cpu1|register_A [3]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~5 ),
	.combout(\cpu1|Add1~6_combout ),
	.cout(\cpu1|Add1~7 ));
// synopsys translate_off
defparam \cpu1|Add1~6 .lut_mask = 16'h9617;
defparam \cpu1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \cpu1|Selector20~0 (
// Equation(s):
// \cpu1|Selector20~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [3])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~6_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~6_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \cpu1|register_A[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[3] .is_wysiwyg = "true";
defparam \cpu1|register_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \cpu1|Add1~8 (
// Equation(s):
// \cpu1|Add1~8_combout  = ((\cpu1|register_A [4] $ (\cpu1|altsyncram_component|auto_generated|q_a [4] $ (!\cpu1|Add1~7 )))) # (GND)
// \cpu1|Add1~9  = CARRY((\cpu1|register_A [4] & ((\cpu1|altsyncram_component|auto_generated|q_a [4]) # (!\cpu1|Add1~7 ))) # (!\cpu1|register_A [4] & (\cpu1|altsyncram_component|auto_generated|q_a [4] & !\cpu1|Add1~7 )))

	.dataa(\cpu1|register_A [4]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~7 ),
	.combout(\cpu1|Add1~8_combout ),
	.cout(\cpu1|Add1~9 ));
// synopsys translate_off
defparam \cpu1|Add1~8 .lut_mask = 16'h698E;
defparam \cpu1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \cpu1|Selector19~0 (
// Equation(s):
// \cpu1|Selector19~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [4])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~8_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~8_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \cpu1|register_A[4] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[4] .is_wysiwyg = "true";
defparam \cpu1|register_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \cpu1|Add1~10 (
// Equation(s):
// \cpu1|Add1~10_combout  = (\cpu1|register_A [5] & ((\cpu1|altsyncram_component|auto_generated|q_a [5] & (\cpu1|Add1~9  & VCC)) # (!\cpu1|altsyncram_component|auto_generated|q_a [5] & (!\cpu1|Add1~9 )))) # (!\cpu1|register_A [5] & 
// ((\cpu1|altsyncram_component|auto_generated|q_a [5] & (!\cpu1|Add1~9 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [5] & ((\cpu1|Add1~9 ) # (GND)))))
// \cpu1|Add1~11  = CARRY((\cpu1|register_A [5] & (!\cpu1|altsyncram_component|auto_generated|q_a [5] & !\cpu1|Add1~9 )) # (!\cpu1|register_A [5] & ((!\cpu1|Add1~9 ) # (!\cpu1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\cpu1|register_A [5]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~9 ),
	.combout(\cpu1|Add1~10_combout ),
	.cout(\cpu1|Add1~11 ));
// synopsys translate_off
defparam \cpu1|Add1~10 .lut_mask = 16'h9617;
defparam \cpu1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \cpu1|Selector18~0 (
// Equation(s):
// \cpu1|Selector18~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [5])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~10_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu1|Add1~10_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector18~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \cpu1|register_A[5] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[5] .is_wysiwyg = "true";
defparam \cpu1|register_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \cpu1|Add1~12 (
// Equation(s):
// \cpu1|Add1~12_combout  = ((\cpu1|register_A [6] $ (\cpu1|altsyncram_component|auto_generated|q_a [6] $ (!\cpu1|Add1~11 )))) # (GND)
// \cpu1|Add1~13  = CARRY((\cpu1|register_A [6] & ((\cpu1|altsyncram_component|auto_generated|q_a [6]) # (!\cpu1|Add1~11 ))) # (!\cpu1|register_A [6] & (\cpu1|altsyncram_component|auto_generated|q_a [6] & !\cpu1|Add1~11 )))

	.dataa(\cpu1|register_A [6]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~11 ),
	.combout(\cpu1|Add1~12_combout ),
	.cout(\cpu1|Add1~13 ));
// synopsys translate_off
defparam \cpu1|Add1~12 .lut_mask = 16'h698E;
defparam \cpu1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \cpu1|Selector17~0 (
// Equation(s):
// \cpu1|Selector17~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [6])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~12_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~12_combout ),
	.datab(\cpu1|state.execute_load~q ),
	.datac(\cpu1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector17~0 .lut_mask = 16'hE2C0;
defparam \cpu1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \cpu1|register_A[6] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[6] .is_wysiwyg = "true";
defparam \cpu1|register_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \cpu1|Add1~14 (
// Equation(s):
// \cpu1|Add1~14_combout  = (\cpu1|altsyncram_component|auto_generated|q_a [7] & ((\cpu1|register_A [7] & (\cpu1|Add1~13  & VCC)) # (!\cpu1|register_A [7] & (!\cpu1|Add1~13 )))) # (!\cpu1|altsyncram_component|auto_generated|q_a [7] & ((\cpu1|register_A [7] & 
// (!\cpu1|Add1~13 )) # (!\cpu1|register_A [7] & ((\cpu1|Add1~13 ) # (GND)))))
// \cpu1|Add1~15  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [7] & (!\cpu1|register_A [7] & !\cpu1|Add1~13 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [7] & ((!\cpu1|Add1~13 ) # (!\cpu1|register_A [7]))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu1|register_A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~13 ),
	.combout(\cpu1|Add1~14_combout ),
	.cout(\cpu1|Add1~15 ));
// synopsys translate_off
defparam \cpu1|Add1~14 .lut_mask = 16'h9617;
defparam \cpu1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \cpu1|Add1~16 (
// Equation(s):
// \cpu1|Add1~16_combout  = ((\cpu1|altsyncram_component|auto_generated|q_a [8] $ (\cpu1|register_A [8] $ (!\cpu1|Add1~15 )))) # (GND)
// \cpu1|Add1~17  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [8] & ((\cpu1|register_A [8]) # (!\cpu1|Add1~15 ))) # (!\cpu1|altsyncram_component|auto_generated|q_a [8] & (\cpu1|register_A [8] & !\cpu1|Add1~15 )))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu1|register_A [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~15 ),
	.combout(\cpu1|Add1~16_combout ),
	.cout(\cpu1|Add1~17 ));
// synopsys translate_off
defparam \cpu1|Add1~16 .lut_mask = 16'h698E;
defparam \cpu1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \cpu1|Selector15~0 (
// Equation(s):
// \cpu1|Selector15~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [8])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~16_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~16_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector15~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \cpu1|register_A[8] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[8] .is_wysiwyg = "true";
defparam \cpu1|register_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \cpu1|Add1~18 (
// Equation(s):
// \cpu1|Add1~18_combout  = (\cpu1|altsyncram_component|auto_generated|q_a [9] & ((\cpu1|register_A [9] & (\cpu1|Add1~17  & VCC)) # (!\cpu1|register_A [9] & (!\cpu1|Add1~17 )))) # (!\cpu1|altsyncram_component|auto_generated|q_a [9] & ((\cpu1|register_A [9] & 
// (!\cpu1|Add1~17 )) # (!\cpu1|register_A [9] & ((\cpu1|Add1~17 ) # (GND)))))
// \cpu1|Add1~19  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [9] & (!\cpu1|register_A [9] & !\cpu1|Add1~17 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [9] & ((!\cpu1|Add1~17 ) # (!\cpu1|register_A [9]))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu1|register_A [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~17 ),
	.combout(\cpu1|Add1~18_combout ),
	.cout(\cpu1|Add1~19 ));
// synopsys translate_off
defparam \cpu1|Add1~18 .lut_mask = 16'h9617;
defparam \cpu1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \cpu1|Selector14~0 (
// Equation(s):
// \cpu1|Selector14~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [9])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~18_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu1|Add1~18_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector14~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \cpu1|register_A[9] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[9] .is_wysiwyg = "true";
defparam \cpu1|register_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \cpu1|Add1~20 (
// Equation(s):
// \cpu1|Add1~20_combout  = ((\cpu1|altsyncram_component|auto_generated|q_a [10] $ (\cpu1|register_A [10] $ (!\cpu1|Add1~19 )))) # (GND)
// \cpu1|Add1~21  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [10] & ((\cpu1|register_A [10]) # (!\cpu1|Add1~19 ))) # (!\cpu1|altsyncram_component|auto_generated|q_a [10] & (\cpu1|register_A [10] & !\cpu1|Add1~19 )))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu1|register_A [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~19 ),
	.combout(\cpu1|Add1~20_combout ),
	.cout(\cpu1|Add1~21 ));
// synopsys translate_off
defparam \cpu1|Add1~20 .lut_mask = 16'h698E;
defparam \cpu1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \cpu1|Add1~22 (
// Equation(s):
// \cpu1|Add1~22_combout  = (\cpu1|register_A [11] & ((\cpu1|altsyncram_component|auto_generated|q_a [11] & (\cpu1|Add1~21  & VCC)) # (!\cpu1|altsyncram_component|auto_generated|q_a [11] & (!\cpu1|Add1~21 )))) # (!\cpu1|register_A [11] & 
// ((\cpu1|altsyncram_component|auto_generated|q_a [11] & (!\cpu1|Add1~21 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [11] & ((\cpu1|Add1~21 ) # (GND)))))
// \cpu1|Add1~23  = CARRY((\cpu1|register_A [11] & (!\cpu1|altsyncram_component|auto_generated|q_a [11] & !\cpu1|Add1~21 )) # (!\cpu1|register_A [11] & ((!\cpu1|Add1~21 ) # (!\cpu1|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\cpu1|register_A [11]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~21 ),
	.combout(\cpu1|Add1~22_combout ),
	.cout(\cpu1|Add1~23 ));
// synopsys translate_off
defparam \cpu1|Add1~22 .lut_mask = 16'h9617;
defparam \cpu1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \cpu1|Selector12~0 (
// Equation(s):
// \cpu1|Selector12~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [11])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~22_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu1|Add1~22_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector12~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \cpu1|register_A[11] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[11] .is_wysiwyg = "true";
defparam \cpu1|register_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \cpu1|Add1~24 (
// Equation(s):
// \cpu1|Add1~24_combout  = ((\cpu1|altsyncram_component|auto_generated|q_a [12] $ (\cpu1|register_A [12] $ (!\cpu1|Add1~23 )))) # (GND)
// \cpu1|Add1~25  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [12] & ((\cpu1|register_A [12]) # (!\cpu1|Add1~23 ))) # (!\cpu1|altsyncram_component|auto_generated|q_a [12] & (\cpu1|register_A [12] & !\cpu1|Add1~23 )))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu1|register_A [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~23 ),
	.combout(\cpu1|Add1~24_combout ),
	.cout(\cpu1|Add1~25 ));
// synopsys translate_off
defparam \cpu1|Add1~24 .lut_mask = 16'h698E;
defparam \cpu1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \cpu1|Add1~26 (
// Equation(s):
// \cpu1|Add1~26_combout  = (\cpu1|register_A [13] & ((\cpu1|altsyncram_component|auto_generated|q_a [13] & (\cpu1|Add1~25  & VCC)) # (!\cpu1|altsyncram_component|auto_generated|q_a [13] & (!\cpu1|Add1~25 )))) # (!\cpu1|register_A [13] & 
// ((\cpu1|altsyncram_component|auto_generated|q_a [13] & (!\cpu1|Add1~25 )) # (!\cpu1|altsyncram_component|auto_generated|q_a [13] & ((\cpu1|Add1~25 ) # (GND)))))
// \cpu1|Add1~27  = CARRY((\cpu1|register_A [13] & (!\cpu1|altsyncram_component|auto_generated|q_a [13] & !\cpu1|Add1~25 )) # (!\cpu1|register_A [13] & ((!\cpu1|Add1~25 ) # (!\cpu1|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\cpu1|register_A [13]),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~25 ),
	.combout(\cpu1|Add1~26_combout ),
	.cout(\cpu1|Add1~27 ));
// synopsys translate_off
defparam \cpu1|Add1~26 .lut_mask = 16'h9617;
defparam \cpu1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \cpu1|Selector10~0 (
// Equation(s):
// \cpu1|Selector10~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [13])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~26_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu1|state.execute_load~q ),
	.datac(\cpu1|Add1~26_combout ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector10~0 .lut_mask = 16'hB888;
defparam \cpu1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \cpu1|register_A[13] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[13] .is_wysiwyg = "true";
defparam \cpu1|register_A[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \cpu1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu1|state.execute_store~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_cpu~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\cpu1|register_A [15],\cpu1|register_A [14],\cpu1|register_A [13],\cpu1|register_A [12],\cpu1|register_A [11],\cpu1|register_A [10],\cpu1|register_A [9],\cpu1|register_A [8],\cpu1|register_A [7],\cpu1|register_A [6],\cpu1|register_A [5],\cpu1|register_A [4],\cpu1|register_A [3],\cpu1|register_A [2],
\cpu1|register_A [1],\cpu1|register_A [0]}),
	.portaaddr({\cpu1|Selector41~1_combout ,\cpu1|Selector42~0_combout ,\cpu1|Selector43~0_combout ,\cpu1|Selector44~0_combout ,\cpu1|Selector45~0_combout ,\cpu1|Selector46~0_combout ,\cpu1|Selector47~0_combout ,\cpu1|Selector48~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "fibonacci.mif";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "scomp:cpu1|altsyncram:altsyncram_component|altsyncram_mct:auto_generated|ALTSYNCRAM";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000302004440011004400010008440210;
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \cpu1|Add1~28 (
// Equation(s):
// \cpu1|Add1~28_combout  = ((\cpu1|altsyncram_component|auto_generated|q_a [14] $ (\cpu1|register_A [14] $ (!\cpu1|Add1~27 )))) # (GND)
// \cpu1|Add1~29  = CARRY((\cpu1|altsyncram_component|auto_generated|q_a [14] & ((\cpu1|register_A [14]) # (!\cpu1|Add1~27 ))) # (!\cpu1|altsyncram_component|auto_generated|q_a [14] & (\cpu1|register_A [14] & !\cpu1|Add1~27 )))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu1|register_A [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~27 ),
	.combout(\cpu1|Add1~28_combout ),
	.cout(\cpu1|Add1~29 ));
// synopsys translate_off
defparam \cpu1|Add1~28 .lut_mask = 16'h698E;
defparam \cpu1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \cpu1|Add1~30 (
// Equation(s):
// \cpu1|Add1~30_combout  = \cpu1|altsyncram_component|auto_generated|q_a [15] $ (\cpu1|Add1~29  $ (\cpu1|register_A [15]))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|register_A [15]),
	.cin(\cpu1|Add1~29 ),
	.combout(\cpu1|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add1~30 .lut_mask = 16'hA55A;
defparam \cpu1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \cpu1|Selector8~0 (
// Equation(s):
// \cpu1|Selector8~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~30_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~30_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector8~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \cpu1|register_A[15] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[15] .is_wysiwyg = "true";
defparam \cpu1|register_A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \cpu1|Selector9~0 (
// Equation(s):
// \cpu1|Selector9~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [14])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~28_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu1|Add1~28_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector9~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \cpu1|register_A[14] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[14] .is_wysiwyg = "true";
defparam \cpu1|register_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \cpu1|Selector11~0 (
// Equation(s):
// \cpu1|Selector11~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [12])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~24_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu1|Add1~24_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector11~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \cpu1|register_A[12] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[12] .is_wysiwyg = "true";
defparam \cpu1|register_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \cpu1|Selector13~0 (
// Equation(s):
// \cpu1|Selector13~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [10])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~20_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu1|Add1~20_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector13~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \cpu1|register_A[10] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[10] .is_wysiwyg = "true";
defparam \cpu1|register_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \cpu1|Selector16~0 (
// Equation(s):
// \cpu1|Selector16~0_combout  = (\cpu1|state.execute_load~q  & (((\cpu1|altsyncram_component|auto_generated|q_a [7])))) # (!\cpu1|state.execute_load~q  & (\cpu1|Add1~14_combout  & ((\cpu1|state.execute_add~q ))))

	.dataa(\cpu1|Add1~14_combout ),
	.datab(\cpu1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector16~0 .lut_mask = 16'hCAC0;
defparam \cpu1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \cpu1|register_A[7] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[7] .is_wysiwyg = "true";
defparam \cpu1|register_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \cpu1|Selector21~0 (
// Equation(s):
// \cpu1|Selector21~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [2])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~4_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu1|Add1~4_combout ),
	.datac(\cpu1|state.execute_load~q ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~0 .lut_mask = 16'hACA0;
defparam \cpu1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \cpu1|register_A[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[2] .is_wysiwyg = "true";
defparam \cpu1|register_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \cpu1|instruction_register[15]~0 (
// Equation(s):
// \cpu1|instruction_register[15]~0_combout  = (\reset_key~input_o  & \cpu1|state.fetch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_key~input_o ),
	.datad(\cpu1|state.fetch~q ),
	.cin(gnd),
	.combout(\cpu1|instruction_register[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|instruction_register[15]~0 .lut_mask = 16'hF000;
defparam \cpu1|instruction_register[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \cpu1|instruction_register[11] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[11] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \cpu1|instruction_register[10]~feeder (
// Equation(s):
// \cpu1|instruction_register[10]~feeder_combout  = \cpu1|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu1|instruction_register[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|instruction_register[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|instruction_register[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \cpu1|instruction_register[10] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|instruction_register[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[10] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \cpu1|Selector24~1 (
// Equation(s):
// \cpu1|Selector24~1_combout  = ((\cpu1|instruction_register [11]) # ((\cpu1|instruction_register [9] & \cpu1|instruction_register [10]))) # (!\cpu1|Selector24~0_combout )

	.dataa(\cpu1|Selector24~0_combout ),
	.datab(\cpu1|instruction_register [11]),
	.datac(\cpu1|instruction_register [9]),
	.datad(\cpu1|instruction_register [10]),
	.cin(gnd),
	.combout(\cpu1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~1 .lut_mask = 16'hFDDD;
defparam \cpu1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \cpu1|state.decode (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|state.fetch~q ),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.decode .is_wysiwyg = "true";
defparam \cpu1|state.decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \cpu1|WideOr3~0 (
// Equation(s):
// \cpu1|WideOr3~0_combout  = (!\cpu1|state.fetch~q  & (!\cpu1|state.execute_store~q  & (!\cpu1|state.execute_store2~q  & !\cpu1|state.decode~q )))

	.dataa(\cpu1|state.fetch~q ),
	.datab(\cpu1|state.execute_store~q ),
	.datac(\cpu1|state.execute_store2~q ),
	.datad(\cpu1|state.decode~q ),
	.cin(gnd),
	.combout(\cpu1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|WideOr3~0 .lut_mask = 16'h0001;
defparam \cpu1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \cpu1|Selector24~2 (
// Equation(s):
// \cpu1|Selector24~2_combout  = (\cpu1|WideOr3~0_combout ) # ((\cpu1|state.execute_store3~q ) # ((\cpu1|Selector24~1_combout  & \cpu1|state.decode~q )))

	.dataa(\cpu1|Selector24~1_combout ),
	.datab(\cpu1|WideOr3~0_combout ),
	.datac(\cpu1|state.execute_store3~q ),
	.datad(\cpu1|state.decode~q ),
	.cin(gnd),
	.combout(\cpu1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~2 .lut_mask = 16'hFEFC;
defparam \cpu1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \cpu1|state.fetch (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.fetch .is_wysiwyg = "true";
defparam \cpu1|state.fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \cpu1|Add0~5 (
// Equation(s):
// \cpu1|Add0~5_combout  = (!\cpu1|state.execute_jump~q  & (!\cpu1|state.execute_jump_n~q  & \cpu1|state.fetch~q ))

	.dataa(\cpu1|state.execute_jump~q ),
	.datab(gnd),
	.datac(\cpu1|state.execute_jump_n~q ),
	.datad(\cpu1|state.fetch~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~5 .lut_mask = 16'h0500;
defparam \cpu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \cpu1|Add0~15 (
// Equation(s):
// \cpu1|Add0~15_combout  = (!\cpu1|state.fetch~q  & (\cpu1|instruction_register [5] & (\cpu1|state.execute_jump~q  & !\cpu1|state.execute_jump_n~q )))

	.dataa(\cpu1|state.fetch~q ),
	.datab(\cpu1|instruction_register [5]),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~15 .lut_mask = 16'h0040;
defparam \cpu1|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \cpu1|Selector2~0 (
// Equation(s):
// \cpu1|Selector2~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & ((\cpu1|instruction_register [5]))) # (!\cpu1|register_A [15] & (\cpu1|program_counter [5]))))

	.dataa(\cpu1|register_A [15]),
	.datab(\cpu1|program_counter [5]),
	.datac(\cpu1|instruction_register [5]),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector2~0 .lut_mask = 16'hE400;
defparam \cpu1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \cpu1|Selector3~0 (
// Equation(s):
// \cpu1|Selector3~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & ((\cpu1|instruction_register [4]))) # (!\cpu1|register_A [15] & (\cpu1|program_counter [4]))))

	.dataa(\cpu1|register_A [15]),
	.datab(\cpu1|program_counter [4]),
	.datac(\cpu1|instruction_register [4]),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector3~0 .lut_mask = 16'hE400;
defparam \cpu1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \cpu1|Add0~2 (
// Equation(s):
// \cpu1|Add0~2_combout  = (!\cpu1|state.execute_jump_n~q  & (!\cpu1|state.fetch~q  & (\cpu1|state.execute_jump~q  & \cpu1|instruction_register [1])))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|state.fetch~q ),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|instruction_register [1]),
	.cin(gnd),
	.combout(\cpu1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~2 .lut_mask = 16'h1000;
defparam \cpu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \cpu1|instruction_register[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[0] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \cpu1|Selector7~0 (
// Equation(s):
// \cpu1|Selector7~0_combout  = (\cpu1|register_A [15] & (\cpu1|instruction_register [0])) # (!\cpu1|register_A [15] & ((\cpu1|program_counter [0])))

	.dataa(gnd),
	.datab(\cpu1|instruction_register [0]),
	.datac(\cpu1|register_A [15]),
	.datad(\cpu1|program_counter [0]),
	.cin(gnd),
	.combout(\cpu1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector7~0 .lut_mask = 16'hCFC0;
defparam \cpu1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \cpu1|Add0~0 (
// Equation(s):
// \cpu1|Add0~0_combout  = \cpu1|program_counter [0] $ (VCC)
// \cpu1|Add0~1  = CARRY(\cpu1|program_counter [0])

	.dataa(\cpu1|program_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add0~0_combout ),
	.cout(\cpu1|Add0~1 ));
// synopsys translate_off
defparam \cpu1|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \cpu1|Selector7~1 (
// Equation(s):
// \cpu1|Selector7~1_combout  = (\cpu1|state.fetch~q  & (!\cpu1|state.execute_jump~q  & ((\cpu1|Add0~0_combout )))) # (!\cpu1|state.fetch~q  & (\cpu1|state.execute_jump~q  & (\cpu1|instruction_register [0])))

	.dataa(\cpu1|state.fetch~q ),
	.datab(\cpu1|state.execute_jump~q ),
	.datac(\cpu1|instruction_register [0]),
	.datad(\cpu1|Add0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector7~1 .lut_mask = 16'h6240;
defparam \cpu1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \cpu1|Selector7~2 (
// Equation(s):
// \cpu1|Selector7~2_combout  = (\cpu1|state.execute_jump_n~q  & (\cpu1|Selector7~0_combout )) # (!\cpu1|state.execute_jump_n~q  & ((\cpu1|Selector7~1_combout )))

	.dataa(\cpu1|Selector7~0_combout ),
	.datab(\cpu1|Selector7~1_combout ),
	.datac(gnd),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector7~2 .lut_mask = 16'hAACC;
defparam \cpu1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \cpu1|program_counter[0]~2 (
// Equation(s):
// \cpu1|program_counter[0]~2_combout  = (\cpu1|state.execute_jump_n~q ) # ((\cpu1|state.fetch~q ) # ((\cpu1|state.execute_jump~q ) # (!\cpu1|state.reset_pc~q )))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|state.fetch~q ),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|state.reset_pc~q ),
	.cin(gnd),
	.combout(\cpu1|program_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|program_counter[0]~2 .lut_mask = 16'hFEFF;
defparam \cpu1|program_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \cpu1|program_counter[0]~3 (
// Equation(s):
// \cpu1|program_counter[0]~3_combout  = (\cpu1|program_counter[0]~2_combout  & (\reset_key~input_o  & !\cpu1|state.execute_store3~q ))

	.dataa(\cpu1|program_counter[0]~2_combout ),
	.datab(gnd),
	.datac(\reset_key~input_o ),
	.datad(\cpu1|state.execute_store3~q ),
	.cin(gnd),
	.combout(\cpu1|program_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|program_counter[0]~3 .lut_mask = 16'h00A0;
defparam \cpu1|program_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \cpu1|program_counter[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[0] .is_wysiwyg = "true";
defparam \cpu1|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \cpu1|Add0~3 (
// Equation(s):
// \cpu1|Add0~3_combout  = (\cpu1|program_counter [1] & (!\cpu1|Add0~1 )) # (!\cpu1|program_counter [1] & ((\cpu1|Add0~1 ) # (GND)))
// \cpu1|Add0~4  = CARRY((!\cpu1|Add0~1 ) # (!\cpu1|program_counter [1]))

	.dataa(gnd),
	.datab(\cpu1|program_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~1 ),
	.combout(\cpu1|Add0~3_combout ),
	.cout(\cpu1|Add0~4 ));
// synopsys translate_off
defparam \cpu1|Add0~3 .lut_mask = 16'h3C3F;
defparam \cpu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \cpu1|Selector6~0 (
// Equation(s):
// \cpu1|Selector6~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & (\cpu1|instruction_register [1])) # (!\cpu1|register_A [15] & ((\cpu1|program_counter [1])))))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|instruction_register [1]),
	.datac(\cpu1|register_A [15]),
	.datad(\cpu1|program_counter [1]),
	.cin(gnd),
	.combout(\cpu1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector6~0 .lut_mask = 16'h8A80;
defparam \cpu1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \cpu1|Selector6~1 (
// Equation(s):
// \cpu1|Selector6~1_combout  = (\cpu1|Add0~2_combout ) # ((\cpu1|Selector6~0_combout ) # ((\cpu1|Add0~3_combout  & \cpu1|Add0~5_combout )))

	.dataa(\cpu1|Add0~2_combout ),
	.datab(\cpu1|Add0~3_combout ),
	.datac(\cpu1|Add0~5_combout ),
	.datad(\cpu1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector6~1 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \cpu1|program_counter[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[1] .is_wysiwyg = "true";
defparam \cpu1|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \cpu1|Add0~7 (
// Equation(s):
// \cpu1|Add0~7_combout  = (\cpu1|program_counter [2] & (\cpu1|Add0~4  $ (GND))) # (!\cpu1|program_counter [2] & (!\cpu1|Add0~4  & VCC))
// \cpu1|Add0~8  = CARRY((\cpu1|program_counter [2] & !\cpu1|Add0~4 ))

	.dataa(gnd),
	.datab(\cpu1|program_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~4 ),
	.combout(\cpu1|Add0~7_combout ),
	.cout(\cpu1|Add0~8 ));
// synopsys translate_off
defparam \cpu1|Add0~7 .lut_mask = 16'hC30C;
defparam \cpu1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \cpu1|instruction_register[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[2] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \cpu1|Selector5~0 (
// Equation(s):
// \cpu1|Selector5~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & (\cpu1|instruction_register [2])) # (!\cpu1|register_A [15] & ((\cpu1|program_counter [2])))))

	.dataa(\cpu1|register_A [15]),
	.datab(\cpu1|state.execute_jump_n~q ),
	.datac(\cpu1|instruction_register [2]),
	.datad(\cpu1|program_counter [2]),
	.cin(gnd),
	.combout(\cpu1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector5~0 .lut_mask = 16'hC480;
defparam \cpu1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \cpu1|Add0~6 (
// Equation(s):
// \cpu1|Add0~6_combout  = (\cpu1|instruction_register [2] & (!\cpu1|state.fetch~q  & (\cpu1|state.execute_jump~q  & !\cpu1|state.execute_jump_n~q )))

	.dataa(\cpu1|instruction_register [2]),
	.datab(\cpu1|state.fetch~q ),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~6 .lut_mask = 16'h0020;
defparam \cpu1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \cpu1|Selector5~1 (
// Equation(s):
// \cpu1|Selector5~1_combout  = (\cpu1|Selector5~0_combout ) # ((\cpu1|Add0~6_combout ) # ((\cpu1|Add0~7_combout  & \cpu1|Add0~5_combout )))

	.dataa(\cpu1|Add0~7_combout ),
	.datab(\cpu1|Selector5~0_combout ),
	.datac(\cpu1|Add0~5_combout ),
	.datad(\cpu1|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector5~1 .lut_mask = 16'hFFEC;
defparam \cpu1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \cpu1|program_counter[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[2] .is_wysiwyg = "true";
defparam \cpu1|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \cpu1|Add0~10 (
// Equation(s):
// \cpu1|Add0~10_combout  = (\cpu1|program_counter [3] & (!\cpu1|Add0~8 )) # (!\cpu1|program_counter [3] & ((\cpu1|Add0~8 ) # (GND)))
// \cpu1|Add0~11  = CARRY((!\cpu1|Add0~8 ) # (!\cpu1|program_counter [3]))

	.dataa(gnd),
	.datab(\cpu1|program_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~8 ),
	.combout(\cpu1|Add0~10_combout ),
	.cout(\cpu1|Add0~11 ));
// synopsys translate_off
defparam \cpu1|Add0~10 .lut_mask = 16'h3C3F;
defparam \cpu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \cpu1|Add0~13 (
// Equation(s):
// \cpu1|Add0~13_combout  = (\cpu1|program_counter [4] & (\cpu1|Add0~11  $ (GND))) # (!\cpu1|program_counter [4] & (!\cpu1|Add0~11  & VCC))
// \cpu1|Add0~14  = CARRY((\cpu1|program_counter [4] & !\cpu1|Add0~11 ))

	.dataa(\cpu1|program_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~11 ),
	.combout(\cpu1|Add0~13_combout ),
	.cout(\cpu1|Add0~14 ));
// synopsys translate_off
defparam \cpu1|Add0~13 .lut_mask = 16'hA50A;
defparam \cpu1|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \cpu1|Add0~12 (
// Equation(s):
// \cpu1|Add0~12_combout  = (\cpu1|state.execute_jump~q  & (!\cpu1|state.fetch~q  & (\cpu1|instruction_register [4] & !\cpu1|state.execute_jump_n~q )))

	.dataa(\cpu1|state.execute_jump~q ),
	.datab(\cpu1|state.fetch~q ),
	.datac(\cpu1|instruction_register [4]),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~12 .lut_mask = 16'h0020;
defparam \cpu1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \cpu1|Selector3~1 (
// Equation(s):
// \cpu1|Selector3~1_combout  = (\cpu1|Selector3~0_combout ) # ((\cpu1|Add0~12_combout ) # ((\cpu1|Add0~13_combout  & \cpu1|Add0~5_combout )))

	.dataa(\cpu1|Selector3~0_combout ),
	.datab(\cpu1|Add0~13_combout ),
	.datac(\cpu1|Add0~5_combout ),
	.datad(\cpu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector3~1 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \cpu1|program_counter[4] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[4] .is_wysiwyg = "true";
defparam \cpu1|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \cpu1|Add0~16 (
// Equation(s):
// \cpu1|Add0~16_combout  = (\cpu1|program_counter [5] & (!\cpu1|Add0~14 )) # (!\cpu1|program_counter [5] & ((\cpu1|Add0~14 ) # (GND)))
// \cpu1|Add0~17  = CARRY((!\cpu1|Add0~14 ) # (!\cpu1|program_counter [5]))

	.dataa(gnd),
	.datab(\cpu1|program_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~14 ),
	.combout(\cpu1|Add0~16_combout ),
	.cout(\cpu1|Add0~17 ));
// synopsys translate_off
defparam \cpu1|Add0~16 .lut_mask = 16'h3C3F;
defparam \cpu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \cpu1|Selector2~1 (
// Equation(s):
// \cpu1|Selector2~1_combout  = (\cpu1|Add0~15_combout ) # ((\cpu1|Selector2~0_combout ) # ((\cpu1|Add0~5_combout  & \cpu1|Add0~16_combout )))

	.dataa(\cpu1|Add0~15_combout ),
	.datab(\cpu1|Selector2~0_combout ),
	.datac(\cpu1|Add0~5_combout ),
	.datad(\cpu1|Add0~16_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector2~1 .lut_mask = 16'hFEEE;
defparam \cpu1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \cpu1|program_counter[5] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[5] .is_wysiwyg = "true";
defparam \cpu1|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \cpu1|Add0~19 (
// Equation(s):
// \cpu1|Add0~19_combout  = (\cpu1|program_counter [6] & (\cpu1|Add0~17  $ (GND))) # (!\cpu1|program_counter [6] & (!\cpu1|Add0~17  & VCC))
// \cpu1|Add0~20  = CARRY((\cpu1|program_counter [6] & !\cpu1|Add0~17 ))

	.dataa(gnd),
	.datab(\cpu1|program_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~17 ),
	.combout(\cpu1|Add0~19_combout ),
	.cout(\cpu1|Add0~20 ));
// synopsys translate_off
defparam \cpu1|Add0~19 .lut_mask = 16'hC30C;
defparam \cpu1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \cpu1|Selector1~0 (
// Equation(s):
// \cpu1|Selector1~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & ((\cpu1|instruction_register [6]))) # (!\cpu1|register_A [15] & (\cpu1|program_counter [6]))))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|program_counter [6]),
	.datac(\cpu1|instruction_register [6]),
	.datad(\cpu1|register_A [15]),
	.cin(gnd),
	.combout(\cpu1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector1~0 .lut_mask = 16'hA088;
defparam \cpu1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \cpu1|Add0~18 (
// Equation(s):
// \cpu1|Add0~18_combout  = (\cpu1|state.execute_jump~q  & (\cpu1|instruction_register [6] & (!\cpu1|state.fetch~q  & !\cpu1|state.execute_jump_n~q )))

	.dataa(\cpu1|state.execute_jump~q ),
	.datab(\cpu1|instruction_register [6]),
	.datac(\cpu1|state.fetch~q ),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~18 .lut_mask = 16'h0008;
defparam \cpu1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \cpu1|Selector1~1 (
// Equation(s):
// \cpu1|Selector1~1_combout  = (\cpu1|Selector1~0_combout ) # ((\cpu1|Add0~18_combout ) # ((\cpu1|Add0~19_combout  & \cpu1|Add0~5_combout )))

	.dataa(\cpu1|Add0~19_combout ),
	.datab(\cpu1|Selector1~0_combout ),
	.datac(\cpu1|Add0~18_combout ),
	.datad(\cpu1|Add0~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector1~1 .lut_mask = 16'hFEFC;
defparam \cpu1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \cpu1|program_counter[6] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[6] .is_wysiwyg = "true";
defparam \cpu1|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \cpu1|Add0~21 (
// Equation(s):
// \cpu1|Add0~21_combout  = \cpu1|program_counter [7] $ (\cpu1|Add0~20 )

	.dataa(gnd),
	.datab(\cpu1|program_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|Add0~20 ),
	.combout(\cpu1|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~21 .lut_mask = 16'h3C3C;
defparam \cpu1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \cpu1|Selector0~0 (
// Equation(s):
// \cpu1|Selector0~0_combout  = (\cpu1|state.execute_jump_n~q  & (((\cpu1|program_counter [7])))) # (!\cpu1|state.execute_jump_n~q  & (\cpu1|state.execute_jump~q  & (!\cpu1|state.fetch~q )))

	.dataa(\cpu1|state.execute_jump~q ),
	.datab(\cpu1|state.fetch~q ),
	.datac(\cpu1|program_counter [7]),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector0~0 .lut_mask = 16'hF022;
defparam \cpu1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N31
dffeas \cpu1|instruction_register[7] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[7] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \cpu1|Selector0~1 (
// Equation(s):
// \cpu1|Selector0~1_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & ((\cpu1|instruction_register [7]))) # (!\cpu1|register_A [15] & (\cpu1|Selector0~0_combout )))) # (!\cpu1|state.execute_jump_n~q  & (\cpu1|Selector0~0_combout  & 
// ((\cpu1|instruction_register [7]))))

	.dataa(\cpu1|Selector0~0_combout ),
	.datab(\cpu1|register_A [15]),
	.datac(\cpu1|instruction_register [7]),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector0~1 .lut_mask = 16'hE2A0;
defparam \cpu1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \cpu1|Selector0~2 (
// Equation(s):
// \cpu1|Selector0~2_combout  = (\cpu1|Selector0~1_combout ) # ((\cpu1|Add0~5_combout  & \cpu1|Add0~21_combout ))

	.dataa(\cpu1|Add0~5_combout ),
	.datab(\cpu1|Add0~21_combout ),
	.datac(\cpu1|Selector0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector0~2 .lut_mask = 16'hF8F8;
defparam \cpu1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N5
dffeas \cpu1|program_counter[7] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[7] .is_wysiwyg = "true";
defparam \cpu1|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneive_lcell_comb \cpu1|Selector41~1 (
// Equation(s):
// \cpu1|Selector41~1_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [7]) # ((\cpu1|Selector48~2_combout  & \cpu1|instruction_register [7])))) # (!\cpu1|Selector41~0_combout  & (\cpu1|Selector48~2_combout  & ((\cpu1|instruction_register 
// [7]))))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|Selector48~2_combout ),
	.datac(\cpu1|program_counter [7]),
	.datad(\cpu1|instruction_register [7]),
	.cin(gnd),
	.combout(\cpu1|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector41~1 .lut_mask = 16'hECA0;
defparam \cpu1|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \cpu1|instruction_register[6] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[6] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \cpu1|Selector42~0 (
// Equation(s):
// \cpu1|Selector42~0_combout  = (\cpu1|instruction_register [6] & ((\cpu1|Selector48~2_combout ) # ((\cpu1|Selector41~0_combout  & \cpu1|program_counter [6])))) # (!\cpu1|instruction_register [6] & (((\cpu1|Selector41~0_combout  & \cpu1|program_counter 
// [6]))))

	.dataa(\cpu1|instruction_register [6]),
	.datab(\cpu1|Selector48~2_combout ),
	.datac(\cpu1|Selector41~0_combout ),
	.datad(\cpu1|program_counter [6]),
	.cin(gnd),
	.combout(\cpu1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector42~0 .lut_mask = 16'hF888;
defparam \cpu1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \cpu1|instruction_register[5] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[5] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \cpu1|Selector43~0 (
// Equation(s):
// \cpu1|Selector43~0_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [5]) # ((\cpu1|instruction_register [5] & \cpu1|Selector48~2_combout )))) # (!\cpu1|Selector41~0_combout  & (\cpu1|instruction_register [5] & (\cpu1|Selector48~2_combout 
// )))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|instruction_register [5]),
	.datac(\cpu1|Selector48~2_combout ),
	.datad(\cpu1|program_counter [5]),
	.cin(gnd),
	.combout(\cpu1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector43~0 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \cpu1|instruction_register[4] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[4] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \cpu1|Selector44~0 (
// Equation(s):
// \cpu1|Selector44~0_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [4]) # ((\cpu1|instruction_register [4] & \cpu1|Selector48~2_combout )))) # (!\cpu1|Selector41~0_combout  & (\cpu1|instruction_register [4] & (\cpu1|Selector48~2_combout 
// )))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|instruction_register [4]),
	.datac(\cpu1|Selector48~2_combout ),
	.datad(\cpu1|program_counter [4]),
	.cin(gnd),
	.combout(\cpu1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector44~0 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \cpu1|instruction_register[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[3] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \cpu1|Add0~9 (
// Equation(s):
// \cpu1|Add0~9_combout  = (\cpu1|state.execute_jump~q  & (\cpu1|instruction_register [3] & (!\cpu1|state.fetch~q  & !\cpu1|state.execute_jump_n~q )))

	.dataa(\cpu1|state.execute_jump~q ),
	.datab(\cpu1|instruction_register [3]),
	.datac(\cpu1|state.fetch~q ),
	.datad(\cpu1|state.execute_jump_n~q ),
	.cin(gnd),
	.combout(\cpu1|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~9 .lut_mask = 16'h0008;
defparam \cpu1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \cpu1|Selector4~0 (
// Equation(s):
// \cpu1|Selector4~0_combout  = (\cpu1|state.execute_jump_n~q  & ((\cpu1|register_A [15] & ((\cpu1|instruction_register [3]))) # (!\cpu1|register_A [15] & (\cpu1|program_counter [3]))))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|program_counter [3]),
	.datac(\cpu1|instruction_register [3]),
	.datad(\cpu1|register_A [15]),
	.cin(gnd),
	.combout(\cpu1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector4~0 .lut_mask = 16'hA088;
defparam \cpu1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \cpu1|Selector4~1 (
// Equation(s):
// \cpu1|Selector4~1_combout  = (\cpu1|Add0~9_combout ) # ((\cpu1|Selector4~0_combout ) # ((\cpu1|Add0~5_combout  & \cpu1|Add0~10_combout )))

	.dataa(\cpu1|Add0~9_combout ),
	.datab(\cpu1|Add0~5_combout ),
	.datac(\cpu1|Add0~10_combout ),
	.datad(\cpu1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector4~1 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \cpu1|program_counter[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|program_counter[3] .is_wysiwyg = "true";
defparam \cpu1|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \cpu1|Selector45~0 (
// Equation(s):
// \cpu1|Selector45~0_combout  = (\cpu1|program_counter [3] & ((\cpu1|Selector41~0_combout ) # ((\cpu1|Selector48~2_combout  & \cpu1|instruction_register [3])))) # (!\cpu1|program_counter [3] & (\cpu1|Selector48~2_combout  & (\cpu1|instruction_register 
// [3])))

	.dataa(\cpu1|program_counter [3]),
	.datab(\cpu1|Selector48~2_combout ),
	.datac(\cpu1|instruction_register [3]),
	.datad(\cpu1|Selector41~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector45~0 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \cpu1|instruction_register[8] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[8] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \cpu1|state~25 (
// Equation(s):
// \cpu1|state~25_combout  = (\cpu1|state~19_combout  & (\cpu1|instruction_register [8] & \cpu1|instruction_register [9]))

	.dataa(\cpu1|state~19_combout ),
	.datab(\cpu1|instruction_register [8]),
	.datac(\cpu1|instruction_register [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~25 .lut_mask = 16'h8080;
defparam \cpu1|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \cpu1|state.execute_jump (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state~25_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_jump .is_wysiwyg = "true";
defparam \cpu1|state.execute_jump .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \cpu1|Selector48~1 (
// Equation(s):
// \cpu1|Selector48~1_combout  = (\cpu1|state.execute_jump_n~q  & (((\cpu1|register_A [15])))) # (!\cpu1|state.execute_jump_n~q  & ((\cpu1|state.decode~q ) # ((\cpu1|state.execute_store~q ))))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|state.decode~q ),
	.datac(\cpu1|state.execute_store~q ),
	.datad(\cpu1|register_A [15]),
	.cin(gnd),
	.combout(\cpu1|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector48~1 .lut_mask = 16'hFE54;
defparam \cpu1|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \cpu1|Selector48~2 (
// Equation(s):
// \cpu1|Selector48~2_combout  = (\cpu1|Selector48~1_combout ) # ((!\cpu1|state.execute_jump_n~q  & \cpu1|state.execute_jump~q ))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(gnd),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|Selector48~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector48~2 .lut_mask = 16'hFF50;
defparam \cpu1|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \cpu1|Selector46~0 (
// Equation(s):
// \cpu1|Selector46~0_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [2]) # ((\cpu1|Selector48~2_combout  & \cpu1|instruction_register [2])))) # (!\cpu1|Selector41~0_combout  & (\cpu1|Selector48~2_combout  & (\cpu1|instruction_register 
// [2])))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|Selector48~2_combout ),
	.datac(\cpu1|instruction_register [2]),
	.datad(\cpu1|program_counter [2]),
	.cin(gnd),
	.combout(\cpu1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~0 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \cpu1|instruction_register[1]~feeder (
// Equation(s):
// \cpu1|instruction_register[1]~feeder_combout  = \cpu1|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu1|instruction_register[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|instruction_register[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|instruction_register[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \cpu1|instruction_register[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|instruction_register[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[1] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneive_lcell_comb \cpu1|Selector47~0 (
// Equation(s):
// \cpu1|Selector47~0_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [1]) # ((\cpu1|instruction_register [1] & \cpu1|Selector48~2_combout )))) # (!\cpu1|Selector41~0_combout  & (\cpu1|instruction_register [1] & (\cpu1|Selector48~2_combout 
// )))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|instruction_register [1]),
	.datac(\cpu1|Selector48~2_combout ),
	.datad(\cpu1|program_counter [1]),
	.cin(gnd),
	.combout(\cpu1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector47~0 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \cpu1|instruction_register[9] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[9] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \cpu1|state~23 (
// Equation(s):
// \cpu1|state~23_combout  = (!\cpu1|instruction_register [9] & (!\cpu1|instruction_register [8] & \cpu1|instruction_register [10]))

	.dataa(gnd),
	.datab(\cpu1|instruction_register [9]),
	.datac(\cpu1|instruction_register [8]),
	.datad(\cpu1|instruction_register [10]),
	.cin(gnd),
	.combout(\cpu1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~23 .lut_mask = 16'h0300;
defparam \cpu1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \cpu1|state~24 (
// Equation(s):
// \cpu1|state~24_combout  = (\cpu1|state~23_combout  & (!\cpu1|instruction_register [11] & (\cpu1|Selector24~0_combout  & \cpu1|state.decode~q )))

	.dataa(\cpu1|state~23_combout ),
	.datab(\cpu1|instruction_register [11]),
	.datac(\cpu1|Selector24~0_combout ),
	.datad(\cpu1|state.decode~q ),
	.cin(gnd),
	.combout(\cpu1|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~24 .lut_mask = 16'h2000;
defparam \cpu1|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \cpu1|state.execute_jump_n (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state~24_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_jump_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_jump_n .is_wysiwyg = "true";
defparam \cpu1|state.execute_jump_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \cpu1|Selector48~0 (
// Equation(s):
// \cpu1|Selector48~0_combout  = ((\cpu1|state.execute_store~q ) # ((\cpu1|state.decode~q ) # (\cpu1|state.execute_jump~q ))) # (!\cpu1|state.reset_pc~q )

	.dataa(\cpu1|state.reset_pc~q ),
	.datab(\cpu1|state.execute_store~q ),
	.datac(\cpu1|state.decode~q ),
	.datad(\cpu1|state.execute_jump~q ),
	.cin(gnd),
	.combout(\cpu1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector48~0 .lut_mask = 16'hFFFD;
defparam \cpu1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \cpu1|Selector41~0 (
// Equation(s):
// \cpu1|Selector41~0_combout  = (!\cpu1|Selector48~1_combout  & ((\cpu1|state.execute_jump_n~q ) # ((!\cpu1|Selector48~0_combout  & !\cpu1|state.execute_jump~q ))))

	.dataa(\cpu1|state.execute_jump_n~q ),
	.datab(\cpu1|Selector48~0_combout ),
	.datac(\cpu1|state.execute_jump~q ),
	.datad(\cpu1|Selector48~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector41~0 .lut_mask = 16'h00AB;
defparam \cpu1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \cpu1|Selector48~3 (
// Equation(s):
// \cpu1|Selector48~3_combout  = (\cpu1|Selector41~0_combout  & ((\cpu1|program_counter [0]) # ((\cpu1|instruction_register [0] & \cpu1|Selector48~2_combout )))) # (!\cpu1|Selector41~0_combout  & (\cpu1|instruction_register [0] & (\cpu1|Selector48~2_combout 
// )))

	.dataa(\cpu1|Selector41~0_combout ),
	.datab(\cpu1|instruction_register [0]),
	.datac(\cpu1|Selector48~2_combout ),
	.datad(\cpu1|program_counter [0]),
	.cin(gnd),
	.combout(\cpu1|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector48~3 .lut_mask = 16'hEAC0;
defparam \cpu1|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \cpu1|instruction_register[13]~feeder (
// Equation(s):
// \cpu1|instruction_register[13]~feeder_combout  = \cpu1|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu1|instruction_register[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|instruction_register[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|instruction_register[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \cpu1|instruction_register[13] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|instruction_register[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[13] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \cpu1|instruction_register[15] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[15] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \cpu1|instruction_register[12] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[12] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \cpu1|instruction_register[14]~feeder (
// Equation(s):
// \cpu1|instruction_register[14]~feeder_combout  = \cpu1|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu1|instruction_register[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|instruction_register[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|instruction_register[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \cpu1|instruction_register[14] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|instruction_register[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|instruction_register[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|instruction_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|instruction_register[14] .is_wysiwyg = "true";
defparam \cpu1|instruction_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \cpu1|Selector24~0 (
// Equation(s):
// \cpu1|Selector24~0_combout  = (!\cpu1|instruction_register [13] & (!\cpu1|instruction_register [15] & (!\cpu1|instruction_register [12] & !\cpu1|instruction_register [14])))

	.dataa(\cpu1|instruction_register [13]),
	.datab(\cpu1|instruction_register [15]),
	.datac(\cpu1|instruction_register [12]),
	.datad(\cpu1|instruction_register [14]),
	.cin(gnd),
	.combout(\cpu1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~0 .lut_mask = 16'h0001;
defparam \cpu1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \cpu1|state~19 (
// Equation(s):
// \cpu1|state~19_combout  = (\cpu1|Selector24~0_combout  & (!\cpu1|instruction_register [10] & (!\cpu1|instruction_register [11] & \cpu1|state.decode~q )))

	.dataa(\cpu1|Selector24~0_combout ),
	.datab(\cpu1|instruction_register [10]),
	.datac(\cpu1|instruction_register [11]),
	.datad(\cpu1|state.decode~q ),
	.cin(gnd),
	.combout(\cpu1|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~19 .lut_mask = 16'h0200;
defparam \cpu1|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \cpu1|state~22 (
// Equation(s):
// \cpu1|state~22_combout  = (\cpu1|state~19_combout  & (\cpu1|instruction_register [8] & !\cpu1|instruction_register [9]))

	.dataa(\cpu1|state~19_combout ),
	.datab(\cpu1|instruction_register [8]),
	.datac(\cpu1|instruction_register [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|state~22 .lut_mask = 16'h0808;
defparam \cpu1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \cpu1|state.execute_store (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|state~22_combout ),
	.asdata(vcc),
	.clrn(\reset_key~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|state.execute_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|state.execute_store .is_wysiwyg = "true";
defparam \cpu1|state.execute_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \cpu1|Selector23~0 (
// Equation(s):
// \cpu1|Selector23~0_combout  = (\cpu1|state.execute_load~q  & (\cpu1|altsyncram_component|auto_generated|q_a [0])) # (!\cpu1|state.execute_load~q  & (((\cpu1|Add1~0_combout  & \cpu1|state.execute_add~q ))))

	.dataa(\cpu1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\cpu1|state.execute_load~q ),
	.datac(\cpu1|Add1~0_combout ),
	.datad(\cpu1|state.execute_add~q ),
	.cin(gnd),
	.combout(\cpu1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~0 .lut_mask = 16'hB888;
defparam \cpu1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \cpu1|register_A[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.d(\cpu1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|register_A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|register_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|register_A[0] .is_wysiwyg = "true";
defparam \cpu1|register_A[0] .power_up = "low";
// synopsys translate_on

assign led8[0] = \led8[0]~output_o ;

assign led8[1] = \led8[1]~output_o ;

assign led8[2] = \led8[2]~output_o ;

assign led8[3] = \led8[3]~output_o ;

assign led8[4] = \led8[4]~output_o ;

assign led8[5] = \led8[5]~output_o ;

assign led8[6] = \led8[6]~output_o ;

assign led8[7] = \led8[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
