set allSynthModules {phasedelay_count.MOD genlock_timing.MOD serial_interface.MOD analog_levels.MOD sync_statemachine.MOD tri_level_timer.MOD syncgenerator.MOD tri_level_sync_generator.MOD}
