<html><body><samp><pre>
<!@TC:1396557362>
<a name=mapperReport48>Synopsys Altera Technology Mapper, Version maprc, Build 1512R, Built Mar 13 2013 22:04:50</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1396557362> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1396557362> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA279:@XP_HELP">FA279</a> : <!@TM:1396557362> | Inconsistent Quartus device library version: Verilog/VHDL compiled using quartus_II101 device library, but clearbox version is quartus_II121.</font> 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.13.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.3.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.6.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.9.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.12.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.10.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.0.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.5.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.8.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.11.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.1.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.4.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.7.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.2.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.14.d.e.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.15.b.c.ff2_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.13.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.3.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.6.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.9.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.12.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.10.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.0.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.5.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.8.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.11.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.1.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.4.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.7.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.2.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.14.d.e.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance allumage_hybride.a.15.b.c.ff2_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_2 reduced to a combinational gate by constant propagation </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <!@TM:1396557362> | Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_2 reduced to a combinational gate by constant propagation </font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:59:6:59:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(59)</a><!@TM:1396557362> | Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@N:BN362:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:70:6:70:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(70)</a><!@TM:1396557362> | Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd:57:6:57:7:@N:BN362:@XP_MSG">dr_x_bits.vhd(57)</a><!@TM:1396557362> | Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:798:2:798:32:@N:BN362:@XP_MSG">ladder_fpga.vhd(798)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd:65:6:65:7:@W:BN132:@XP_MSG">ir_5_bits.vhd(65)</a><!@TM:1396557362> | Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd:65:6:65:7:@W:BN132:@XP_MSG">ir_5_bits.vhd(65)</a><!@TM:1396557362> | Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd:65:6:65:7:@W:BN132:@XP_MSG">ir_5_bits.vhd(65)</a><!@TM:1396557362> | Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd:54:6:54:7:@W:BN132:@XP_MSG">ir_5_bits.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:59:6:59:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(59)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:72:6:72:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(72)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd:59:6:59:7:@W:BN132:@XP_MSG">dr_x_bits_init.vhd(59)</a><!@TM:1396557362> | Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.scan_out</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.19.d.e.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.19.d.e.scan_out</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.28.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.18.d.e.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.28.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.18.d.e.scan_out</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.27.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.17.d.e.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.27.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.17.d.e.scan_out</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.26.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.16.d.e.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.26.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.16.d.e.scan_out</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:62:4:62:6:@N:BN362:@XP_MSG">dr_cell.vhd(62)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:42:4:42:6:@W:BN132:@XP_MSG">dr_cell.vhd(42)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd:54:4:54:6:@W:BN132:@XP_MSG">dr_cell.vhd(54)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out</font>
@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1396557362> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR

@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2007:4:2007:8:@N:FA239:@XP_MSG">ladder_fpga.vhd(2007)</a><!@TM:1396557362> | ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2007:4:2007:8:@N:FA239:@XP_MSG">ladder_fpga.vhd(2007)</a><!@TM:1396557362> | ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2197:2:2197:4:@N::@XP_MSG">ladder_fpga.vhd(2197)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_rclk_echelle[13:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1217:2:1217:4:@N::@XP_MSG">ladder_fpga.vhd(1217)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst n_adc[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1659:3:1659:5:@N::@XP_MSG">ladder_fpga.vhd(1659)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_readout[9:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1217:2:1217:4:@N::@XP_MSG">ladder_fpga.vhd(1217)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_preamble[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1659:3:1659:5:@N::@XP_MSG">ladder_fpga.vhd(1659)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_rclk[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1217:2:1217:4:@N::@XP_MSG">ladder_fpga.vhd(1217)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_delay[6:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2317:2:2317:4:@N::@XP_MSG">ladder_fpga.vhd(2317)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2282:2:2282:4:@N::@XP_MSG">ladder_fpga.vhd(2282)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst tokenin_pulse_duration[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1217:2:1217:4:@N::@XP_MSG">ladder_fpga.vhd(1217)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_fifo[3:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2142:2:2142:4:@N::@XP_MSG">ladder_fpga.vhd(2142)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_abort[11:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2133:2:2133:4:@N::@XP_MSG">ladder_fpga.vhd(2133)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_token[11:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2124:2:2124:4:@N::@XP_MSG">ladder_fpga.vhd(2124)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2115:2:2115:4:@N::@XP_MSG">ladder_fpga.vhd(2115)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2075:2:2075:4:@N::@XP_MSG">ladder_fpga.vhd(2075)</a><!@TM:1396557362> | Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine acquire_state[0:15] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   00000000000000000001 -> 0000000000000001
   00000000000000000010 -> 0000000000000010
   00000000000000001000 -> 0000000000000100
   00000000000000010000 -> 0000000000001000
   00000000000000100000 -> 0000000000010000
   00000000000001000000 -> 0000000000100000
   00000000000010000000 -> 0000000001000000
   00000000010000000000 -> 0000000010000000
   00000000100000000000 -> 0000000100000000
   00000001000000000000 -> 0000001000000000
   00000010000000000000 -> 0000010000000000
   00000100000000000000 -> 0000100000000000
   00001000000000000000 -> 0001000000000000
   00010000000000000000 -> 0010000000000000
   01000000000000000000 -> 0100000000000000
   10000000000000000000 -> 1000000000000000
@N:<a href="@N:MO195:@XP_HELP">MO195</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1217:2:1217:4:@N:MO195:@XP_MSG">ladder_fpga.vhd(1217)</a><!@TM:1396557362> | Building reset logic for illegal states.  
Encoding state machine state_readout[0:6] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine ladder_fpga_event_controller_state[0:5] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO195:@XP_HELP">MO195</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:1595:2:1595:4:@N:MO195:@XP_MSG">ladder_fpga.vhd(1595)</a><!@TM:1396557362> | Building reset logic for illegal states.  
Encoding state machine ladder_fpga_level_shifter_dac_state[0:6] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N:<a href="@N:MO195:@XP_HELP">MO195</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2317:2:2317:4:@N:MO195:@XP_MSG">ladder_fpga.vhd(2317)</a><!@TM:1396557362> | Building reset logic for illegal states.  
Encoding state machine etat_present[0:15] (view:work.tap_control(a))
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N: : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd:50:6:50:8:@N::@XP_MSG">mesure_temperature.vhd(50)</a><!@TM:1396557362> | Found counter in view:work.mesure_temperature(structurel) inst cnt[17:0]
Encoding state machine state[0:12] (view:work.mesure_temperature(structurel))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2007:4:2007:8:@N:MO106:@XP_MSG">ladder_fpga.vhd(2007)</a><!@TM:1396557362> | Found ROM, 'proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1', 12 words by 1 bits 
Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 131MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:2308:4:2308:38:@N:MF578:@XP_MSG">ladder_fpga.vhd(2308)</a><!@TM:1396557362> | Incompatible asynchronous control logic preventing generated clock conversion of proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2] (view:work.ladder_fpga(ladder_fpga_arch)).
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.0\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.1\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.2\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.3\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.4\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.5\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.6\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.7\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.8\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.9\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.10\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.11\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.12\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.13\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.14\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd:216:2:216:4:@N:BN362:@XP_MSG">tap_control.vhd(216)</a><!@TM:1396557362> | Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd:57:4:57:6:@N:BN362:@XP_MSG">dr_cell_avec_pulse.vhd(57)</a><!@TM:1396557362> | Removing sequential instance allumage_hybride.a\.15\.b\.c.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 127MB peak: 131MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 128MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 129MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 129MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 128MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 127MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 127MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 146MB peak: 172MB)

@N:<a href="@N:MF321:@XP_HELP">MF321</a> : <!@TM:1396557362> | 19 registers to be packed into RAMs/DSPs blocks  
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0
		allumage_hybride.a\.0\.d\.e.sc_updateDR_0x09_ret
		allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret
		allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret
		allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret
		allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret
		allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret
		allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret
		allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret
		allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret
		allumage_hybride.a\.9\.d\.e.sc_updateDR_0x09_8_ret
		allumage_hybride.a\.10\.d\.e.sc_updateDR_0x09_9_ret
		allumage_hybride.a\.11\.d\.e.sc_updateDR_0x09_10_ret
		allumage_hybride.a\.12\.d\.e.sc_updateDR_0x09_11_ret
		allumage_hybride.a\.13\.d\.e.sc_updateDR_0x09_12_ret
		allumage_hybride.a\.14\.d\.e.sc_updateDR_0x09_13_ret
		allumage_hybride.a\.15\.b\.c.sc_updateDR_0x09_14_ret

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1396557362> | Retiming summary: 19 registers retimed to 18  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 19 registers retimed to 18

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 147MB peak: 172MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 151MB peak: 172MB)



<a name=clockReport49>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

7 non-gated/non-generated clock tree(s) driving 1036 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
624 <a href="@|F:@syn_gc_converted==1@|M:instances @XP_NAMES_BY_PROP">instances</a> converted, 20 sequential instances remain driven by gated/generated clocks

========================================================================= Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type                             Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ladder_fpga_sc_tck_in@|E:COMP_ladder_fpga_SC_BYPASS_REG.ff1@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 @XP_NAMES_BY_PROP">ClockId0002</a>       ladder_fpga_sc_tck_in                                               cycloneiii_io_ibuf                             660        COMP_ladder_fpga_SC_BYPASS_REG.ff1
<a href="@|S:holdin_echelle_in@|E:ladder_fpga_nbr_hold[10]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 @XP_NAMES_BY_PROP">ClockId0003</a>       holdin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_hold[10]          
<a href="@|S:testin_echelle_in@|E:ladder_fpga_nbr_test[10]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 @XP_NAMES_BY_PROP">ClockId0004</a>       testin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_test[10]          
<a href="@|S:comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component@|E:ladder_fpga_nbr_rclk_echelle[10]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 @XP_NAMES_BY_PROP">ClockId0005</a>       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     127        ladder_fpga_nbr_rclk_echelle[10]  
<a href="@|S:comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component@|E:acquire_state_illegalpipe2@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006 @XP_NAMES_BY_PROP">ClockId0006</a>       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     125        acquire_state_illegalpipe2        
<a href="@|S:comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component@|E:level_shifter_dac_sck_en@|F:@syn_sample_clock_path2==CKID0007@|M:ClockId0007 @XP_NAMES_BY_PROP">ClockId0007</a>       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     98         level_shifter_dac_sck_en          
<a href="@|S:comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component@|E:usb_read_n_in@|F:@syn_sample_clock_path3==CKID0008@|M:ClockId0008 @XP_NAMES_BY_PROP">ClockId0008</a>       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     2          usb_read_n_in                     
==================================================================================================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                                   Explanation                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out@|E:proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out     dffeas                 20         proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]     Asynchronous set/reset mismatch prevents generated clock conversion
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 150MB peak: 172MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 152MB peak: 172MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1396557362> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1396557362> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 150MB peak: 172MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 150MB peak: 172MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd:683:2:683:26:@W:MT246:@XP_MSG">ladder_fpga.vhd(683)</a><!@TM:1396557362> | Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo8x256_cycloneiii.vhd:99:1:99:17:@W:MT246:@XP_MSG">mega_func_fifo8x256_cycloneiii.vhd(99)</a><!@TM:1396557362> | Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneiii.vhd:99:1:99:17:@W:MT246:@XP_MSG">mega_func_fifo21x32_cycloneiii.vhd(99)</a><!@TM:1396557362> | Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\shiftreg.vhd:78:1:78:23:@W:MT246:@XP_MSG">shiftreg.vhd(78)</a><!@TM:1396557362> | Blackbox lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT534:@XP_HELP">MT534</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:17:0:17:1:@W:MT534:@XP_MSG">ladder_fpga.sdc(17)</a><!@TM:1396557362> | command define_clock cannot be applied to instance comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component with more than one output </font>
<font color=#A52A2A>@W:<a href="@W:MT403:@XP_HELP">MT403</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40mhz_switchover_cycloneiii.vhd:182:1:182:17:@W:MT403:@XP_MSG">mega_func_pll_40mhz_switchover_cycloneiii.vhd(182)</a><!@TM:1396557362> | Ignoring clock definition because instance has more than one output</font>
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1396557362> | Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:testin_echelle"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1396557362> | Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:holdin_echelle"</font> 

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock with period 25.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock with period 1000.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 
@N:<a href="@N:MT535:@XP_HELP">MT535</a> : <!@TM:1396557362> | Writing timing correlation to file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_ctd.txt  


<a name=timingReport50>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Apr 03 13:36:01 2014
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1396557362> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1396557362> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary51>Performance Summary </a>
*******************


Worst slack in design: 3.192

                                                                                        Requested     Estimated     Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack       Type                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA            12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      387.6 MHz     100.000       2.580         NA          derived (from sc_tck)              default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      99.1 MHz      25.000        10.093        3.727       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      163.5 MHz     12.500        6.116         3.192       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       34.7 MHz      250.000       28.796        11.060      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       718.2 MHz     1000.000      1.392         998.608     derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      148.0 MHz     100.000       6.758         46.621      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA            250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz       1000.000      977.768       22.232      system                             system_clkgroup    
==================================================================================================================================================================================================================
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:14:0:14:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(14)</a><!@TM:1396557362> | Source for clock clockIR not found in netlist</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:15:0:15:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(15)</a><!@TM:1396557362> | Source for clock clockDR not found in netlist</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:17:0:17:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(17)</a><!@TM:1396557362> | Source for clock switchover not found in netlist</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:18:0:18:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(18)</a><!@TM:1396557362> | Source for clock tempclk4M not found in netlist</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:21:0:21:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(21)</a><!@TM:1396557362> | Source for clock ladder_fpga_clock80MHz not found in netlist</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc:23:0:23:1:@W:MT548:@XP_MSG">ladder_fpga.sdc(23)</a><!@TM:1396557362> | Source for clock updateDR not found in netlist</font>





<a name=clockRelationships52>Clock Relationships</a>
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               sc_tck                                                                               |  100.000     100.297  |  No paths    -        |  No paths    -        |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  25.000      22.232   |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  No paths    -        |  1000.000    998.966  |  No paths    -      
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  100.000     97.956 
sc_tck                                                                               sc_tck                                                                               |  100.000     95.909   |  100.000     95.601   |  50.000      46.621   |  50.000      48.258 
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  50.000      48.710 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  25.000      23.532 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      20.602   |  No paths    -        |  12.500      11.979 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  6.250       3.727    |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  12.500      11.348 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.482    |  12.500      11.956   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      8.683    |  12.500      8.182    |  6.250       4.081    |  6.250       3.192  
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  12.500      11.060   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     246.858  |  No paths    -        |  125.000     122.048  |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    998.412
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  1000.000    998.608  |  No paths    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
========================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo53>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport54>Detailed Report for Clock: ladder_fpga|holdin_echelle</a>
====================================



<a name=startingSlack55>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


<a name=endingSlack56>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



<a name=worstPaths57>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:91310:95873:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport58>Detailed Report for Clock: ladder_fpga|testin_echelle</a>
====================================



<a name=startingSlack59>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


<a name=endingSlack60>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



<a name=worstPaths61>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:151564:156127:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport62>Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock</a>
====================================



<a name=startingSlack63>Starting Points with Worst Slack</a>
********************************

                               Starting                                                                                                         Arrival           
Instance                       Reference                                                      Type       Pin     Net                            Time        Slack 
                               Clock                                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_holdin_echelle             0.733       3.727 
tst_tokenin_echelle            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_tokenin_echelle            0.733       4.458 
acquire_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state_illegalpipe1     0.733       11.979
n_adc[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[1]                       0.733       20.602
acquire_state[15]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[15]              0.733       21.027
acquire_state[14]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[14]              0.733       21.054
acquire_state[13]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[13]              0.733       21.073
n_adc[0]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[0]                       0.733       21.137
acquire_state[12]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[12]              0.733       21.300
acquire_state[10]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[10]              0.733       21.670
==================================================================================================================================================================


<a name=endingSlack64>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                                                                                      Required           
Instance                              Reference                                                      Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
acquire_state_illegalpipe2            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_state_illegalpipe1                               12.958       11.979
ladder_fpga_fifo8_to_usb_input[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       20.602
ladder_fpga_fifo8_to_usb_input[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       20.602
acquire_state_illegalpipe1            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          N_919_ip                                                 25.458       21.027
data_to_send[0]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_0__g2                                   25.549       22.041
data_to_send[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_1__g2                                   25.549       22.041
data_to_send[2]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_2__g2                                   25.549       22.041
data_to_send[3]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_3__g2                                   25.549       22.041
data_to_send[4]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_4__g2                                   25.549       22.041
data_to_send[5]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_5__g2                                   25.549       22.041
=======================================================================================================================================================================================================



<a name=worstPaths65>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:213466:215476:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.447
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.727

    Number of logic level(s):                4
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                    dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                    Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_0_i_o2_0[3]     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_0_i_o2_0[3]     cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_event_controller_state_ns_0_i_o2_0[3]     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO_1[2]           cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_event_controller_state_RNO_1[2]           cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
N_49_i_0_g0_2_a                                       Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO_0[2]           cycloneiii_lcell_comb     datad       In      -         1.984       -         
ladder_fpga_event_controller_state_RNO_0[2]           cycloneiii_lcell_comb     combout     Out     0.130     2.114       -         
N_49_i_0_g0_2                                         Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[2]             cycloneiii_lcell_comb     datac       In      -         2.360       -         
ladder_fpga_event_controller_state_RNO[2]             cycloneiii_lcell_comb     combout     Out     0.369     2.729       -         
N_49_i_0_g0_x                                         Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[2]                 dffeas                    d           In      -         2.981       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.523 is 1.280(50.7%) logic and 1.243(49.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.092
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.082

    Number of logic level(s):                3
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.252     -           2         
tst_holdin_echelle_RNIGH3M                              cycloneiii_lcell_comb     datac       In      -         0.985       -         
tst_holdin_echelle_RNIGH3M                              cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
N_2397_i_0_m2_x                                         Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g2       Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     datad       In      -         2.244       -         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.130     2.374       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0     Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[0]                   dffeas                    d           In      -         2.626       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.168 is 1.143(52.7%) logic and 1.025(47.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.716
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.458

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                   dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echelle                                   Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     cycloneiii_lcell_comb     datac       In      -         0.996       -         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_RNO[3]             cycloneiii_lcell_comb     datab       In      -         1.617       -         
ladder_fpga_event_controller_state_RNO[3]             cycloneiii_lcell_comb     combout     Out     0.381     1.998       -         
N_2393_i_0_g0                                         Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[3]                 dffeas                    d           In      -         2.250       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.792 is 1.025(57.2%) logic and 0.767(42.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.710
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.464

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                            dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                            Net                       -           -       0.252     -           2         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     datac       In      -         0.985       -         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
N_2397_i_0_m2_x                               Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[1]     cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[1]     cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
N_3128_i_0_g0                                 Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[1]         dffeas                    d           In      -         2.244       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.786 is 1.013(56.7%) logic and 0.773(43.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.710
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.464

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                            dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                            Net                       -           -       0.252     -           2         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     datac       In      -         0.985       -         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
N_2397_i_0_m2_x                               Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[3]     cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[3]     cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
N_2393_i_0_g0                                 Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[3]         dffeas                    d           In      -         2.244       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.786 is 1.013(56.7%) logic and 0.773(43.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.710
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.464

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[5] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.252     -           2         
tst_holdin_echelle_RNIGH3M                              cycloneiii_lcell_comb     datac       In      -         0.985       -         
tst_holdin_echelle_RNIGH3M                              cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
N_2397_i_0_m2_x                                         Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[5]               cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[5]               cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
ladder_fpga_event_controller_state_ns_0_0_0_0__g0_0     Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[5]                   dffeas                    d           In      -         2.244       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.786 is 1.013(56.7%) logic and 0.773(43.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.704
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.470

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                   dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echelle                                   Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     cycloneiii_lcell_comb     datac       In      -         0.996       -         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
ladder_fpga_event_controller_state_ns_i_0_m2_x[1]     Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_RNO[4]             cycloneiii_lcell_comb     datac       In      -         1.617       -         
ladder_fpga_event_controller_state_RNO[4]             cycloneiii_lcell_comb     combout     Out     0.369     1.986       -         
N_2391_i_0_g0                                         Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[4]                 dffeas                    d           In      -         2.238       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.780 is 1.013(56.9%) logic and 0.767(43.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.472
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.702

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                             dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echelle                             Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO_0[3]     cycloneiii_lcell_comb     datab       In      -         0.996       -         
ladder_fpga_event_controller_state_RNO_0[3]     cycloneiii_lcell_comb     combout     Out     0.381     1.377       -         
N_2393_i_0_g0_0                                 Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     datad       In      -         1.624       -         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     combout     Out     0.130     1.754       -         
N_2393_i_0_g0                                   Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[3]           dffeas                    d           In      -         2.006       -         
==============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.548 is 0.786(50.8%) logic and 0.762(49.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.471
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.703

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                            dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                            Net                       -           -       0.252     -           2         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     datac       In      -         0.985       -         
tst_holdin_echelle_RNIGH3M                    cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
N_2397_i_0_m2_x                               Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[4]     cycloneiii_lcell_comb     datad       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[4]     cycloneiii_lcell_comb     combout     Out     0.130     1.753       -         
N_2391_i_0_g0                                 Net                       -           -       0.252     -           1(2)      
ladder_fpga_event_controller_state[4]         dffeas                    d           In      -         2.005       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.547 is 0.774(50.0%) logic and 0.773(50.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      0.445
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.979

    Number of logic level(s):                0
    Starting point:                          acquire_state_illegalpipe1 / q
    Ending point:                            acquire_state_illegalpipe2 / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                           Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
acquire_state_illegalpipe1     dffeas     q        Out     0.199     0.733       -         
acquire_state_illegalpipe1     Net        -        -       0.246     -           1         
acquire_state_illegalpipe2     dffeas     d        In      -         0.979       -         
===========================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.521 is 0.275(52.7%) logic and 0.246(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport66>Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock</a>
====================================



<a name=startingSlack67>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                                      Arrival          
Instance                                  Reference                                                      Type       Pin     Net                                         Time        Slack
                                          Clock                                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_0[0]     0.733       3.192
ladder_fpga_event_controller_state[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[5]       0.733       3.829
ladder_fpga_event_controller_state[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[1]       0.733       3.899
ladder_fpga_event_controller_state[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[3]       0.733       4.002
ladder_fpga_busy                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_busy                            0.733       4.081
tokenin_pulse_ok                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       tokenin_pulse_ok                            0.733       4.337
ladder_fpga_event_controller_state[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[4]       0.733       4.482
ladder_fpga_event_controller_state[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[2]       0.733       4.531
ladder_fpga_nbr_abort[0]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[0]                    0.733       4.720
ladder_fpga_nbr_abort[1]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[1]                    0.733       4.720
=========================================================================================================================================================================================


<a name=endingSlack68>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                                                                                  Required          
Instance                            Reference                                                      Type       Pin     Net                                     Time         Slack
                                    Clock                                                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_rclk_echelle[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[8]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
ladder_fpga_nbr_rclk_echelle[9]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        3.192
================================================================================================================================================================================



<a name=worstPaths69>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:250435:252319:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[0]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[13]                                             dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[12]                                             dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[11]                                             dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[10]                                             dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[9]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[8]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[7]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[6] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[6]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.463
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.192

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[5] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                        dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]                                      Net                       -           -       0.280     -           6         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     datac       In      -         1.013       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     cycloneiii_lcell_comb     combout     Out     0.369     1.382       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0_i_o4     Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     datac       In      -         1.738       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                cycloneiii_lcell_comb     combout     Out     0.369     2.107       -         
un1_ladder_fpga_event_controller_state_2_0_a4                                Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     datac       In      -         2.370       -         
ladder_fpga_event_controller_state_RNI78FT[2]                                cycloneiii_lcell_comb     combout     Out     0.369     2.739       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                          Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[5]                                              dffeas                    ena         In      -         2.997       -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.058 is 1.901(62.2%) logic and 1.157(37.8%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport70>Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock</a>
====================================



<a name=startingSlack71>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                             Arrival           
Instance                                    Reference                                                      Type       Pin     Net                Time        Slack 
                                            Clock                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_0     0.733       11.060
comp_mesure_temperature.temperature3[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_1     0.733       11.060
comp_mesure_temperature.temperature3[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_2     0.733       11.060
comp_mesure_temperature.temperature3[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_3     0.733       11.060
comp_mesure_temperature.temperature3[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_4     0.733       11.060
comp_mesure_temperature.temperature3[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_5     0.733       11.060
comp_mesure_temperature.temperature3[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_6     0.733       11.060
comp_mesure_temperature.temperature3[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_7     0.733       11.060
comp_mesure_temperature.temperature3[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_8     0.733       11.060
comp_mesure_temperature.temperature3[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_9     0.733       11.060
===================================================================================================================================================================


<a name=endingSlack72>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                                                                                 Required           
Instance                         Reference                                                      Type       Pin        Net                                 Time         Slack 
                                 Clock                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[0]     13.049       11.060
ladder_fpga_mux_statusout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[1]     13.049       11.060
ladder_fpga_mux_statusout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[2]     13.049       11.060
ladder_fpga_mux_statusout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[3]     13.049       11.060
ladder_fpga_mux_statusout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[4]     13.049       11.060
ladder_fpga_mux_statusout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[5]     13.049       11.060
ladder_fpga_mux_statusout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[6]     13.049       11.060
ladder_fpga_mux_statusout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[7]     13.049       11.060
ladder_fpga_mux_statusout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[8]     13.049       11.060
ladder_fpga_mux_statusout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[9]     13.049       11.060
=============================================================================================================================================================================



<a name=worstPaths73>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:294959:296075:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     dffeas                    q           Out     0.199     0.733       -         
temperature3_0                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[0]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[0]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[0]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[1] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[1]     dffeas                    q           Out     0.199     0.733       -         
temperature3_1                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[1]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[1]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[1]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[2] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[2]     dffeas                    q           Out     0.199     0.733       -         
temperature3_2                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[2]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[2]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[2]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[3] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[3]     dffeas                    q           Out     0.199     0.733       -         
temperature3_3                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[3]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[3]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[3]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[4] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[4]     dffeas                    q           Out     0.199     0.733       -         
temperature3_4                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[4]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[4]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[4]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[5] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[5]     dffeas                    q           Out     0.199     0.733       -         
temperature3_5                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[5]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[5]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[5]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[6] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[6]     dffeas                    q           Out     0.199     0.733       -         
temperature3_6                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[6]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[6]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[6]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[7] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[7]     dffeas                    q           Out     0.199     0.733       -         
temperature3_7                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[7]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[7]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[7]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[8] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[8]     dffeas                    q           Out     0.199     0.733       -         
temperature3_8                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[8]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[8]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[8]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[9] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[9]     dffeas                    q           Out     0.199     0.733       -         
temperature3_9                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[9]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[9]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[9]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport74>Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock</a>
====================================



<a name=startingSlack75>Starting Points with Worst Slack</a>
********************************

                   Starting                                                                                             Arrival            
Instance           Reference                                                      Type       Pin     Net                Time        Slack  
                   Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in     0.733       998.412
usb_read_n_in      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in      0.733       998.521
===========================================================================================================================================


<a name=endingSlack76>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                                                                                                                                                    Required            
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack  
                                                   Clock                                                                                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in                                                      1000.000     998.412
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in                                                       1000.000     998.521
usb_read_n_in                                      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     1000.458     998.608
usb_write_n_in                                     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             1000.458     999.093
===================================================================================================================================================================================================================================================================



<a name=worstPaths77>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:328402:328846:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.054
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.412

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in                                   dffeas                                         q         Out     0.199     0.733       -         
usb_write_n_in                                   Net                                            -         -       0.855     -           13        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.588       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.588 is 0.733(46.2%) logic and 0.855(53.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.945
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in                                      dffeas                                         q         Out     0.199     0.733       -         
usb_read_n_in                                      Net                                            -         -       0.746     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         1.479       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.479 is 0.733(49.6%) logic and 0.746(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.316
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.608

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in / q
    Ending point:                            usb_read_n_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in                                                        dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in                                                        Net                       -           -       0.372     -           13        
usb_read_n_in_RNO_0                                                   cycloneiii_lcell_comb     datac       In      -         1.105       -         
usb_read_n_in_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_1     Net                       -           -       0.246     -           1         
usb_read_n_in_RNO                                                     cycloneiii_lcell_comb     datad       In      -         1.720       -         
usb_read_n_in_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0       Net                       -           -       0.000     -           1         
usb_read_n_in                                                         dffeas                    d           In      -         1.850       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.392 is 0.774(55.6%) logic and 0.618(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.969
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.955

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in / q
    Ending point:                            usb_read_n_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in                                                         dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in                                                         Net                       -           -       0.263     -           4         
usb_read_n_in_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         0.996       -         
usb_read_n_in_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_1     Net                       -           -       0.246     -           1         
usb_read_n_in_RNO                                                     cycloneiii_lcell_comb     datad       In      -         1.373       -         
usb_read_n_in_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     1.503       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0       Net                       -           -       0.000     -           1         
usb_read_n_in                                                         dffeas                    d           In      -         1.503       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.045 is 0.535(51.2%) logic and 0.510(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.940
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.984

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in / q
    Ending point:                            usb_read_n_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in                                                      dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in                                                      Net                       -           -       0.372     -           13        
usb_read_n_in_RNO                                                   cycloneiii_lcell_comb     datac       In      -         1.105       -         
usb_read_n_in_RNO                                                   cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in                                                       dffeas                    d           In      -         1.474       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.016 is 0.644(63.4%) logic and 0.372(36.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.831
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.093

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in / q
    Ending point:                            usb_write_n_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in                                               dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in                                               Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.000     -           1         
usb_write_n_in                                              dffeas                    d           In      -         1.365       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.907 is 0.644(71.0%) logic and 0.263(29.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.701
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.223

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in / q
    Ending point:                            usb_write_n_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in                                              dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in                                              Net                       -           -       0.372     -           13        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         1.105       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.130     1.235       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.000     -           1         
usb_write_n_in                                              dffeas                    d           In      -         1.235       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.777 is 0.405(52.1%) logic and 0.372(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport78>Detailed Report for Clock: sc_tck</a>
====================================



<a name=startingSlack79>Starting Points with Worst Slack</a>
********************************

                                                    Starting                                             Arrival           
Instance                                            Reference     Type       Pin     Net                 Time        Slack 
                                                    Clock                                                                  
---------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]     sc_tck        dffeas     q       etat_present[8]     0.733       46.621
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[4]     sc_tck        dffeas     q       etat_present[4]     0.733       47.640
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[3]     sc_tck        dffeas     q       etat_present[3]     0.733       47.641
allumage_hybride.a\.8\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.3\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.15\.b\.c.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.11\.d\.e.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.6\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.13\.d\.e.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.1\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
===========================================================================================================================


<a name=endingSlack80>Ending Points with Worst Slack</a>
******************************

                                                                      Starting                                    Required           
Instance                                                              Reference     Type       Pin     Net        Time         Slack 
                                                                      Clock                                                          
-------------------------------------------------------------------------------------------------------------------------------------
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2401     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2396     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2392     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2388     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2384     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_2380     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_2376     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_2372     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_2368     49.939       46.621
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_2364     49.939       46.621
=====================================================================================================================================



<a name=worstPaths81>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:352067:353915:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2392                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2352                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2364                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2376                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2388                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2380                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2340                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2360                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                  cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2372                                                                   Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.784
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.621

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     datab       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIESPJ[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.321       -         
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.451       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.703       -         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.072       -         
G_2384                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n         dffeas                    ena         In      -         3.318       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.379 is 1.674(49.5%) logic and 1.705(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport82>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack83>Starting Points with Worst Slack</a>
********************************

                                                            Starting                                                                                         Arrival           
Instance                                                    Reference     Type                                                 Pin      Net                  Time        Slack 
                                                            Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_11_8     0.000       22.232
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_11_8     0.000       22.232
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_11_9     0.000       22.232
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_11_9     0.000       22.232
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_10_8     0.000       22.237
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_10_8     0.000       22.237
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_10_9     0.000       22.237
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_10_9     0.000       22.237
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_15_8     0.000       22.471
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_15_8     0.000       22.471
===============================================================================================================================================================================


<a name=endingSlack84>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                                     Required           
Instance                              Reference     Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       22.232
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       22.232
ladder_fpga_fifo8_from_usb_rd         System        dffeas     ena        ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4                24.939       22.949
acquire_state[15]                     System        dffeas     d          N_1076_i_0_g0                                            25.458       23.338
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[0]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[1]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[2]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[2]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[3]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[3]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[4]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[4]     25.549       23.437
ladder_fpga_fifo8_to_usb_input[5]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14[5]       25.458       23.580
======================================================================================================================================================



<a name=worstPaths85>Worst Path Information</a>
<a href="C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\synlog\ladder_fpga_fpga_mapper.srr:srsfC:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srs:fp:394899:398406:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_11_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_11_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_11_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_11_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_10_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_10_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_10_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_10_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_15_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_15_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc:29:0:29:1:@W:MT447:@XP_MSG">pin_assign.sdc(29)</a><!@TM:1396557362> | Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<a name=areaReport86>##### START OF AREA REPORT #####[</a>
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1396557362> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

<font color=#A52A2A>@W:<a href="@W:FA395:@XP_HELP">FA395</a> : <!@TM:1396557362> | Internal tristates present in the result; most likely due to compile points in the design. Quartus may convert tristates to AND gates.</font> 
Total combinational functions 1176 of 15408 ( 7%)
Logic element usage by number of inputs
		  4 input functions 	 613
		  3 input functions 	 269
		  [=2 input functions 	 294
Logic elements by mode
		  normal mode            1066
		  arithmetic mode        110
Total registers 1039 of 16490 ( 6%)
I/O pins 293 of 161 (182%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             772
Sload:           257
Sclr:            89
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 55MB peak: 172MB)

Process took 0h:00m:19s realtime, 0h:00m:19s cputime
# Thu Apr 03 13:36:02 2014

###########################################################]

</pre></samp></body></html>
