{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 20:57:36 2019 " "Info: Processing started: Wed Mar 13 20:57:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VendSoft -c VendSoft " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VendSoft -c VendSoft" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VendSoft EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"VendSoft\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 160 " "Warning: No exact pin location assignment(s) for 2 pins of 160 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Info: Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_LDQM } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 75 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Info: Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_UDQM } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 76 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 49 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect  " "Info: Automatically promoted node system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\]~507 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[0\]~507" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~507 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~513 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~513" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~513 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~4 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~4" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~526 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~526" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~526 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\]~535 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[1\]~535" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~535 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[22\]~538 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[22\]~538" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~538 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~544 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~544" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~544 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~553 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~553" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~553 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[20\]~557 " "Info: Destination node system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[20\]~557" {  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~557 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node system0:u0\|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~6 " "Info: Destination node system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~6" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 378 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|Vend:the_Vend\|VendMachine:vend\|BasicVendingMachine:BVM\|OK~1 " "Info: Destination node system0:u0\|Vend:the_Vend\|VendMachine:vend\|BasicVendingMachine:BVM\|OK~1" {  } { { "VENDMACHINE/hal/machineControl.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/machineControl.v" 13 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|OK~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3 " "Info: Destination node system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 361 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 6170 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch\|data_out" } } } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch\|data_out  " "Info: Automatically promoted node system0:u0\|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|active_addr\[20\]~177 " "Info: Destination node system0:u0\|sdram:the_sdram\|active_addr\[20\]~177" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 437 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|active_addr[20]~177 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|active_cs_n~8 " "Info: Destination node system0:u0\|sdram:the_sdram\|active_cs_n~8" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 207 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|active_cs_n~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/sdram.v" 351 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 6215 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch\|data_out" } } } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "H:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|reset_n_sources~1  " "Info: Automatically promoted node system0:u0\|reset_n_sources~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 6485 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|reset_n_sources~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "117 I/O " "Extra Info: Packed 117 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "73 " "Extra Info: Created 73 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 60 4 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 60 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 19 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 44 14 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 46 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll compensate_clock 0 " "Warning: PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "SDRAM_PLL.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/SDRAM_PLL.v" 83 0 0 } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 114 0 0 } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Info: Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:45 " "Info: Fitter placement operations ending: elapsed time is 00:00:45" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] -5.367 ns " "Info: Slack time is -5.367 ns between source register \"system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.268 ns + Largest register register " "Info: + Largest register to register requirement is -2.268 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 5352 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 5352; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.647 ns   Longest register " "Info:   Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 5352 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 5352; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 7.283 ns   Shortest register " "Info:   Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 7.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 5352 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 5352; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[4\] 3 REG Unassigned 30 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 30; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[4\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[4] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.410 ns) 3.492 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect 4 COMB Unassigned 25 " "Info: 4: + IC(0.185 ns) + CELL(0.410 ns) = 3.492 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[4] system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.000 ns) 5.566 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl 5 COMB Unassigned 17 " "Info: 5: + IC(2.074 ns) + CELL(0.000 ns) = 5.566 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 7.283 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 6 REG Unassigned 2 " "Info: 6: + IC(1.567 ns) + CELL(0.150 ns) = 7.283 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 18.50 % ) " "Info: Total cell delay = 1.347 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.936 ns ( 81.50 % ) " "Info: Total interconnect delay = 5.936 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 9.951 ns   Longest register " "Info:   Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 9.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 5352 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 5352; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] 3 REG Unassigned 3 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[13] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 3.520 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.473 ns) + CELL(0.150 ns) = 3.520 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~2'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[13] system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 4.276 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3 5 COMB Unassigned 7 " "Info: 5: + IC(0.481 ns) + CELL(0.275 ns) = 4.276 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~3'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.436 ns) 5.030 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5 6 COMB Unassigned 3 " "Info: 6: + IC(0.318 ns) + CELL(0.436 ns) = 5.030 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~5'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.595 ns system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6 7 COMB Unassigned 3 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 5.595 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~6'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5 system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 4238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.160 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect 8 COMB Unassigned 25 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 6.160 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6 system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.000 ns) 8.234 ns system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl 9 COMB Unassigned 17 " "Info: 9: + IC(2.074 ns) + CELL(0.000 ns) = 8.234 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'system0:u0\|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0\|Vend_avalon_slave_0_chipselect~clkctrl'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 9.951 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 10 REG Unassigned 2 " "Info: 10: + IC(1.567 ns) + CELL(0.150 ns) = 9.951 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 23.80 % ) " "Info: Total cell delay = 2.368 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.583 ns ( 76.20 % ) " "Info: Total interconnect delay = 7.583 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "h:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.099 ns - Longest register register " "Info: - Longest register to register delay is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 0.565 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529 2 COMB Unassigned 1 " "Info: 2: + IC(0.290 ns) + CELL(0.275 ns) = 0.565 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 1.129 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530 3 COMB Unassigned 1 " "Info: 3: + IC(0.415 ns) + CELL(0.149 ns) = 1.129 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.694 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531 4 COMB Unassigned 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.694 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.259 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\] 5 COMB Unassigned 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 3.015 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12 6 COMB Unassigned 1 " "Info: 6: + IC(0.606 ns) + CELL(0.150 ns) = 3.015 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 3852 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.099 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 7 REG Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.099 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 30.91 % ) " "Info: Total cell delay = 0.958 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.141 ns ( 69.09 % ) " "Info: Total interconnect delay = 2.141 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.099 ns register register " "Info: Estimated most critical path is register to register delay of 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\] 1 REG LAB_X30_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y12; Fanout = 2; REG Node = 'system0:u0\|Vend:the_Vend\|VendMachine:vend\|oDATA\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] } "NODE_NAME" } } { "VENDMACHINE/hal/VendMachine.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDMACHINE/hal/VendMachine.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 0.565 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529 2 COMB LAB_X30_Y12 1 " "Info: 2: + IC(0.290 ns) + CELL(0.275 ns) = 0.565 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~529'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 1.129 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530 3 COMB LAB_X30_Y12 1 " "Info: 3: + IC(0.415 ns) + CELL(0.149 ns) = 1.129 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~530'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.694 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531 4 COMB LAB_X30_Y12 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.694 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]~531'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.259 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\] 5 COMB LAB_X30_Y12 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.259 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] } "NODE_NAME" } } { "system0.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/system0.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 3.015 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12 6 COMB LAB_X29_Y12 1 " "Info: 6: + IC(0.606 ns) + CELL(0.150 ns) = 3.015 ns; Loc. = LAB_X29_Y12; Fanout = 1; COMB Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result_nxt\[2\]~12'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 3852 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.099 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\] 7 REG LAB_X29_Y12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.099 ns; Loc. = LAB_X29_Y12; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[2\]'" {  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } } { "cpu.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 30.91 % ) " "Info: Total cell delay = 0.958 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.141 ns ( 69.09 % ) " "Info: Total interconnect delay = 2.141 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2] system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12 system0:u0|cpu:the_cpu|A_slow_inst_result[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "137 " "Warning: Found 137 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 68 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 84 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N VCC " "Info: Pin FL_RST_N has VCC driving its datain port" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 90 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system0:u0\|sdram:the_sdram\|always5~0 " "Info: Following pins have the same output enable: system0:u0\|sdram:the_sdram\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 73 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system0:u0\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave\|in_a_write_cycle " "Info: Following pins have the same output enable: system0:u0\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave\|in_a_write_cycle" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "h:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "h:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "VENDNIOS.v" "" { Text "H:/vendingMachine/vendHS/NIOSPRO90/VENDNIOS.v" 87 -1 0 } } { "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/vendingMachine/vendHS/NIOSPRO90/VendSoft.fit.smsg " "Info: Generated suppressed messages file H:/vendingMachine/vendHS/NIOSPRO90/VendSoft.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 20:59:41 2019 " "Info: Processing ended: Wed Mar 13 20:59:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Info: Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Info: Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
