name,op[6:2],func3,func7[5],ExtOP,RegWr,Branch,MemToReg,MemWr,MemOp,ALUAsrc,ALUBsrc,ALUctr,ALUAction
lui,01101,,,001,1,000,0,0,,,01,0011,load imm
auipc,00101,,,001,1,000,0,0,,1,01,0000,PC + imm
addi,00100,000,,000,1,000,0,0,,0,01,0000,rs1 + imm
slti,00100,010,,000,1,000,0,0,,0,01,0010,"slt rs1, imm"
sltiu,00100,011,,000,1,000,0,0,,0,01,1010,"sltu rs1, imm"
xori,00100,100,,000,1,000,0,0,,0,01,0100,rs1 ^ imm
ori,00100,110,,000,1,000,0,0,,0,01,0110,rs1 | imm
andi,00100,111,,000,1,000,0,0,,0,01,0111,rs1 & imm
slli,00100,001,0,000,1,000,0,0,,0,01,0001,rs1 << imm[4:0]
srli,00100,101,0,000,1,000,0,0,,0,01,0101,rs1 >> imm[4:0]
srai,00100,101,1,000,1,000,0,0,,0,01,1101,rs1 >>> imm[4:0]
add,01100,000,0,,1,000,0,0,,0,00,0000,rs1 + rs2
sub,01100,000,1,,1,000,0,0,,0,00,1000,rs1 - rs2
sll,01100,001,0,,1,000,0,0,,0,00,0001,rs1 << rs2[4:0]
slt,01100,010,0,,1,000,0,0,,0,00,0010,"slt rs1, rs2"
sltu,01100,011,0,,1,000,0,0,,0,00,1010,"sltu rs1, rs2"
xor,01100,100,0,,1,000,0,0,,0,00,0100,rs1 ^ rs2
srl,01100,101,0,,1,000,0,0,,0,00,0101,rs1 >> rs2[4:0]
sra,01100,101,1,,1,000,0,0,,0,00,1101,rs1 >>> rs2[4:0]
or,01100,110,0,,1,000,0,0,,0,00,0110,rs1 | rs2
and,01100,111,0,,1,000,0,0,,0,00,0111,rs1 & rs2
jal,11011,,,100,1,001,0,0,,1,10,0000,PC+4
jalr,11001,000,,000,1,010,0,0,,1,10,0000,PC+4
beq,11000,000,,011,0,100,,0,,0,00,0010,"根据 rs1,rs2 设置 Zero"
bne,11000,001,,011,0,101,,0,,0,00,0010,"根据 rs1,rs2 设置 Zero"
blt,11000,100,,011,0,110,,0,,0,00,0010,"根据 rs1,rs2 设置带符号 Less"
bge,11000,101,,011,0,111,,0,,0,00,0010,"根据 rs1,rs2 设置带符号 Less"
bltu,11000,110,,011,0,110,,0,,0,00,1010,"根据 rs1,rs2 设置无符号 Less"
bgeu,11000,111,,011,0,111,,0,,0,00,1010,"根据 rs1,rs2 设置无符号 Less"
lb,00000,000,,000,1,000,1,0,000,0,01,0000,rs1 + imm
lh,00000,001,,000,1,000,1,0,001,0,01,0000,rs1 + imm
lw,00000,010,,000,1,000,1,0,010,0,01,0000,rs1 + imm
lbu,00000,100,,000,1,000,1,0,100,0,01,0000,rs1 + imm
lhu,00000,101,,000,1,000,1,0,101,0,01,0000,rs1 + imm
sb,01000,000,,010,0,000,,1,000,0,01,0000,rs1 + imm
sh,01000,001,,010,0,000,,1,001,0,01,0000,rs1 + imm
sw,01000,010,,010,0,000,,1,010,0,01,0000,rs1 + imm
