## @file
#  Component description file for the Kabylake Private DEC file.
#
# @copyright
#  INTEL CONFIDENTIAL
#  Copyright 2014 - 2019 Intel Corporation.
#
#  The source code contained or described herein and all documents related to the
#  source code ("Material") are owned by Intel Corporation or its suppliers or
#  licensors. Title to the Material remains with Intel Corporation or its suppliers
#  and licensors. The Material may contain trade secrets and proprietary and
#  confidential information of Intel Corporation and its suppliers and licensors,
#  and is protected by worldwide copyright and trade secret laws and treaty
#  provisions. No part of the Material may be used, copied, reproduced, modified,
#  published, uploaded, posted, transmitted, distributed, or disclosed in any way
#  without Intel's prior express written permission.
#
#  No license under any patent, copyright, trade secret or other intellectual
#  property right is granted to or conferred upon you by disclosure or delivery
#  of the Materials, either expressly, by implication, inducement, estoppel or
#  otherwise. Any license under such intellectual property rights must be
#  express and approved by Intel in writing.
#
#  Unless otherwise agreed by Intel in writing, you may not remove or alter
#  this notice or any other notice embedded in Materials by Intel or
#  Intel's suppliers or licensors in any way.
#
#  This file contains an 'Intel Peripheral Driver' and is uniquely identified as
#  "Intel Reference Module" and is licensed for Intel CPUs and chipsets under
#  the terms of your license agreement with Intel or your vendor. This file may
#  be modified by the user, subject to additional terms of the license agreement.
#
#@par Specification Reference:
#
##

[Defines]
  DEC_SPECIFICATION              = 0x00010005
  PACKAGE_NAME                   = KabylakeSiliconPrivate
  PACKAGE_GUID                   = DD6CB7A8-32F8-4170-8267-942093A5E5F6
  PACKAGE_VERSION                = 0.1

[Includes.common]

[Ppis]
  #
  # PCH
  #
  gPchPmcXramOffsetDataPpiGuid = { 0xc1392859, 0x1f65, 0x446e, { 0xa3, 0xf6, 0x85, 0x36, 0xfc, 0xc7, 0xd1, 0xc4 }}
  gHybridStorageCfgPpiGuid = {0x8557e481, 0xc00e, 0x4929, {0xb4, 0x53, 0xf6, 0xc2, 0x53, 0x79, 0xb0, 0x13}}

[LibraryClasses]
  #
  # Common
  #
  PcieInitLib|KabylakeSiliconPkg/Include/Private/Library/PcieInitLib.h
  SiFviInitLib|KabylakeSiliconPkg/Include/Private/Library/SiFviInitLib.h

  #
  # CPU
  #
  BiosGuardLib|Cpu/Include/Private/Library/BiosGuardInit.h
  CpuCommonLib|Cpu/Include/Private/Library/CpuCommonLib.h
  CpuInitLib|Cpu/Include/Private/Library/CpuInitLib.h
  CpuOcLib|Cpu/Include/Private/Library/CpuOcLib.h
  CpuPowerOnConfigLib|Cpu/Include/Private/Library/CpuPowerOnConfigLib.h
  CpuS3Lib|Cpu/Include/Private/Library/CpuS3Lib.h
  SmbiosCpuLib|Cpu/Include/Private/Library/SmbiosCpuLib.h
  SoftwareGuardLib|Cpu/Include/Private/Library/SoftwareGuardLib.h
  PeiTxtLib|Cpu/Include/Private/Library/TxtPeiLib.h

  #
  # PCH
  #
  PchHdaLib|Pch/Include/Private/Library/DxePchHdaNhlt.h
  GpioPrivateLib|Pch/Include/Private/Library/GpioPrivateLib.h
  I2cMasterCommonLib|Pch/Include/Private/Library/I2cMasterCommonLib.h
  PchAlternateAccessModeLib|Pch/Include/Private/Library/PchAlternateAccessModeLib.h
  PchHdaLib|Pch/Include/Private/Library/PchHdaLib.h
  PchInitCommonLib|Pch/Include/Private/Library/PchInitCommonLib.h
  PchInitLib|Pch/Include/Private/Library/PchInitLib.h
  PchPciExpressHelpersLib|Pch/Include/Private/Library/PchPciExpressHelpersLib.h
  PchRcLib|Pch/Include/Private/Library/PchRcLib.h
  PchSmbusCommonLib|Pch/Include/Private/Library/PchSmbusCommonLib.h
  PchSpiCommonLib|Pch/Include/Private/Library/PchSpiCommonLib.h
  PchXhciLib|Pch/Include/Private/Library/PchXhciLib.h
  PeiI2cMasterLib|Pch/Include/Private/Library/PeiI2cMasterLib.h
  PchPsfPrivateLib|Pch/Include/Private/Library/PchPsfPrivateLib.h
  RstPrivateLib|Pch/Include/Private/Library/RstPrivateLib.h

  #
  # SystemAgent
  #
  GmmInitLib|SystemAgent/Include/Private/Library/GmmInitLib.h
  GraphicsInitLib|SystemAgent/Include/Private/Library/GraphicsInitLib.h
  SaDmiInitLib|SystemAgent/Include/Private/Library/SaDmiInitLib.h
  SaInitLib|SystemAgent/Include/Private/Library/SaPcieLib.h
  SaOcInitLib|SystemAgent/Include/Private/Library/SaOcInitLib.h
  SaPcieDmiLib|SystemAgent/Include/Private/Library/SaPcieDmiLib.h
  SaPcieInitLib|SystemAgent/Include/Private/Library/SaPcieInitLib.h
  SaPcieLib|SystemAgent/Include/Private/Library/SaPcieLib.h
  SkyCamInitLib|SystemAgent/Include/Private/Library/SkyCamInitLib.h
  SmbiosMemoryLib|SystemAgent/Include/Private/Library/SmbiosMemoryLib.h
  SwitchableGraphicsInitLib|SystemAgent/Include/Private/Library/SwitchableGraphicsInitLib.h
  VtdInitLib|SystemAgent/Include/Private/Library/VtdInitLib.h

  #
  # Me
  #
  ActiveManagementLib|Me/Include/Private/Library/ActiveManagementLib.h
  AlertStandardFormatLib|Me/Include/Private/Library/AlertStandardFormatLib.h
  DxeBeihaiLib|Me/Include/Private/Library/DxeBeihaiLib.h
  DxeJhiSupportLib|Me/Include/Private/Library/DxeJhiSupportLib.h
  HeciInitLib|Me/Include/Private/Library/HeciInitLib.h
  MeInitLib|Me/Include/Private/Library/MeInitLib.h

[Guids]
  ##
  ## Common
  ##
  gSiConfigHobGuid  =  {0xb3903068, 0x7482, 0x4424, {0xba, 0x4b, 0x40, 0x5f, 0x8f, 0xd7, 0x65, 0x4e}}

  #
  # PCH
  #
  gPchDeviceTableHobGuid       = { 0xb3e123d0, 0x7a1e, 0x4db4, { 0xaf, 0x66, 0xbe, 0xd4, 0x1e, 0x9c, 0x66, 0x38 }}
  gWdtHobGuid                  = { 0x65675786, 0xacca, 0x4b11, { 0x8a, 0xb7, 0xf8, 0x43, 0xaa, 0x2a, 0x8b, 0xea }}
  gPchConfigHobGuid            = { 0x524ed3ca, 0xb250, 0x49f5, { 0x94, 0xd9, 0xa2, 0xba, 0xff, 0xc7, 0x0e, 0x14 }}

  #
  # CPU
  #
  gPeiAcpiCpuDataGuid          = { 0x7682bbef, 0xb0b6, 0x4939, { 0xae, 0x66, 0x1b, 0x3d, 0xf2, 0xf6, 0xaa, 0xf3 }}
  gCpuStatusCodeDataTypeExceptionHandlerGuid = { 0x3BC2BD12, 0xAD2E, 0x11D5, { 0x87, 0xDD, 0x00, 0x06, 0x29, 0x45, 0xC3, 0xB9 }}

  #
  # SA
  #
  gTpmRegInfoHobGuid           = { 0x558a4a27, 0x9343, 0x4116, { 0xa9, 0xe,  0xf5, 0xd7, 0xee, 0x81, 0xbb, 0x9b }}
  gSchemaListGuid              = { 0x3047C2AC, 0x5E8E, 0x4C55, { 0xA1, 0xCB, 0xEA, 0xAD, 0x0A, 0x88, 0x86, 0x1B }}
  gEqPhase3SchemaGuid          = { 0x145AC084, 0x340E, 0x4777, { 0xBC, 0x75, 0xF8, 0x50, 0x5F, 0xFD, 0x50, 0x9D }}
  gScoreSchemaGuid             = { 0x8233A1BB, 0x58D5, 0x4F66, { 0xA1, 0x3F, 0x8A, 0xA3, 0xED, 0x6A, 0xF5, 0xA0 }}
  gPortMarginGuid              = { 0xD7154D12, 0x03B2, 0x4054, { 0x8C, 0xD2, 0x9F, 0x4B, 0x20, 0x90, 0xBE, 0xF7 }}
  gJitterTolerenceGuid         = { 0xB52A2E04, 0x45FF, 0x484E, { 0xB5, 0xFE, 0xEE, 0x47, 0x8F, 0x5F, 0x6C, 0x9B }}
  gLaneMarginGuid              = { 0x7AC0996D, 0xA601, 0x4210, { 0x94, 0x4E, 0x93, 0x4E, 0x51, 0x7B, 0x6C, 0x57 }}
  gVocMarginGuid               = { 0x3578349A, 0x9E98, 0x4F70, { 0x91, 0xCB, 0xE2, 0x5B, 0x98, 0x99, 0xBC, 0x16 }}

[Protocols]
  #
  # PCH
  #
  gPchPcieIoTrapProtocolGuid   = { 0xd66a1cf,  0x79ad, 0x494b, { 0x97, 0x8b, 0xb2, 0x59, 0x81, 0x68, 0x93, 0x34 }}

  #
  # SA
  #
  gSaIotrapSmiProtocolGuid     = { 0x1861e089, 0xcaa3, 0x473e, { 0x84, 0x32, 0xdc, 0x1f, 0x94, 0xc6, 0xc1, 0xa6 }}

  #
  # CPU
  #
  gPowerMgmtInitDoneProtocolGuid  =  {0xd71db106, 0xe32d, 0x4225, {0xbf, 0xf4, 0xde, 0x6d, 0x77, 0x87, 0x17, 0x61}}

[Ppis]
gEndOfSiInitPpiGuid = { 0xE2E3D5D1, 0x8356, 0x4F96, { 0x9C, 0x9E, 0x2E, 0xC3, 0x48, 0x1D, 0xEA, 0x88 }}
